
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001badc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002954  0801bcc0  0801bcc0  0001ccc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e614  0801e614  00020368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801e614  0801e614  0001f614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e61c  0801e61c  00020368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e61c  0801e61c  0001f61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801e620  0801e620  0001f620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801e624  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b90  20000368  0801e98c  00020368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ef8  0801e98c  00020ef8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020368  2**0
                  CONTENTS, READONLY
 12 .debug_info   000308ff  00000000  00000000  00020398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007f25  00000000  00000000  00050c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025f8  00000000  00000000  00058bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cec  00000000  00000000  0005b1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000300e3  00000000  00000000  0005cea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003e111  00000000  00000000  0008cf87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0371  00000000  00000000  000cb098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ab409  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000abe4  00000000  00000000  001ab44c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b6030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801bca4 	.word	0x0801bca4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801bca4 	.word	0x0801bca4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f002 f9fc 	bl	8003358 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f002 fab6 	bl	80034d8 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 fcf8 	bl	8003968 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f003 f800 	bl	8003f84 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 fb87 	bl	80046a8 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f003 fb7c 	bl	80046a8 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f002 f9c9 	bl	8003398 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 fcca 	bl	80039a8 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f003 fb83 	bl	8004728 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f003 fb7c 	bl	8004728 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f018 fbdb 	bl	8019b0a <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f018 fbe8 	bl	8019b3e <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 fae9 	bl	800299e <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f001 facb 	bl	800299e <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f018 fbe3 	bl	8019c3e <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f005 fb90 	bl	8006ba8 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 fa7d 	bl	800299e <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 f970 	bl	80047a8 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f002 fcc6 	bl	8003e74 <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 80014e8:	2001      	movs	r0, #1
 80014ea:	f002 fefb 	bl	80042e4 <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 80014ee:	2001      	movs	r0, #1
 80014f0:	f002 f928 	bl	8003744 <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 80014f4:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f8:	2100      	movs	r1, #0
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x64>)
 80014fc:	f018 fb1f 	bl	8019b3e <memset>
	rule_count = 0;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <automation_factory_reset+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001506:	f7ff ff4d 	bl	80013a4 <automation_save_rules>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <automation_factory_reset+0x3e>
 8001516:	2300      	movs	r3, #0
 8001518:	e00e      	b.n	8001538 <automation_factory_reset+0x5c>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800151a:	2304      	movs	r3, #4
 800151c:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4618      	mov	r0, r3
 8001522:	f003 fb23 	bl	8004b6c <io_virtual_factory_reset>
 8001526:	4603      	mov	r3, r0
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <automation_factory_reset+0x5a>
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <automation_factory_reset+0x5c>

	return true;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f001 fa31 	bl	80029ce <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c5      	b.n	8001708 <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0bf      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12c      	bne.n	80015f4 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a0:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 80015a4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a8:	2202      	movs	r2, #2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f001 fa0f 	bl	80029ce <EEPROM_LoadBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <automation_load_rules+0x78>
			return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e0a3      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c0:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f005 faee 	bl	8006ba8 <modbus_crc16>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d2:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015d6:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <automation_load_rules+0x9a>
			return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e092      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <automation_load_rules+0x1cc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ec:	3302      	adds	r3, #2
 80015ee:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015f2:	e07b      	b.n	80016ec <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f4:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015f8:	461a      	mov	r2, r3
 80015fa:	0092      	lsls	r2, r2, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	0052      	lsls	r2, r2, #1
 8001600:	4413      	add	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	4639      	mov	r1, r7
 8001608:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800160c:	4618      	mov	r0, r3
 800160e:	f001 f9de 	bl	80029ce <EEPROM_LoadBlock>
 8001612:	4603      	mov	r3, r0
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <automation_load_rules+0xda>
			return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e072      	b.n	8001708 <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001622:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001626:	461a      	mov	r2, r3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	441a      	add	r2, r3
 800162c:	0052      	lsls	r2, r2, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001644:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 8001648:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164c:	2202      	movs	r2, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f001 f9bd 	bl	80029ce <EEPROM_LoadBlock>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <automation_load_rules+0x11c>
			return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e051      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001664:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001668:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001670:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001672:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 8001676:	3302      	adds	r3, #2
 8001678:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800167c:	4611      	mov	r1, r2
 800167e:	2216      	movs	r2, #22
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	4639      	mov	r1, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f018 fad9 	bl	8019c3e <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001690:	461a      	mov	r2, r3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	441a      	add	r2, r3
 8001696:	0052      	lsls	r2, r2, #1
 8001698:	4413      	add	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	3302      	adds	r3, #2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f005 fa7d 	bl	8006ba8 <modbus_crc16>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016b4:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016b8:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <automation_load_rules+0x17c>
			return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e021      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016c4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c8:	3302      	adds	r3, #2
 80016ca:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016ce:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016d2:	461a      	mov	r2, r3
 80016d4:	2316      	movs	r3, #22
 80016d6:	fb03 f202 	mul.w	r2, r3, r2
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <automation_load_rules+0x1d0>)
 80016e0:	f018 faad 	bl	8019c3e <memcpy>
		rule_count = saved_count;
 80016e4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <automation_load_rules+0x1cc>)
 80016ea:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016ec:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 f90b 	bl	800490c <io_virtual_load>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <automation_load_rules+0x1be>
		return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000644 	.word	0x20000644
 8001718:	20000384 	.word	0x20000384

0800171c <display_Setup>:
const uint32_t heartbeatIntervalMs = 1000; // 1s - Cannot be less than how often display_StatusPage is called.

// Uptime
RTC_Time startTime = {0};

void display_Setup() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001720:	f001 facc 	bl	8002cbc <ssd1306_Init>

	// Entropy source
	srand(HAL_GetTick()); // seed the random number generator
 8001724:	f007 fe76 	bl	8009414 <HAL_GetTick>
 8001728:	4603      	mov	r3, r0
 800172a:	4618      	mov	r0, r3
 800172c:	f017 fbce 	bl	8018ecc <srand>

	// Get start time
	DS3231_ReadTime(&startTime);
 8001730:	4802      	ldr	r0, [pc, #8]	@ (800173c <display_Setup+0x20>)
 8001732:	f006 fea1 	bl	8008478 <DS3231_ReadTime>
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000658 	.word	0x20000658

08001740 <display_Boot>:

void display_Boot(void) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001746:	2000      	movs	r0, #0
 8001748:	f001 fb22 	bl	8002d90 <ssd1306_Fill>
	ssd1306_SetCursor(10, 10);
 800174c:	210a      	movs	r1, #10
 800174e:	200a      	movs	r0, #10
 8001750:	f001 fc6a 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001754:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <display_Boot+0x44>)
 8001756:	2201      	movs	r2, #1
 8001758:	9200      	str	r2, [sp, #0]
 800175a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175c:	480a      	ldr	r0, [pc, #40]	@ (8001788 <display_Boot+0x48>)
 800175e:	f001 fc3d 	bl	8002fdc <ssd1306_WriteString>
	ssd1306_SetCursor(25, 35);
 8001762:	2123      	movs	r1, #35	@ 0x23
 8001764:	2019      	movs	r0, #25
 8001766:	f001 fc5f 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 800176a:	4b08      	ldr	r3, [pc, #32]	@ (800178c <display_Boot+0x4c>)
 800176c:	2201      	movs	r2, #1
 800176e:	9200      	str	r2, [sp, #0]
 8001770:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001772:	4807      	ldr	r0, [pc, #28]	@ (8001790 <display_Boot+0x50>)
 8001774:	f001 fc32 	bl	8002fdc <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001778:	f001 fb22 	bl	8002dc0 <ssd1306_UpdateScreen>
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	0801ddbc 	.word	0x0801ddbc
 8001788:	0801bcc0 	.word	0x0801bcc0
 800178c:	0801ddb0 	.word	0x0801ddb0
 8001790:	0801bccc 	.word	0x0801bccc

08001794 <display_SetCursor>:

static void display_SetCursor(uint8_t x, uint8_t y) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	460a      	mov	r2, r1
 800179e:	71fb      	strb	r3, [r7, #7]
 80017a0:	4613      	mov	r3, r2
 80017a2:	71bb      	strb	r3, [r7, #6]
	ssd1306_SetCursor(x + offsetX, y + offsetY);
 80017a4:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <display_SetCursor+0x3c>)
 80017a6:	f993 3000 	ldrsb.w	r3, [r3]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	4413      	add	r3, r2
 80017b0:	b2d8      	uxtb	r0, r3
 80017b2:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <display_SetCursor+0x40>)
 80017b4:	f993 3000 	ldrsb.w	r3, [r3]
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	79bb      	ldrb	r3, [r7, #6]
 80017bc:	4413      	add	r3, r2
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	4619      	mov	r1, r3
 80017c2:	f001 fc31 	bl	8003028 <ssd1306_SetCursor>
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000648 	.word	0x20000648
 80017d4:	20000649 	.word	0x20000649

080017d8 <display_RandOffset>:

static int8_t display_RandOffset(void) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
	return (rand() % 3) - 1; // random number from -1 to 1
 80017dc:	f017 fba4 	bl	8018f28 <rand>
 80017e0:	4602      	mov	r2, r0
 80017e2:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <display_RandOffset+0x28>)
 80017e4:	fb83 3102 	smull	r3, r1, r3, r2
 80017e8:	17d3      	asrs	r3, r2, #31
 80017ea:	1ac9      	subs	r1, r1, r3
 80017ec:	460b      	mov	r3, r1
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	440b      	add	r3, r1
 80017f2:	1ad1      	subs	r1, r2, r3
 80017f4:	b2cb      	uxtb	r3, r1
 80017f6:	3b01      	subs	r3, #1
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	b25b      	sxtb	r3, r3
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	55555556 	.word	0x55555556

08001804 <isLeapYear.0>:

    // Days per month for non-leap year
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};

    // Check leap year helper
    bool isLeapYear(uint8_t year) {
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
 800180e:	f8c7 c000 	str.w	ip, [r7]
        uint16_t fullYear = 2000 + year;
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	b29b      	uxth	r3, r3
 8001816:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800181a:	81fb      	strh	r3, [r7, #14]
        return (fullYear % 4 == 0 && (fullYear % 100 != 0 || fullYear % 400 == 0));
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	b29b      	uxth	r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d11a      	bne.n	800185e <isLeapYear.0+0x5a>
 8001828:	89fb      	ldrh	r3, [r7, #14]
 800182a:	4a12      	ldr	r2, [pc, #72]	@ (8001874 <isLeapYear.0+0x70>)
 800182c:	fba2 1203 	umull	r1, r2, r2, r3
 8001830:	0952      	lsrs	r2, r2, #5
 8001832:	2164      	movs	r1, #100	@ 0x64
 8001834:	fb01 f202 	mul.w	r2, r1, r2
 8001838:	1a9b      	subs	r3, r3, r2
 800183a:	b29b      	uxth	r3, r3
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10c      	bne.n	800185a <isLeapYear.0+0x56>
 8001840:	89fb      	ldrh	r3, [r7, #14]
 8001842:	4a0c      	ldr	r2, [pc, #48]	@ (8001874 <isLeapYear.0+0x70>)
 8001844:	fba2 1203 	umull	r1, r2, r2, r3
 8001848:	09d2      	lsrs	r2, r2, #7
 800184a:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800184e:	fb01 f202 	mul.w	r2, r1, r2
 8001852:	1a9b      	subs	r3, r3, r2
 8001854:	b29b      	uxth	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <isLeapYear.0+0x5a>
 800185a:	2301      	movs	r3, #1
 800185c:	e000      	b.n	8001860 <isLeapYear.0+0x5c>
 800185e:	2300      	movs	r3, #0
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	b2db      	uxtb	r3, r3
    }
 8001866:	4618      	mov	r0, r3
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	51eb851f 	.word	0x51eb851f

08001878 <rtcToSeconds>:
static uint32_t rtcToSeconds(RTC_Time t) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0
 800187e:	463b      	mov	r3, r7
 8001880:	e883 0003 	stmia.w	r3, {r0, r1}
 8001884:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001888:	60bb      	str	r3, [r7, #8]
    uint32_t days = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
    const uint8_t daysInMonth[] = {31,28,31,30,31,30,31,31,30,31,30,31};
 800188e:	4a33      	ldr	r2, [pc, #204]	@ (800195c <rtcToSeconds+0xe4>)
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	ca07      	ldmia	r2, {r0, r1, r2}
 8001896:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Add days for full years passed
    for (uint8_t y = 0; y < t.year; y++) {
 800189a:	2300      	movs	r3, #0
 800189c:	76fb      	strb	r3, [r7, #27]
 800189e:	e015      	b.n	80018cc <rtcToSeconds+0x54>
        days += isLeapYear(y) ? 366 : 365;
 80018a0:	7efb      	ldrb	r3, [r7, #27]
 80018a2:	f107 0208 	add.w	r2, r7, #8
 80018a6:	4694      	mov	ip, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffab 	bl	8001804 <isLeapYear.0>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d002      	beq.n	80018ba <rtcToSeconds+0x42>
 80018b4:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 80018b8:	e001      	b.n	80018be <rtcToSeconds+0x46>
 80018ba:	f240 136d 	movw	r3, #365	@ 0x16d
 80018be:	461a      	mov	r2, r3
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	4413      	add	r3, r2
 80018c4:	61fb      	str	r3, [r7, #28]
    for (uint8_t y = 0; y < t.year; y++) {
 80018c6:	7efb      	ldrb	r3, [r7, #27]
 80018c8:	3301      	adds	r3, #1
 80018ca:	76fb      	strb	r3, [r7, #27]
 80018cc:	79bb      	ldrb	r3, [r7, #6]
 80018ce:	7efa      	ldrb	r2, [r7, #27]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d3e5      	bcc.n	80018a0 <rtcToSeconds+0x28>
    }

    // Add days for full months passed this year
    for (uint8_t m = 1; m < t.month; m++) {
 80018d4:	2301      	movs	r3, #1
 80018d6:	76bb      	strb	r3, [r7, #26]
 80018d8:	e01c      	b.n	8001914 <rtcToSeconds+0x9c>
        days += daysInMonth[m - 1];
 80018da:	7ebb      	ldrb	r3, [r7, #26]
 80018dc:	3b01      	subs	r3, #1
 80018de:	3320      	adds	r3, #32
 80018e0:	443b      	add	r3, r7
 80018e2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80018e6:	461a      	mov	r2, r3
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	4413      	add	r3, r2
 80018ec:	61fb      	str	r3, [r7, #28]
        if (m == 2 && isLeapYear(t.year)) days += 1; // leap day
 80018ee:	7ebb      	ldrb	r3, [r7, #26]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d10c      	bne.n	800190e <rtcToSeconds+0x96>
 80018f4:	79bb      	ldrb	r3, [r7, #6]
 80018f6:	f107 0208 	add.w	r2, r7, #8
 80018fa:	4694      	mov	ip, r2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff81 	bl	8001804 <isLeapYear.0>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d002      	beq.n	800190e <rtcToSeconds+0x96>
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	3301      	adds	r3, #1
 800190c:	61fb      	str	r3, [r7, #28]
    for (uint8_t m = 1; m < t.month; m++) {
 800190e:	7ebb      	ldrb	r3, [r7, #26]
 8001910:	3301      	adds	r3, #1
 8001912:	76bb      	strb	r3, [r7, #26]
 8001914:	797b      	ldrb	r3, [r7, #5]
 8001916:	7eba      	ldrb	r2, [r7, #26]
 8001918:	429a      	cmp	r2, r3
 800191a:	d3de      	bcc.n	80018da <rtcToSeconds+0x62>
    }

    // Add days passed this month
    days += t.day - 1;
 800191c:	793b      	ldrb	r3, [r7, #4]
 800191e:	461a      	mov	r2, r3
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	4413      	add	r3, r2
 8001924:	3b01      	subs	r3, #1
 8001926:	61fb      	str	r3, [r7, #28]

    // Calculate total seconds
    return (((days * 24UL + t.hours) * 60 + t.minutes) * 60 + t.seconds);
 8001928:	69fa      	ldr	r2, [r7, #28]
 800192a:	4613      	mov	r3, r2
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4413      	add	r3, r2
 8001930:	00db      	lsls	r3, r3, #3
 8001932:	461a      	mov	r2, r3
 8001934:	78bb      	ldrb	r3, [r7, #2]
 8001936:	441a      	add	r2, r3
 8001938:	4613      	mov	r3, r2
 800193a:	011b      	lsls	r3, r3, #4
 800193c:	1a9b      	subs	r3, r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	461a      	mov	r2, r3
 8001942:	787b      	ldrb	r3, [r7, #1]
 8001944:	441a      	add	r2, r3
 8001946:	4613      	mov	r3, r2
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	1a9b      	subs	r3, r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	461a      	mov	r2, r3
 8001950:	783b      	ldrb	r3, [r7, #0]
 8001952:	4413      	add	r3, r2
}
 8001954:	4618      	mov	r0, r3
 8001956:	3720      	adds	r7, #32
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	0801bcd8 	.word	0x0801bcd8

08001960 <display_StatusPage>:



void display_StatusPage(void) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b09c      	sub	sp, #112	@ 0x70
 8001964:	af02      	add	r7, sp, #8
	uint32_t now = HAL_GetTick();
 8001966:	f007 fd55 	bl	8009414 <HAL_GetTick>
 800196a:	6678      	str	r0, [r7, #100]	@ 0x64

	if ((uint32_t)(now - lastShiftTime) > shiftIntervalMs) {
 800196c:	4bb3      	ldr	r3, [pc, #716]	@ (8001c3c <display_StatusPage+0x2dc>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001978:	4293      	cmp	r3, r2
 800197a:	d912      	bls.n	80019a2 <display_StatusPage+0x42>
		offsetX = display_RandOffset();
 800197c:	f7ff ff2c 	bl	80017d8 <display_RandOffset>
 8001980:	4603      	mov	r3, r0
 8001982:	461a      	mov	r2, r3
 8001984:	4bae      	ldr	r3, [pc, #696]	@ (8001c40 <display_StatusPage+0x2e0>)
 8001986:	701a      	strb	r2, [r3, #0]
		offsetY = abs(display_RandOffset());
 8001988:	f7ff ff26 	bl	80017d8 <display_RandOffset>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	bfb8      	it	lt
 8001992:	425b      	neglt	r3, r3
 8001994:	b2db      	uxtb	r3, r3
 8001996:	b25a      	sxtb	r2, r3
 8001998:	4baa      	ldr	r3, [pc, #680]	@ (8001c44 <display_StatusPage+0x2e4>)
 800199a:	701a      	strb	r2, [r3, #0]
		lastShiftTime = now;
 800199c:	4aa7      	ldr	r2, [pc, #668]	@ (8001c3c <display_StatusPage+0x2dc>)
 800199e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019a0:	6013      	str	r3, [r2, #0]
	}

	char buf[32]; // buffer for formatted strings

	ssd1306_Fill(Black);
 80019a2:	2000      	movs	r0, #0
 80019a4:	f001 f9f4 	bl	8002d90 <ssd1306_Fill>

	// heartbeat
	if (doHearthbeat) {
 80019a8:	4ba7      	ldr	r3, [pc, #668]	@ (8001c48 <display_StatusPage+0x2e8>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d03d      	beq.n	8001a2c <display_StatusPage+0xcc>
		if ((uint32_t)(now - lastHeartbeatTime) > heartbeatIntervalMs) {
 80019b0:	4ba6      	ldr	r3, [pc, #664]	@ (8001c4c <display_StatusPage+0x2ec>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019bc:	4293      	cmp	r3, r2
 80019be:	d90c      	bls.n	80019da <display_StatusPage+0x7a>
			heartbeatOn = !heartbeatOn;
 80019c0:	4ba3      	ldr	r3, [pc, #652]	@ (8001c50 <display_StatusPage+0x2f0>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf0c      	ite	eq
 80019c8:	2301      	moveq	r3, #1
 80019ca:	2300      	movne	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	461a      	mov	r2, r3
 80019d0:	4b9f      	ldr	r3, [pc, #636]	@ (8001c50 <display_StatusPage+0x2f0>)
 80019d2:	701a      	strb	r2, [r3, #0]
			lastHeartbeatTime = now;
 80019d4:	4a9d      	ldr	r2, [pc, #628]	@ (8001c4c <display_StatusPage+0x2ec>)
 80019d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019d8:	6013      	str	r3, [r2, #0]
		}

		if (currentPage == 0) {
 80019da:	4b9e      	ldr	r3, [pc, #632]	@ (8001c54 <display_StatusPage+0x2f4>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d124      	bne.n	8001a2c <display_StatusPage+0xcc>
			if (heartbeatOn) {
 80019e2:	4b9b      	ldr	r3, [pc, #620]	@ (8001c50 <display_StatusPage+0x2f0>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d010      	beq.n	8001a0c <display_StatusPage+0xac>
				ssd1306_FillCircle(120 + offsetX, 8 + offsetY, 4, White); // filled 4px circle
 80019ea:	4b95      	ldr	r3, [pc, #596]	@ (8001c40 <display_StatusPage+0x2e0>)
 80019ec:	f993 3000 	ldrsb.w	r3, [r3]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	3378      	adds	r3, #120	@ 0x78
 80019f4:	b2d8      	uxtb	r0, r3
 80019f6:	4b93      	ldr	r3, [pc, #588]	@ (8001c44 <display_StatusPage+0x2e4>)
 80019f8:	f993 3000 	ldrsb.w	r3, [r3]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	3308      	adds	r3, #8
 8001a00:	b2d9      	uxtb	r1, r3
 8001a02:	2301      	movs	r3, #1
 8001a04:	2204      	movs	r2, #4
 8001a06:	f001 fbae 	bl	8003166 <ssd1306_FillCircle>
 8001a0a:	e00f      	b.n	8001a2c <display_StatusPage+0xcc>
			} else {
				ssd1306_DrawCircle(120 + offsetX, 8 + offsetY, 4, White); // hollow 4px circle
 8001a0c:	4b8c      	ldr	r3, [pc, #560]	@ (8001c40 <display_StatusPage+0x2e0>)
 8001a0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	3378      	adds	r3, #120	@ 0x78
 8001a16:	b2d8      	uxtb	r0, r3
 8001a18:	4b8a      	ldr	r3, [pc, #552]	@ (8001c44 <display_StatusPage+0x2e4>)
 8001a1a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	3308      	adds	r3, #8
 8001a22:	b2d9      	uxtb	r1, r3
 8001a24:	2301      	movs	r3, #1
 8001a26:	2204      	movs	r2, #4
 8001a28:	f001 fb16 	bl	8003058 <ssd1306_DrawCircle>
			}

		}
	}

	switch(currentPage) {
 8001a2c:	4b89      	ldr	r3, [pc, #548]	@ (8001c54 <display_StatusPage+0x2f4>)
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	2b0a      	cmp	r3, #10
 8001a32:	f200 8534 	bhi.w	800249e <display_StatusPage+0xb3e>
 8001a36:	a201      	add	r2, pc, #4	@ (adr r2, 8001a3c <display_StatusPage+0xdc>)
 8001a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3c:	08001a69 	.word	0x08001a69
 8001a40:	08001b49 	.word	0x08001b49
 8001a44:	08001c95 	.word	0x08001c95
 8001a48:	08001d85 	.word	0x08001d85
 8001a4c:	08001df9 	.word	0x08001df9
 8001a50:	08001e89 	.word	0x08001e89
 8001a54:	08001f59 	.word	0x08001f59
 8001a58:	080020a5 	.word	0x080020a5
 8001a5c:	08002159 	.word	0x08002159
 8001a60:	080022f9 	.word	0x080022f9
 8001a64:	080023cf 	.word	0x080023cf
		case 0:
			display_SetCursor(25, 0);
 8001a68:	2100      	movs	r1, #0
 8001a6a:	2019      	movs	r0, #25
 8001a6c:	f7ff fe92 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001a70:	4b79      	ldr	r3, [pc, #484]	@ (8001c58 <display_StatusPage+0x2f8>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	9200      	str	r2, [sp, #0]
 8001a76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a78:	4878      	ldr	r0, [pc, #480]	@ (8001c5c <display_StatusPage+0x2fc>)
 8001a7a:	f001 faaf 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001a7e:	2119      	movs	r1, #25
 8001a80:	2002      	movs	r0, #2
 8001a82:	f7ff fe87 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001a86:	f005 f883 	bl	8006b90 <modbusGetSlaveAddress>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	f107 0320 	add.w	r3, r7, #32
 8001a92:	4973      	ldr	r1, [pc, #460]	@ (8001c60 <display_StatusPage+0x300>)
 8001a94:	4618      	mov	r0, r3
 8001a96:	f017 ffd3 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a9a:	4b72      	ldr	r3, [pc, #456]	@ (8001c64 <display_StatusPage+0x304>)
 8001a9c:	f107 0020 	add.w	r0, r7, #32
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	9200      	str	r2, [sp, #0]
 8001aa4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aa6:	f001 fa99 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001aaa:	2128      	movs	r1, #40	@ 0x28
 8001aac:	2002      	movs	r0, #2
 8001aae:	f7ff fe71 	bl	8001794 <display_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001ab2:	f001 f895 	bl	8002be0 <INA226_ReadBusVoltage>
 8001ab6:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001aba:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001abe:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001ac2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aca:	dd0a      	ble.n	8001ae2 <display_StatusPage+0x182>
 8001acc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001ace:	f7fe fd63 	bl	8000598 <__aeabi_f2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	f107 0020 	add.w	r0, r7, #32
 8001ada:	4963      	ldr	r1, [pc, #396]	@ (8001c68 <display_StatusPage+0x308>)
 8001adc:	f017 ffb0 	bl	8019a40 <siprintf>
 8001ae0:	e009      	b.n	8001af6 <display_StatusPage+0x196>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001ae2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001ae4:	f7fe fd58 	bl	8000598 <__aeabi_f2d>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	f107 0020 	add.w	r0, r7, #32
 8001af0:	495e      	ldr	r1, [pc, #376]	@ (8001c6c <display_StatusPage+0x30c>)
 8001af2:	f017 ffa5 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001af6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c64 <display_StatusPage+0x304>)
 8001af8:	f107 0020 	add.w	r0, r7, #32
 8001afc:	2201      	movs	r2, #1
 8001afe:	9200      	str	r2, [sp, #0]
 8001b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b02:	f001 fa6b 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 55);
 8001b06:	2137      	movs	r1, #55	@ 0x37
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f7ff fe43 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001b0e:	f001 f887 	bl	8002c20 <INA226_ReadCurrent>
 8001b12:	eef0 7a40 	vmov.f32	s15, s0
 8001b16:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001c70 <display_StatusPage+0x310>
 8001b1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1e:	ee17 0a90 	vmov	r0, s15
 8001b22:	f7fe fd39 	bl	8000598 <__aeabi_f2d>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	f107 0020 	add.w	r0, r7, #32
 8001b2e:	4951      	ldr	r1, [pc, #324]	@ (8001c74 <display_StatusPage+0x314>)
 8001b30:	f017 ff86 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b34:	4b4b      	ldr	r3, [pc, #300]	@ (8001c64 <display_StatusPage+0x304>)
 8001b36:	f107 0020 	add.w	r0, r7, #32
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	9200      	str	r2, [sp, #0]
 8001b3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b40:	f001 fa4c 	bl	8002fdc <ssd1306_WriteString>
			break;
 8001b44:	f000 bcab 	b.w	800249e <display_StatusPage+0xb3e>
		case 1:
			display_SetCursor(30, 0);
 8001b48:	2100      	movs	r1, #0
 8001b4a:	201e      	movs	r0, #30
 8001b4c:	f7ff fe22 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001b50:	4b41      	ldr	r3, [pc, #260]	@ (8001c58 <display_StatusPage+0x2f8>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	9200      	str	r2, [sp, #0]
 8001b56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b58:	4847      	ldr	r0, [pc, #284]	@ (8001c78 <display_StatusPage+0x318>)
 8001b5a:	f001 fa3f 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001b5e:	2119      	movs	r1, #25
 8001b60:	2002      	movs	r0, #2
 8001b62:	f7ff fe17 	bl	8001794 <display_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 8001b66:	2000      	movs	r0, #0
 8001b68:	f001 fbf6 	bl	8003358 <io_coil_read>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <display_StatusPage+0x216>
 8001b72:	4a42      	ldr	r2, [pc, #264]	@ (8001c7c <display_StatusPage+0x31c>)
 8001b74:	e000      	b.n	8001b78 <display_StatusPage+0x218>
 8001b76:	4a42      	ldr	r2, [pc, #264]	@ (8001c80 <display_StatusPage+0x320>)
 8001b78:	f107 0320 	add.w	r3, r7, #32
 8001b7c:	4941      	ldr	r1, [pc, #260]	@ (8001c84 <display_StatusPage+0x324>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f017 ff5e 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b84:	4b37      	ldr	r3, [pc, #220]	@ (8001c64 <display_StatusPage+0x304>)
 8001b86:	f107 0020 	add.w	r0, r7, #32
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b90:	f001 fa24 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001b94:	2128      	movs	r1, #40	@ 0x28
 8001b96:	2002      	movs	r0, #2
 8001b98:	f7ff fdfc 	bl	8001794 <display_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f001 fbdb 	bl	8003358 <io_coil_read>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <display_StatusPage+0x24c>
 8001ba8:	4a34      	ldr	r2, [pc, #208]	@ (8001c7c <display_StatusPage+0x31c>)
 8001baa:	e000      	b.n	8001bae <display_StatusPage+0x24e>
 8001bac:	4a34      	ldr	r2, [pc, #208]	@ (8001c80 <display_StatusPage+0x320>)
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	4935      	ldr	r1, [pc, #212]	@ (8001c88 <display_StatusPage+0x328>)
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f017 ff43 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bba:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <display_StatusPage+0x304>)
 8001bbc:	f107 0020 	add.w	r0, r7, #32
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	9200      	str	r2, [sp, #0]
 8001bc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc6:	f001 fa09 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 25);
 8001bca:	2119      	movs	r1, #25
 8001bcc:	203c      	movs	r0, #60	@ 0x3c
 8001bce:	f7ff fde1 	bl	8001794 <display_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001bd2:	2002      	movs	r0, #2
 8001bd4:	f001 fbc0 	bl	8003358 <io_coil_read>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <display_StatusPage+0x282>
 8001bde:	4a27      	ldr	r2, [pc, #156]	@ (8001c7c <display_StatusPage+0x31c>)
 8001be0:	e000      	b.n	8001be4 <display_StatusPage+0x284>
 8001be2:	4a27      	ldr	r2, [pc, #156]	@ (8001c80 <display_StatusPage+0x320>)
 8001be4:	f107 0320 	add.w	r3, r7, #32
 8001be8:	4928      	ldr	r1, [pc, #160]	@ (8001c8c <display_StatusPage+0x32c>)
 8001bea:	4618      	mov	r0, r3
 8001bec:	f017 ff28 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <display_StatusPage+0x304>)
 8001bf2:	f107 0020 	add.w	r0, r7, #32
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	9200      	str	r2, [sp, #0]
 8001bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bfc:	f001 f9ee 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001c00:	2128      	movs	r1, #40	@ 0x28
 8001c02:	203c      	movs	r0, #60	@ 0x3c
 8001c04:	f7ff fdc6 	bl	8001794 <display_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f001 fba5 	bl	8003358 <io_coil_read>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <display_StatusPage+0x2b8>
 8001c14:	4a19      	ldr	r2, [pc, #100]	@ (8001c7c <display_StatusPage+0x31c>)
 8001c16:	e000      	b.n	8001c1a <display_StatusPage+0x2ba>
 8001c18:	4a19      	ldr	r2, [pc, #100]	@ (8001c80 <display_StatusPage+0x320>)
 8001c1a:	f107 0320 	add.w	r3, r7, #32
 8001c1e:	491c      	ldr	r1, [pc, #112]	@ (8001c90 <display_StatusPage+0x330>)
 8001c20:	4618      	mov	r0, r3
 8001c22:	f017 ff0d 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <display_StatusPage+0x304>)
 8001c28:	f107 0020 	add.w	r0, r7, #32
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	9200      	str	r2, [sp, #0]
 8001c30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c32:	f001 f9d3 	bl	8002fdc <ssd1306_WriteString>
			break;
 8001c36:	f000 bc32 	b.w	800249e <display_StatusPage+0xb3e>
 8001c3a:	bf00      	nop
 8001c3c:	2000064c 	.word	0x2000064c
 8001c40:	20000648 	.word	0x20000648
 8001c44:	20000649 	.word	0x20000649
 8001c48:	20000650 	.word	0x20000650
 8001c4c:	20000654 	.word	0x20000654
 8001c50:	20000651 	.word	0x20000651
 8001c54:	20000646 	.word	0x20000646
 8001c58:	0801ddbc 	.word	0x0801ddbc
 8001c5c:	0801bce4 	.word	0x0801bce4
 8001c60:	0801bcec 	.word	0x0801bcec
 8001c64:	0801dda4 	.word	0x0801dda4
 8001c68:	0801bd00 	.word	0x0801bd00
 8001c6c:	0801bd10 	.word	0x0801bd10
 8001c70:	447a0000 	.word	0x447a0000
 8001c74:	0801bd20 	.word	0x0801bd20
 8001c78:	0801bd30 	.word	0x0801bd30
 8001c7c:	0801bd38 	.word	0x0801bd38
 8001c80:	0801bd3c 	.word	0x0801bd3c
 8001c84:	0801bd40 	.word	0x0801bd40
 8001c88:	0801bd48 	.word	0x0801bd48
 8001c8c:	0801bd50 	.word	0x0801bd50
 8001c90:	0801bd58 	.word	0x0801bd58
		case 2:
			display_SetCursor(4, 0);
 8001c94:	2100      	movs	r1, #0
 8001c96:	2004      	movs	r0, #4
 8001c98:	f7ff fd7c 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001c9c:	4bbb      	ldr	r3, [pc, #748]	@ (8001f8c <display_StatusPage+0x62c>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	9200      	str	r2, [sp, #0]
 8001ca2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ca4:	48ba      	ldr	r0, [pc, #744]	@ (8001f90 <display_StatusPage+0x630>)
 8001ca6:	f001 f999 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001caa:	2119      	movs	r1, #25
 8001cac:	2002      	movs	r0, #2
 8001cae:	f7ff fd71 	bl	8001794 <display_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f001 fc10 	bl	80034d8 <io_discrete_in_read>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <display_StatusPage+0x362>
 8001cbe:	4ab5      	ldr	r2, [pc, #724]	@ (8001f94 <display_StatusPage+0x634>)
 8001cc0:	e000      	b.n	8001cc4 <display_StatusPage+0x364>
 8001cc2:	4ab5      	ldr	r2, [pc, #724]	@ (8001f98 <display_StatusPage+0x638>)
 8001cc4:	f107 0320 	add.w	r3, r7, #32
 8001cc8:	49b4      	ldr	r1, [pc, #720]	@ (8001f9c <display_StatusPage+0x63c>)
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f017 feb8 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cd0:	4bb3      	ldr	r3, [pc, #716]	@ (8001fa0 <display_StatusPage+0x640>)
 8001cd2:	f107 0020 	add.w	r0, r7, #32
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	9200      	str	r2, [sp, #0]
 8001cda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cdc:	f001 f97e 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001ce0:	2128      	movs	r1, #40	@ 0x28
 8001ce2:	2002      	movs	r0, #2
 8001ce4:	f7ff fd56 	bl	8001794 <display_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f001 fbf5 	bl	80034d8 <io_discrete_in_read>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <display_StatusPage+0x398>
 8001cf4:	4aa7      	ldr	r2, [pc, #668]	@ (8001f94 <display_StatusPage+0x634>)
 8001cf6:	e000      	b.n	8001cfa <display_StatusPage+0x39a>
 8001cf8:	4aa7      	ldr	r2, [pc, #668]	@ (8001f98 <display_StatusPage+0x638>)
 8001cfa:	f107 0320 	add.w	r3, r7, #32
 8001cfe:	49a9      	ldr	r1, [pc, #676]	@ (8001fa4 <display_StatusPage+0x644>)
 8001d00:	4618      	mov	r0, r3
 8001d02:	f017 fe9d 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d06:	4ba6      	ldr	r3, [pc, #664]	@ (8001fa0 <display_StatusPage+0x640>)
 8001d08:	f107 0020 	add.w	r0, r7, #32
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d12:	f001 f963 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 25);
 8001d16:	2119      	movs	r1, #25
 8001d18:	203c      	movs	r0, #60	@ 0x3c
 8001d1a:	f7ff fd3b 	bl	8001794 <display_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001d1e:	2002      	movs	r0, #2
 8001d20:	f001 fbda 	bl	80034d8 <io_discrete_in_read>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <display_StatusPage+0x3ce>
 8001d2a:	4a9a      	ldr	r2, [pc, #616]	@ (8001f94 <display_StatusPage+0x634>)
 8001d2c:	e000      	b.n	8001d30 <display_StatusPage+0x3d0>
 8001d2e:	4a9a      	ldr	r2, [pc, #616]	@ (8001f98 <display_StatusPage+0x638>)
 8001d30:	f107 0320 	add.w	r3, r7, #32
 8001d34:	499c      	ldr	r1, [pc, #624]	@ (8001fa8 <display_StatusPage+0x648>)
 8001d36:	4618      	mov	r0, r3
 8001d38:	f017 fe82 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d3c:	4b98      	ldr	r3, [pc, #608]	@ (8001fa0 <display_StatusPage+0x640>)
 8001d3e:	f107 0020 	add.w	r0, r7, #32
 8001d42:	2201      	movs	r2, #1
 8001d44:	9200      	str	r2, [sp, #0]
 8001d46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d48:	f001 f948 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001d4c:	2128      	movs	r1, #40	@ 0x28
 8001d4e:	203c      	movs	r0, #60	@ 0x3c
 8001d50:	f7ff fd20 	bl	8001794 <display_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001d54:	2003      	movs	r0, #3
 8001d56:	f001 fbbf 	bl	80034d8 <io_discrete_in_read>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <display_StatusPage+0x404>
 8001d60:	4a8c      	ldr	r2, [pc, #560]	@ (8001f94 <display_StatusPage+0x634>)
 8001d62:	e000      	b.n	8001d66 <display_StatusPage+0x406>
 8001d64:	4a8c      	ldr	r2, [pc, #560]	@ (8001f98 <display_StatusPage+0x638>)
 8001d66:	f107 0320 	add.w	r3, r7, #32
 8001d6a:	4990      	ldr	r1, [pc, #576]	@ (8001fac <display_StatusPage+0x64c>)
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f017 fe67 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d72:	4b8b      	ldr	r3, [pc, #556]	@ (8001fa0 <display_StatusPage+0x640>)
 8001d74:	f107 0020 	add.w	r0, r7, #32
 8001d78:	2201      	movs	r2, #1
 8001d7a:	9200      	str	r2, [sp, #0]
 8001d7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d7e:	f001 f92d 	bl	8002fdc <ssd1306_WriteString>
			break;
 8001d82:	e38c      	b.n	800249e <display_StatusPage+0xb3e>
		case 3:
			display_SetCursor(2, 0);
 8001d84:	2100      	movs	r1, #0
 8001d86:	2002      	movs	r0, #2
 8001d88:	f7ff fd04 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001d8c:	4b7f      	ldr	r3, [pc, #508]	@ (8001f8c <display_StatusPage+0x62c>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	9200      	str	r2, [sp, #0]
 8001d92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d94:	4886      	ldr	r0, [pc, #536]	@ (8001fb0 <display_StatusPage+0x650>)
 8001d96:	f001 f921 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001d9a:	2119      	movs	r1, #25
 8001d9c:	2002      	movs	r0, #2
 8001d9e:	f7ff fcf9 	bl	8001794 <display_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001da2:	2000      	movs	r0, #0
 8001da4:	f001 fde0 	bl	8003968 <io_holding_reg_read>
 8001da8:	4603      	mov	r3, r0
 8001daa:	461a      	mov	r2, r3
 8001dac:	f107 0320 	add.w	r3, r7, #32
 8001db0:	4980      	ldr	r1, [pc, #512]	@ (8001fb4 <display_StatusPage+0x654>)
 8001db2:	4618      	mov	r0, r3
 8001db4:	f017 fe44 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001db8:	4b79      	ldr	r3, [pc, #484]	@ (8001fa0 <display_StatusPage+0x640>)
 8001dba:	f107 0020 	add.w	r0, r7, #32
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	9200      	str	r2, [sp, #0]
 8001dc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc4:	f001 f90a 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001dc8:	2128      	movs	r1, #40	@ 0x28
 8001dca:	2002      	movs	r0, #2
 8001dcc:	f7ff fce2 	bl	8001794 <display_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f001 fdc9 	bl	8003968 <io_holding_reg_read>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	461a      	mov	r2, r3
 8001dda:	f107 0320 	add.w	r3, r7, #32
 8001dde:	4976      	ldr	r1, [pc, #472]	@ (8001fb8 <display_StatusPage+0x658>)
 8001de0:	4618      	mov	r0, r3
 8001de2:	f017 fe2d 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001de6:	4b6e      	ldr	r3, [pc, #440]	@ (8001fa0 <display_StatusPage+0x640>)
 8001de8:	f107 0020 	add.w	r0, r7, #32
 8001dec:	2201      	movs	r2, #1
 8001dee:	9200      	str	r2, [sp, #0]
 8001df0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001df2:	f001 f8f3 	bl	8002fdc <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			display_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001df6:	e352      	b.n	800249e <display_StatusPage+0xb3e>
		case 4:
			display_SetCursor(2, 0);
 8001df8:	2100      	movs	r1, #0
 8001dfa:	2002      	movs	r0, #2
 8001dfc:	f7ff fcca 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001e00:	4b62      	ldr	r3, [pc, #392]	@ (8001f8c <display_StatusPage+0x62c>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	9200      	str	r2, [sp, #0]
 8001e06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e08:	4869      	ldr	r0, [pc, #420]	@ (8001fb0 <display_StatusPage+0x650>)
 8001e0a:	f001 f8e7 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001e0e:	2119      	movs	r1, #25
 8001e10:	2002      	movs	r0, #2
 8001e12:	f7ff fcbf 	bl	8001794 <display_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001e16:	f107 031f 	add.w	r3, r7, #31
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f001 fe85 	bl	8003b2c <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001e22:	7ffb      	ldrb	r3, [r7, #31]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d101      	bne.n	8001e2c <display_StatusPage+0x4cc>
 8001e28:	4a64      	ldr	r2, [pc, #400]	@ (8001fbc <display_StatusPage+0x65c>)
 8001e2a:	e000      	b.n	8001e2e <display_StatusPage+0x4ce>
 8001e2c:	4a64      	ldr	r2, [pc, #400]	@ (8001fc0 <display_StatusPage+0x660>)
 8001e2e:	f107 0320 	add.w	r3, r7, #32
 8001e32:	495a      	ldr	r1, [pc, #360]	@ (8001f9c <display_StatusPage+0x63c>)
 8001e34:	4618      	mov	r0, r3
 8001e36:	f017 fe03 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e3a:	4b59      	ldr	r3, [pc, #356]	@ (8001fa0 <display_StatusPage+0x640>)
 8001e3c:	f107 0020 	add.w	r0, r7, #32
 8001e40:	2201      	movs	r2, #1
 8001e42:	9200      	str	r2, [sp, #0]
 8001e44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e46:	f001 f8c9 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001e4a:	2128      	movs	r1, #40	@ 0x28
 8001e4c:	2002      	movs	r0, #2
 8001e4e:	f7ff fca1 	bl	8001794 <display_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001e52:	f107 031e 	add.w	r3, r7, #30
 8001e56:	4619      	mov	r1, r3
 8001e58:	2001      	movs	r0, #1
 8001e5a:	f001 fe67 	bl	8003b2c <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001e5e:	7fbb      	ldrb	r3, [r7, #30]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <display_StatusPage+0x508>
 8001e64:	4a55      	ldr	r2, [pc, #340]	@ (8001fbc <display_StatusPage+0x65c>)
 8001e66:	e000      	b.n	8001e6a <display_StatusPage+0x50a>
 8001e68:	4a55      	ldr	r2, [pc, #340]	@ (8001fc0 <display_StatusPage+0x660>)
 8001e6a:	f107 0320 	add.w	r3, r7, #32
 8001e6e:	494d      	ldr	r1, [pc, #308]	@ (8001fa4 <display_StatusPage+0x644>)
 8001e70:	4618      	mov	r0, r3
 8001e72:	f017 fde5 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e76:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa0 <display_StatusPage+0x640>)
 8001e78:	f107 0020 	add.w	r0, r7, #32
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	9200      	str	r2, [sp, #0]
 8001e80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e82:	f001 f8ab 	bl	8002fdc <ssd1306_WriteString>

			break;
 8001e86:	e30a      	b.n	800249e <display_StatusPage+0xb3e>
		case 5:
			display_SetCursor(12, 0);
 8001e88:	2100      	movs	r1, #0
 8001e8a:	200c      	movs	r0, #12
 8001e8c:	f7ff fc82 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001e90:	4b3e      	ldr	r3, [pc, #248]	@ (8001f8c <display_StatusPage+0x62c>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	9200      	str	r2, [sp, #0]
 8001e96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e98:	484a      	ldr	r0, [pc, #296]	@ (8001fc4 <display_StatusPage+0x664>)
 8001e9a:	f001 f89f 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001e9e:	2119      	movs	r1, #25
 8001ea0:	2002      	movs	r0, #2
 8001ea2:	f7ff fc77 	bl	8001794 <display_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f002 f86c 	bl	8003f84 <io_input_reg_read>
 8001eac:	4603      	mov	r3, r0
 8001eae:	461a      	mov	r2, r3
 8001eb0:	f107 0320 	add.w	r3, r7, #32
 8001eb4:	493f      	ldr	r1, [pc, #252]	@ (8001fb4 <display_StatusPage+0x654>)
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f017 fdc2 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ebc:	4b38      	ldr	r3, [pc, #224]	@ (8001fa0 <display_StatusPage+0x640>)
 8001ebe:	f107 0020 	add.w	r0, r7, #32
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	9200      	str	r2, [sp, #0]
 8001ec6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec8:	f001 f888 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001ecc:	2128      	movs	r1, #40	@ 0x28
 8001ece:	2002      	movs	r0, #2
 8001ed0:	f7ff fc60 	bl	8001794 <display_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	f002 f855 	bl	8003f84 <io_input_reg_read>
 8001eda:	4603      	mov	r3, r0
 8001edc:	461a      	mov	r2, r3
 8001ede:	f107 0320 	add.w	r3, r7, #32
 8001ee2:	4935      	ldr	r1, [pc, #212]	@ (8001fb8 <display_StatusPage+0x658>)
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f017 fdab 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001eea:	4b2d      	ldr	r3, [pc, #180]	@ (8001fa0 <display_StatusPage+0x640>)
 8001eec:	f107 0020 	add.w	r0, r7, #32
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	9200      	str	r2, [sp, #0]
 8001ef4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef6:	f001 f871 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 25);
 8001efa:	2119      	movs	r1, #25
 8001efc:	203c      	movs	r0, #60	@ 0x3c
 8001efe:	f7ff fc49 	bl	8001794 <display_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001f02:	2002      	movs	r0, #2
 8001f04:	f002 f83e 	bl	8003f84 <io_input_reg_read>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	f107 0320 	add.w	r3, r7, #32
 8001f10:	492d      	ldr	r1, [pc, #180]	@ (8001fc8 <display_StatusPage+0x668>)
 8001f12:	4618      	mov	r0, r3
 8001f14:	f017 fd94 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f18:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <display_StatusPage+0x640>)
 8001f1a:	f107 0020 	add.w	r0, r7, #32
 8001f1e:	2201      	movs	r2, #1
 8001f20:	9200      	str	r2, [sp, #0]
 8001f22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f24:	f001 f85a 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8001f28:	2128      	movs	r1, #40	@ 0x28
 8001f2a:	203c      	movs	r0, #60	@ 0x3c
 8001f2c:	f7ff fc32 	bl	8001794 <display_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001f30:	2003      	movs	r0, #3
 8001f32:	f002 f827 	bl	8003f84 <io_input_reg_read>
 8001f36:	4603      	mov	r3, r0
 8001f38:	461a      	mov	r2, r3
 8001f3a:	f107 0320 	add.w	r3, r7, #32
 8001f3e:	4923      	ldr	r1, [pc, #140]	@ (8001fcc <display_StatusPage+0x66c>)
 8001f40:	4618      	mov	r0, r3
 8001f42:	f017 fd7d 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f46:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <display_StatusPage+0x640>)
 8001f48:	f107 0020 	add.w	r0, r7, #32
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	9200      	str	r2, [sp, #0]
 8001f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f52:	f001 f843 	bl	8002fdc <ssd1306_WriteString>
			break;
 8001f56:	e2a2      	b.n	800249e <display_StatusPage+0xb3e>
		case 6:
			display_SetCursor(12, 0);
 8001f58:	2100      	movs	r1, #0
 8001f5a:	200c      	movs	r0, #12
 8001f5c:	f7ff fc1a 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001f60:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <display_StatusPage+0x62c>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	9200      	str	r2, [sp, #0]
 8001f66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f68:	4816      	ldr	r0, [pc, #88]	@ (8001fc4 <display_StatusPage+0x664>)
 8001f6a:	f001 f837 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 8001f6e:	2119      	movs	r1, #25
 8001f70:	2002      	movs	r0, #2
 8001f72:	f7ff fc0f 	bl	8001794 <display_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001f76:	f107 031d 	add.w	r3, r7, #29
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f002 f8cd 	bl	800411c <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001f82:	7f7b      	ldrb	r3, [r7, #29]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d123      	bne.n	8001fd0 <display_StatusPage+0x670>
 8001f88:	4a0c      	ldr	r2, [pc, #48]	@ (8001fbc <display_StatusPage+0x65c>)
 8001f8a:	e022      	b.n	8001fd2 <display_StatusPage+0x672>
 8001f8c:	0801ddbc 	.word	0x0801ddbc
 8001f90:	0801bd60 	.word	0x0801bd60
 8001f94:	0801bd38 	.word	0x0801bd38
 8001f98:	0801bd3c 	.word	0x0801bd3c
 8001f9c:	0801bd40 	.word	0x0801bd40
 8001fa0:	0801dda4 	.word	0x0801dda4
 8001fa4:	0801bd48 	.word	0x0801bd48
 8001fa8:	0801bd50 	.word	0x0801bd50
 8001fac:	0801bd58 	.word	0x0801bd58
 8001fb0:	0801bd6c 	.word	0x0801bd6c
 8001fb4:	0801bd78 	.word	0x0801bd78
 8001fb8:	0801bd80 	.word	0x0801bd80
 8001fbc:	0801bd88 	.word	0x0801bd88
 8001fc0:	0801bd90 	.word	0x0801bd90
 8001fc4:	0801bd98 	.word	0x0801bd98
 8001fc8:	0801bda4 	.word	0x0801bda4
 8001fcc:	0801bdac 	.word	0x0801bdac
 8001fd0:	4ab3      	ldr	r2, [pc, #716]	@ (80022a0 <display_StatusPage+0x940>)
 8001fd2:	f107 0320 	add.w	r3, r7, #32
 8001fd6:	49b3      	ldr	r1, [pc, #716]	@ (80022a4 <display_StatusPage+0x944>)
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f017 fd31 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001fde:	4bb2      	ldr	r3, [pc, #712]	@ (80022a8 <display_StatusPage+0x948>)
 8001fe0:	f107 0020 	add.w	r0, r7, #32
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	9200      	str	r2, [sp, #0]
 8001fe8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fea:	f000 fff7 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8001fee:	2128      	movs	r1, #40	@ 0x28
 8001ff0:	2002      	movs	r0, #2
 8001ff2:	f7ff fbcf 	bl	8001794 <display_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001ff6:	f107 031c 	add.w	r3, r7, #28
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	f002 f88d 	bl	800411c <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8002002:	7f3b      	ldrb	r3, [r7, #28]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <display_StatusPage+0x6ac>
 8002008:	4aa8      	ldr	r2, [pc, #672]	@ (80022ac <display_StatusPage+0x94c>)
 800200a:	e000      	b.n	800200e <display_StatusPage+0x6ae>
 800200c:	4aa4      	ldr	r2, [pc, #656]	@ (80022a0 <display_StatusPage+0x940>)
 800200e:	f107 0320 	add.w	r3, r7, #32
 8002012:	49a7      	ldr	r1, [pc, #668]	@ (80022b0 <display_StatusPage+0x950>)
 8002014:	4618      	mov	r0, r3
 8002016:	f017 fd13 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800201a:	4ba3      	ldr	r3, [pc, #652]	@ (80022a8 <display_StatusPage+0x948>)
 800201c:	f107 0020 	add.w	r0, r7, #32
 8002020:	2201      	movs	r2, #1
 8002022:	9200      	str	r2, [sp, #0]
 8002024:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002026:	f000 ffd9 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 25);
 800202a:	2119      	movs	r1, #25
 800202c:	203c      	movs	r0, #60	@ 0x3c
 800202e:	f7ff fbb1 	bl	8001794 <display_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8002032:	f107 031b 	add.w	r3, r7, #27
 8002036:	4619      	mov	r1, r3
 8002038:	2002      	movs	r0, #2
 800203a:	f002 f86f 	bl	800411c <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 800203e:	7efb      	ldrb	r3, [r7, #27]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <display_StatusPage+0x6e8>
 8002044:	4a99      	ldr	r2, [pc, #612]	@ (80022ac <display_StatusPage+0x94c>)
 8002046:	e000      	b.n	800204a <display_StatusPage+0x6ea>
 8002048:	4a95      	ldr	r2, [pc, #596]	@ (80022a0 <display_StatusPage+0x940>)
 800204a:	f107 0320 	add.w	r3, r7, #32
 800204e:	4999      	ldr	r1, [pc, #612]	@ (80022b4 <display_StatusPage+0x954>)
 8002050:	4618      	mov	r0, r3
 8002052:	f017 fcf5 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002056:	4b94      	ldr	r3, [pc, #592]	@ (80022a8 <display_StatusPage+0x948>)
 8002058:	f107 0020 	add.w	r0, r7, #32
 800205c:	2201      	movs	r2, #1
 800205e:	9200      	str	r2, [sp, #0]
 8002060:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002062:	f000 ffbb 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(60, 40);
 8002066:	2128      	movs	r1, #40	@ 0x28
 8002068:	203c      	movs	r0, #60	@ 0x3c
 800206a:	f7ff fb93 	bl	8001794 <display_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 800206e:	f107 031a 	add.w	r3, r7, #26
 8002072:	4619      	mov	r1, r3
 8002074:	2003      	movs	r0, #3
 8002076:	f002 f851 	bl	800411c <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 800207a:	7ebb      	ldrb	r3, [r7, #26]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <display_StatusPage+0x724>
 8002080:	4a8a      	ldr	r2, [pc, #552]	@ (80022ac <display_StatusPage+0x94c>)
 8002082:	e000      	b.n	8002086 <display_StatusPage+0x726>
 8002084:	4a86      	ldr	r2, [pc, #536]	@ (80022a0 <display_StatusPage+0x940>)
 8002086:	f107 0320 	add.w	r3, r7, #32
 800208a:	498b      	ldr	r1, [pc, #556]	@ (80022b8 <display_StatusPage+0x958>)
 800208c:	4618      	mov	r0, r3
 800208e:	f017 fcd7 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002092:	4b85      	ldr	r3, [pc, #532]	@ (80022a8 <display_StatusPage+0x948>)
 8002094:	f107 0020 	add.w	r0, r7, #32
 8002098:	2201      	movs	r2, #1
 800209a:	9200      	str	r2, [sp, #0]
 800209c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800209e:	f000 ff9d 	bl	8002fdc <ssd1306_WriteString>

			break;
 80020a2:	e1fc      	b.n	800249e <display_StatusPage+0xb3e>
		case 7:
			display_SetCursor(7, 0);
 80020a4:	2100      	movs	r1, #0
 80020a6:	2007      	movs	r0, #7
 80020a8:	f7ff fb74 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 80020ac:	4b83      	ldr	r3, [pc, #524]	@ (80022bc <display_StatusPage+0x95c>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	9200      	str	r2, [sp, #0]
 80020b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020b4:	4882      	ldr	r0, [pc, #520]	@ (80022c0 <display_StatusPage+0x960>)
 80020b6:	f000 ff91 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 25);
 80020ba:	2119      	movs	r1, #25
 80020bc:	2002      	movs	r0, #2
 80020be:	f7ff fb69 	bl	8001794 <display_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 80020c2:	f7ff f8e3 	bl	800128c <automation_get_rule_count>
 80020c6:	4603      	mov	r3, r0
 80020c8:	461a      	mov	r2, r3
 80020ca:	f107 0320 	add.w	r3, r7, #32
 80020ce:	497d      	ldr	r1, [pc, #500]	@ (80022c4 <display_StatusPage+0x964>)
 80020d0:	4618      	mov	r0, r3
 80020d2:	f017 fcb5 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80020d6:	4b74      	ldr	r3, [pc, #464]	@ (80022a8 <display_StatusPage+0x948>)
 80020d8:	f107 0020 	add.w	r0, r7, #32
 80020dc:	2201      	movs	r2, #1
 80020de:	9200      	str	r2, [sp, #0]
 80020e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020e2:	f000 ff7b 	bl	8002fdc <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	833b      	strh	r3, [r7, #24]
			uint16_t virtHolding = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	82fb      	strh	r3, [r7, #22]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 80020ee:	f107 0318 	add.w	r3, r7, #24
 80020f2:	4619      	mov	r1, r3
 80020f4:	2000      	movs	r0, #0
 80020f6:	f002 faaf 	bl	8004658 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 80020fa:	f107 0316 	add.w	r3, r7, #22
 80020fe:	4619      	mov	r1, r3
 8002100:	2001      	movs	r0, #1
 8002102:	f002 faa9 	bl	8004658 <io_virtual_get_count>

			display_SetCursor(2, 40);
 8002106:	2128      	movs	r1, #40	@ 0x28
 8002108:	2002      	movs	r0, #2
 800210a:	f7ff fb43 	bl	8001794 <display_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 800210e:	8b3b      	ldrh	r3, [r7, #24]
 8002110:	461a      	mov	r2, r3
 8002112:	f107 0320 	add.w	r3, r7, #32
 8002116:	496c      	ldr	r1, [pc, #432]	@ (80022c8 <display_StatusPage+0x968>)
 8002118:	4618      	mov	r0, r3
 800211a:	f017 fc91 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800211e:	4b62      	ldr	r3, [pc, #392]	@ (80022a8 <display_StatusPage+0x948>)
 8002120:	f107 0020 	add.w	r0, r7, #32
 8002124:	2201      	movs	r2, #1
 8002126:	9200      	str	r2, [sp, #0]
 8002128:	cb0e      	ldmia	r3, {r1, r2, r3}
 800212a:	f000 ff57 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 55);
 800212e:	2137      	movs	r1, #55	@ 0x37
 8002130:	2002      	movs	r0, #2
 8002132:	f7ff fb2f 	bl	8001794 <display_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8002136:	8afb      	ldrh	r3, [r7, #22]
 8002138:	461a      	mov	r2, r3
 800213a:	f107 0320 	add.w	r3, r7, #32
 800213e:	4963      	ldr	r1, [pc, #396]	@ (80022cc <display_StatusPage+0x96c>)
 8002140:	4618      	mov	r0, r3
 8002142:	f017 fc7d 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002146:	4b58      	ldr	r3, [pc, #352]	@ (80022a8 <display_StatusPage+0x948>)
 8002148:	f107 0020 	add.w	r0, r7, #32
 800214c:	2201      	movs	r2, #1
 800214e:	9200      	str	r2, [sp, #0]
 8002150:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002152:	f000 ff43 	bl	8002fdc <ssd1306_WriteString>
			break;
 8002156:	e1a2      	b.n	800249e <display_StatusPage+0xb3e>
		case 8:
			display_SetCursor(50, 0);
 8002158:	2100      	movs	r1, #0
 800215a:	2032      	movs	r0, #50	@ 0x32
 800215c:	f7ff fb1a 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8002160:	4b56      	ldr	r3, [pc, #344]	@ (80022bc <display_StatusPage+0x95c>)
 8002162:	2201      	movs	r2, #1
 8002164:	9200      	str	r2, [sp, #0]
 8002166:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002168:	4859      	ldr	r0, [pc, #356]	@ (80022d0 <display_StatusPage+0x970>)
 800216a:	f000 ff37 	bl	8002fdc <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 800216e:	f107 030c 	add.w	r3, r7, #12
 8002172:	4618      	mov	r0, r3
 8002174:	f006 f980 	bl	8008478 <DS3231_ReadTime>

			uint32_t nowSecs = rtcToSeconds(current);
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002180:	f7ff fb7a 	bl	8001878 <rtcToSeconds>
 8002184:	65f8      	str	r0, [r7, #92]	@ 0x5c
			uint32_t bootSecs = rtcToSeconds(startTime);
 8002186:	4b53      	ldr	r3, [pc, #332]	@ (80022d4 <display_StatusPage+0x974>)
 8002188:	e893 0003 	ldmia.w	r3, {r0, r1}
 800218c:	f7ff fb74 	bl	8001878 <rtcToSeconds>
 8002190:	65b8      	str	r0, [r7, #88]	@ 0x58
			uint32_t uptimeSecs = nowSecs - bootSecs;
 8002192:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002194:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	657b      	str	r3, [r7, #84]	@ 0x54

			uint32_t days    = uptimeSecs / 86400;
 800219a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800219c:	4a4e      	ldr	r2, [pc, #312]	@ (80022d8 <display_StatusPage+0x978>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	0c1b      	lsrs	r3, r3, #16
 80021a4:	653b      	str	r3, [r7, #80]	@ 0x50
			uint32_t hours   = (uptimeSecs % 86400) / 3600;
 80021a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80021a8:	4b4b      	ldr	r3, [pc, #300]	@ (80022d8 <display_StatusPage+0x978>)
 80021aa:	fba3 1302 	umull	r1, r3, r3, r2
 80021ae:	0c1b      	lsrs	r3, r3, #16
 80021b0:	494a      	ldr	r1, [pc, #296]	@ (80022dc <display_StatusPage+0x97c>)
 80021b2:	fb01 f303 	mul.w	r3, r1, r3
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	4a49      	ldr	r2, [pc, #292]	@ (80022e0 <display_StatusPage+0x980>)
 80021ba:	fba2 2303 	umull	r2, r3, r2, r3
 80021be:	0adb      	lsrs	r3, r3, #11
 80021c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
			uint32_t minutes = (uptimeSecs % 3600) / 60;
 80021c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80021c4:	4b46      	ldr	r3, [pc, #280]	@ (80022e0 <display_StatusPage+0x980>)
 80021c6:	fba3 1302 	umull	r1, r3, r3, r2
 80021ca:	0adb      	lsrs	r3, r3, #11
 80021cc:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80021d0:	fb01 f303 	mul.w	r3, r1, r3
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	4a43      	ldr	r2, [pc, #268]	@ (80022e4 <display_StatusPage+0x984>)
 80021d8:	fba2 2303 	umull	r2, r3, r2, r3
 80021dc:	095b      	lsrs	r3, r3, #5
 80021de:	64bb      	str	r3, [r7, #72]	@ 0x48
			uint32_t seconds = uptimeSecs % 60;
 80021e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80021e2:	4b40      	ldr	r3, [pc, #256]	@ (80022e4 <display_StatusPage+0x984>)
 80021e4:	fba3 1302 	umull	r1, r3, r3, r2
 80021e8:	0959      	lsrs	r1, r3, #5
 80021ea:	460b      	mov	r3, r1
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	1a5b      	subs	r3, r3, r1
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	647b      	str	r3, [r7, #68]	@ 0x44

			display_SetCursor(2, 25);
 80021f6:	2119      	movs	r1, #25
 80021f8:	2002      	movs	r0, #2
 80021fa:	f7ff facb 	bl	8001794 <display_SetCursor>
			if (days > 0) {
 80021fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00b      	beq.n	800221c <display_StatusPage+0x8bc>
				sprintf(buf, "Uptime: %lud %02lu:%02lu:%02lu", days, hours, minutes, seconds);
 8002204:	f107 0020 	add.w	r0, r7, #32
 8002208:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002212:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002214:	4934      	ldr	r1, [pc, #208]	@ (80022e8 <display_StatusPage+0x988>)
 8002216:	f017 fc13 	bl	8019a40 <siprintf>
 800221a:	e008      	b.n	800222e <display_StatusPage+0x8ce>
			} else {
				sprintf(buf, "Uptime: %02lu:%02lu:%02lu", hours, minutes, seconds);
 800221c:	f107 0020 	add.w	r0, r7, #32
 8002220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002226:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002228:	4930      	ldr	r1, [pc, #192]	@ (80022ec <display_StatusPage+0x98c>)
 800222a:	f017 fc09 	bl	8019a40 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 800222e:	4b1e      	ldr	r3, [pc, #120]	@ (80022a8 <display_StatusPage+0x948>)
 8002230:	f107 0020 	add.w	r0, r7, #32
 8002234:	2201      	movs	r2, #1
 8002236:	9200      	str	r2, [sp, #0]
 8002238:	cb0e      	ldmia	r3, {r1, r2, r3}
 800223a:	f000 fecf 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 800223e:	2128      	movs	r1, #40	@ 0x28
 8002240:	2002      	movs	r0, #2
 8002242:	f7ff faa7 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Date: %02d/%02d/20%02d", current.day, current.month, current.year);
 8002246:	7c3b      	ldrb	r3, [r7, #16]
 8002248:	461a      	mov	r2, r3
 800224a:	7c7b      	ldrb	r3, [r7, #17]
 800224c:	4619      	mov	r1, r3
 800224e:	7cbb      	ldrb	r3, [r7, #18]
 8002250:	f107 0020 	add.w	r0, r7, #32
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	460b      	mov	r3, r1
 8002258:	4925      	ldr	r1, [pc, #148]	@ (80022f0 <display_StatusPage+0x990>)
 800225a:	f017 fbf1 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800225e:	4b12      	ldr	r3, [pc, #72]	@ (80022a8 <display_StatusPage+0x948>)
 8002260:	f107 0020 	add.w	r0, r7, #32
 8002264:	2201      	movs	r2, #1
 8002266:	9200      	str	r2, [sp, #0]
 8002268:	cb0e      	ldmia	r3, {r1, r2, r3}
 800226a:	f000 feb7 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 55);
 800226e:	2137      	movs	r1, #55	@ 0x37
 8002270:	2002      	movs	r0, #2
 8002272:	f7ff fa8f 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Time: %02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8002276:	7bbb      	ldrb	r3, [r7, #14]
 8002278:	461a      	mov	r2, r3
 800227a:	7b7b      	ldrb	r3, [r7, #13]
 800227c:	4619      	mov	r1, r3
 800227e:	7b3b      	ldrb	r3, [r7, #12]
 8002280:	f107 0020 	add.w	r0, r7, #32
 8002284:	9300      	str	r3, [sp, #0]
 8002286:	460b      	mov	r3, r1
 8002288:	491a      	ldr	r1, [pc, #104]	@ (80022f4 <display_StatusPage+0x994>)
 800228a:	f017 fbd9 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800228e:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <display_StatusPage+0x948>)
 8002290:	f107 0020 	add.w	r0, r7, #32
 8002294:	2201      	movs	r2, #1
 8002296:	9200      	str	r2, [sp, #0]
 8002298:	cb0e      	ldmia	r3, {r1, r2, r3}
 800229a:	f000 fe9f 	bl	8002fdc <ssd1306_WriteString>
			break;
 800229e:	e0fe      	b.n	800249e <display_StatusPage+0xb3e>
 80022a0:	0801bd90 	.word	0x0801bd90
 80022a4:	0801bd40 	.word	0x0801bd40
 80022a8:	0801dda4 	.word	0x0801dda4
 80022ac:	0801bd88 	.word	0x0801bd88
 80022b0:	0801bd48 	.word	0x0801bd48
 80022b4:	0801bd50 	.word	0x0801bd50
 80022b8:	0801bd58 	.word	0x0801bd58
 80022bc:	0801ddbc 	.word	0x0801ddbc
 80022c0:	0801bdb4 	.word	0x0801bdb4
 80022c4:	0801bdc0 	.word	0x0801bdc0
 80022c8:	0801bdcc 	.word	0x0801bdcc
 80022cc:	0801bddc 	.word	0x0801bddc
 80022d0:	0801bdf0 	.word	0x0801bdf0
 80022d4:	20000658 	.word	0x20000658
 80022d8:	c22e4507 	.word	0xc22e4507
 80022dc:	00015180 	.word	0x00015180
 80022e0:	91a2b3c5 	.word	0x91a2b3c5
 80022e4:	88888889 	.word	0x88888889
 80022e8:	0801bdf4 	.word	0x0801bdf4
 80022ec:	0801be14 	.word	0x0801be14
 80022f0:	0801be30 	.word	0x0801be30
 80022f4:	0801be48 	.word	0x0801be48
		case 9:
			display_SetCursor(5, 0);
 80022f8:	2100      	movs	r1, #0
 80022fa:	2005      	movs	r0, #5
 80022fc:	f7ff fa4a 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("Emerg. Stop", Font_11x18, White);
 8002300:	4b79      	ldr	r3, [pc, #484]	@ (80024e8 <display_StatusPage+0xb88>)
 8002302:	2201      	movs	r2, #1
 8002304:	9200      	str	r2, [sp, #0]
 8002306:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002308:	4878      	ldr	r0, [pc, #480]	@ (80024ec <display_StatusPage+0xb8c>)
 800230a:	f000 fe67 	bl	8002fdc <ssd1306_WriteString>

			bool defined = emergencyStop_isDefined();
 800230e:	f001 f957 	bl	80035c0 <emergencyStop_isDefined>
 8002312:	4603      	mov	r3, r0
 8002314:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62

			display_SetCursor(2, 25);
 8002318:	2119      	movs	r1, #25
 800231a:	2002      	movs	r0, #2
 800231c:	f7ff fa3a 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Enabled: %s", defined ? "true" : "false");
 8002320:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <display_StatusPage+0x9cc>
 8002328:	4a71      	ldr	r2, [pc, #452]	@ (80024f0 <display_StatusPage+0xb90>)
 800232a:	e000      	b.n	800232e <display_StatusPage+0x9ce>
 800232c:	4a71      	ldr	r2, [pc, #452]	@ (80024f4 <display_StatusPage+0xb94>)
 800232e:	f107 0320 	add.w	r3, r7, #32
 8002332:	4971      	ldr	r1, [pc, #452]	@ (80024f8 <display_StatusPage+0xb98>)
 8002334:	4618      	mov	r0, r3
 8002336:	f017 fb83 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800233a:	4b70      	ldr	r3, [pc, #448]	@ (80024fc <display_StatusPage+0xb9c>)
 800233c:	f107 0020 	add.w	r0, r7, #32
 8002340:	2201      	movs	r2, #1
 8002342:	9200      	str	r2, [sp, #0]
 8002344:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002346:	f000 fe49 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 800234a:	2128      	movs	r1, #40	@ 0x28
 800234c:	2002      	movs	r0, #2
 800234e:	f7ff fa21 	bl	8001794 <display_SetCursor>
			if (defined) {
 8002352:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00a      	beq.n	8002370 <display_StatusPage+0xa10>
			    sprintf(buf, "D. Input: %u", emergencyStop_getChannel());
 800235a:	f001 f93d 	bl	80035d8 <emergencyStop_getChannel>
 800235e:	4603      	mov	r3, r0
 8002360:	461a      	mov	r2, r3
 8002362:	f107 0320 	add.w	r3, r7, #32
 8002366:	4966      	ldr	r1, [pc, #408]	@ (8002500 <display_StatusPage+0xba0>)
 8002368:	4618      	mov	r0, r3
 800236a:	f017 fb69 	bl	8019a40 <siprintf>
 800236e:	e005      	b.n	800237c <display_StatusPage+0xa1c>
			} else {
			    sprintf(buf, "D. Input: -");
 8002370:	f107 0320 	add.w	r3, r7, #32
 8002374:	4963      	ldr	r1, [pc, #396]	@ (8002504 <display_StatusPage+0xba4>)
 8002376:	4618      	mov	r0, r3
 8002378:	f017 fb62 	bl	8019a40 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 800237c:	4b5f      	ldr	r3, [pc, #380]	@ (80024fc <display_StatusPage+0xb9c>)
 800237e:	f107 0020 	add.w	r0, r7, #32
 8002382:	2201      	movs	r2, #1
 8002384:	9200      	str	r2, [sp, #0]
 8002386:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002388:	f000 fe28 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 55);
 800238c:	2137      	movs	r1, #55	@ 0x37
 800238e:	2002      	movs	r0, #2
 8002390:	f7ff fa00 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8002394:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8002398:	2b00      	cmp	r3, #0
 800239a:	d008      	beq.n	80023ae <display_StatusPage+0xa4e>
 800239c:	f001 f928 	bl	80035f0 <emergencyStop_getInputMode>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <display_StatusPage+0xa4a>
 80023a6:	4b58      	ldr	r3, [pc, #352]	@ (8002508 <display_StatusPage+0xba8>)
 80023a8:	e002      	b.n	80023b0 <display_StatusPage+0xa50>
 80023aa:	4b58      	ldr	r3, [pc, #352]	@ (800250c <display_StatusPage+0xbac>)
 80023ac:	e000      	b.n	80023b0 <display_StatusPage+0xa50>
 80023ae:	4b58      	ldr	r3, [pc, #352]	@ (8002510 <display_StatusPage+0xbb0>)
 80023b0:	f107 0020 	add.w	r0, r7, #32
 80023b4:	461a      	mov	r2, r3
 80023b6:	4957      	ldr	r1, [pc, #348]	@ (8002514 <display_StatusPage+0xbb4>)
 80023b8:	f017 fb42 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80023bc:	4b4f      	ldr	r3, [pc, #316]	@ (80024fc <display_StatusPage+0xb9c>)
 80023be:	f107 0020 	add.w	r0, r7, #32
 80023c2:	2201      	movs	r2, #1
 80023c4:	9200      	str	r2, [sp, #0]
 80023c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023c8:	f000 fe08 	bl	8002fdc <ssd1306_WriteString>
			break;
 80023cc:	e067      	b.n	800249e <display_StatusPage+0xb3e>
		case 10:
			display_SetCursor(5, 0);
 80023ce:	2100      	movs	r1, #0
 80023d0:	2005      	movs	r0, #5
 80023d2:	f7ff f9df 	bl	8001794 <display_SetCursor>
			ssd1306_WriteString("SD Logging", Font_11x18, White);
 80023d6:	4b44      	ldr	r3, [pc, #272]	@ (80024e8 <display_StatusPage+0xb88>)
 80023d8:	2201      	movs	r2, #1
 80023da:	9200      	str	r2, [sp, #0]
 80023dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023de:	484e      	ldr	r0, [pc, #312]	@ (8002518 <display_StatusPage+0xbb8>)
 80023e0:	f000 fdfc 	bl	8002fdc <ssd1306_WriteString>

			bool isMounted = SD_IsMounted();
 80023e4:	f006 f988 	bl	80086f8 <SD_IsMounted>
 80023e8:	4603      	mov	r3, r0
 80023ea:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

			SD_Stats stats = SD_GetStats();
 80023ee:	463b      	mov	r3, r7
 80023f0:	4618      	mov	r0, r3
 80023f2:	f006 fa41 	bl	8008878 <SD_GetStats>

			display_SetCursor(2, 25);
 80023f6:	2119      	movs	r1, #25
 80023f8:	2002      	movs	r0, #2
 80023fa:	f7ff f9cb 	bl	8001794 <display_SetCursor>
			sprintf(buf, "Mounted: %s", isMounted ? "true" : "false");
 80023fe:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <display_StatusPage+0xaaa>
 8002406:	4a3a      	ldr	r2, [pc, #232]	@ (80024f0 <display_StatusPage+0xb90>)
 8002408:	e000      	b.n	800240c <display_StatusPage+0xaac>
 800240a:	4a3a      	ldr	r2, [pc, #232]	@ (80024f4 <display_StatusPage+0xb94>)
 800240c:	f107 0320 	add.w	r3, r7, #32
 8002410:	4942      	ldr	r1, [pc, #264]	@ (800251c <display_StatusPage+0xbbc>)
 8002412:	4618      	mov	r0, r3
 8002414:	f017 fb14 	bl	8019a40 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002418:	4b38      	ldr	r3, [pc, #224]	@ (80024fc <display_StatusPage+0xb9c>)
 800241a:	f107 0020 	add.w	r0, r7, #32
 800241e:	2201      	movs	r2, #1
 8002420:	9200      	str	r2, [sp, #0]
 8002422:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002424:	f000 fdda 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 40);
 8002428:	2128      	movs	r1, #40	@ 0x28
 800242a:	2002      	movs	r0, #2
 800242c:	f7ff f9b2 	bl	8001794 <display_SetCursor>
			if (stats.success) {
 8002430:	7a3b      	ldrb	r3, [r7, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d007      	beq.n	8002446 <display_StatusPage+0xae6>
				sprintf(buf, "Size: %luMB", stats.totalMB);
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	f107 0320 	add.w	r3, r7, #32
 800243c:	4938      	ldr	r1, [pc, #224]	@ (8002520 <display_StatusPage+0xbc0>)
 800243e:	4618      	mov	r0, r3
 8002440:	f017 fafe 	bl	8019a40 <siprintf>
 8002444:	e005      	b.n	8002452 <display_StatusPage+0xaf2>
			} else {
				sprintf(buf, "Size: -");
 8002446:	f107 0320 	add.w	r3, r7, #32
 800244a:	4936      	ldr	r1, [pc, #216]	@ (8002524 <display_StatusPage+0xbc4>)
 800244c:	4618      	mov	r0, r3
 800244e:	f017 faf7 	bl	8019a40 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 8002452:	4b2a      	ldr	r3, [pc, #168]	@ (80024fc <display_StatusPage+0xb9c>)
 8002454:	f107 0020 	add.w	r0, r7, #32
 8002458:	2201      	movs	r2, #1
 800245a:	9200      	str	r2, [sp, #0]
 800245c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800245e:	f000 fdbd 	bl	8002fdc <ssd1306_WriteString>

			display_SetCursor(2, 55);
 8002462:	2137      	movs	r1, #55	@ 0x37
 8002464:	2002      	movs	r0, #2
 8002466:	f7ff f995 	bl	8001794 <display_SetCursor>
			if (stats.success) {
 800246a:	7a3b      	ldrb	r3, [r7, #8]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d007      	beq.n	8002480 <display_StatusPage+0xb20>
				sprintf(buf, "Free: %luMB", stats.freeMB);
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	f107 0320 	add.w	r3, r7, #32
 8002476:	492c      	ldr	r1, [pc, #176]	@ (8002528 <display_StatusPage+0xbc8>)
 8002478:	4618      	mov	r0, r3
 800247a:	f017 fae1 	bl	8019a40 <siprintf>
 800247e:	e005      	b.n	800248c <display_StatusPage+0xb2c>
			} else {
				sprintf(buf, "Free: -");
 8002480:	f107 0320 	add.w	r3, r7, #32
 8002484:	4929      	ldr	r1, [pc, #164]	@ (800252c <display_StatusPage+0xbcc>)
 8002486:	4618      	mov	r0, r3
 8002488:	f017 fada 	bl	8019a40 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 800248c:	4b1b      	ldr	r3, [pc, #108]	@ (80024fc <display_StatusPage+0xb9c>)
 800248e:	f107 0020 	add.w	r0, r7, #32
 8002492:	2201      	movs	r2, #1
 8002494:	9200      	str	r2, [sp, #0]
 8002496:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002498:	f000 fda0 	bl	8002fdc <ssd1306_WriteString>
			break;
 800249c:	bf00      	nop
	}


	if (currentPage >= 10) {
 800249e:	4b24      	ldr	r3, [pc, #144]	@ (8002530 <display_StatusPage+0xbd0>)
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	2b09      	cmp	r3, #9
 80024a4:	d904      	bls.n	80024b0 <display_StatusPage+0xb50>
		display_SetCursor(95, 55);
 80024a6:	2137      	movs	r1, #55	@ 0x37
 80024a8:	205f      	movs	r0, #95	@ 0x5f
 80024aa:	f7ff f973 	bl	8001794 <display_SetCursor>
 80024ae:	e003      	b.n	80024b8 <display_StatusPage+0xb58>
	} else {
		display_SetCursor(100, 55);
 80024b0:	2137      	movs	r1, #55	@ 0x37
 80024b2:	2064      	movs	r0, #100	@ 0x64
 80024b4:	f7ff f96e 	bl	8001794 <display_SetCursor>
	}
	sprintf(buf, "%d/%d", currentPage, endPage);
 80024b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <display_StatusPage+0xbd0>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	461a      	mov	r2, r3
 80024be:	4b1d      	ldr	r3, [pc, #116]	@ (8002534 <display_StatusPage+0xbd4>)
 80024c0:	881b      	ldrh	r3, [r3, #0]
 80024c2:	f107 0020 	add.w	r0, r7, #32
 80024c6:	491c      	ldr	r1, [pc, #112]	@ (8002538 <display_StatusPage+0xbd8>)
 80024c8:	f017 faba 	bl	8019a40 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80024cc:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <display_StatusPage+0xb9c>)
 80024ce:	f107 0020 	add.w	r0, r7, #32
 80024d2:	2201      	movs	r2, #1
 80024d4:	9200      	str	r2, [sp, #0]
 80024d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024d8:	f000 fd80 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80024dc:	f000 fc70 	bl	8002dc0 <ssd1306_UpdateScreen>
}
 80024e0:	bf00      	nop
 80024e2:	3768      	adds	r7, #104	@ 0x68
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	0801ddbc 	.word	0x0801ddbc
 80024ec:	0801be60 	.word	0x0801be60
 80024f0:	0801be6c 	.word	0x0801be6c
 80024f4:	0801be74 	.word	0x0801be74
 80024f8:	0801be7c 	.word	0x0801be7c
 80024fc:	0801dda4 	.word	0x0801dda4
 8002500:	0801be88 	.word	0x0801be88
 8002504:	0801be98 	.word	0x0801be98
 8002508:	0801bea4 	.word	0x0801bea4
 800250c:	0801bea8 	.word	0x0801bea8
 8002510:	0801beac 	.word	0x0801beac
 8002514:	0801beb0 	.word	0x0801beb0
 8002518:	0801bec0 	.word	0x0801bec0
 800251c:	0801becc 	.word	0x0801becc
 8002520:	0801bed8 	.word	0x0801bed8
 8002524:	0801bee4 	.word	0x0801bee4
 8002528:	0801beec 	.word	0x0801beec
 800252c:	0801bef8 	.word	0x0801bef8
 8002530:	20000646 	.word	0x20000646
 8002534:	20000000 	.word	0x20000000
 8002538:	0801bf00 	.word	0x0801bf00

0800253c <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af02      	add	r7, sp, #8
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8002546:	2000      	movs	r0, #0
 8002548:	f000 fc22 	bl	8002d90 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 800254c:	2100      	movs	r1, #0
 800254e:	2019      	movs	r0, #25
 8002550:	f000 fd6a 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8002554:	4b3b      	ldr	r3, [pc, #236]	@ (8002644 <display_FactoryResetPage+0x108>)
 8002556:	2201      	movs	r2, #1
 8002558:	9200      	str	r2, [sp, #0]
 800255a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800255c:	483a      	ldr	r0, [pc, #232]	@ (8002648 <display_FactoryResetPage+0x10c>)
 800255e:	f000 fd3d 	bl	8002fdc <ssd1306_WriteString>

	switch (page) {
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	2b03      	cmp	r3, #3
 8002566:	d867      	bhi.n	8002638 <display_FactoryResetPage+0xfc>
 8002568:	a201      	add	r2, pc, #4	@ (adr r2, 8002570 <display_FactoryResetPage+0x34>)
 800256a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800256e:	bf00      	nop
 8002570:	08002581 	.word	0x08002581
 8002574:	080025af 	.word	0x080025af
 8002578:	080025dd 	.word	0x080025dd
 800257c:	0800260b 	.word	0x0800260b
		case 0:
			ssd1306_SetCursor(2, 25);
 8002580:	2119      	movs	r1, #25
 8002582:	2002      	movs	r0, #2
 8002584:	f000 fd50 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8002588:	4b30      	ldr	r3, [pc, #192]	@ (800264c <display_FactoryResetPage+0x110>)
 800258a:	2201      	movs	r2, #1
 800258c:	9200      	str	r2, [sp, #0]
 800258e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002590:	482f      	ldr	r0, [pc, #188]	@ (8002650 <display_FactoryResetPage+0x114>)
 8002592:	f000 fd23 	bl	8002fdc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002596:	2128      	movs	r1, #40	@ 0x28
 8002598:	2002      	movs	r0, #2
 800259a:	f000 fd45 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 800259e:	4b2b      	ldr	r3, [pc, #172]	@ (800264c <display_FactoryResetPage+0x110>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	9200      	str	r2, [sp, #0]
 80025a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025a6:	482b      	ldr	r0, [pc, #172]	@ (8002654 <display_FactoryResetPage+0x118>)
 80025a8:	f000 fd18 	bl	8002fdc <ssd1306_WriteString>
			break;
 80025ac:	e044      	b.n	8002638 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 80025ae:	2119      	movs	r1, #25
 80025b0:	2002      	movs	r0, #2
 80025b2:	f000 fd39 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 80025b6:	4b25      	ldr	r3, [pc, #148]	@ (800264c <display_FactoryResetPage+0x110>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	9200      	str	r2, [sp, #0]
 80025bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025be:	4826      	ldr	r0, [pc, #152]	@ (8002658 <display_FactoryResetPage+0x11c>)
 80025c0:	f000 fd0c 	bl	8002fdc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80025c4:	2128      	movs	r1, #40	@ 0x28
 80025c6:	2002      	movs	r0, #2
 80025c8:	f000 fd2e 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 80025cc:	4b1f      	ldr	r3, [pc, #124]	@ (800264c <display_FactoryResetPage+0x110>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	9200      	str	r2, [sp, #0]
 80025d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025d4:	4821      	ldr	r0, [pc, #132]	@ (800265c <display_FactoryResetPage+0x120>)
 80025d6:	f000 fd01 	bl	8002fdc <ssd1306_WriteString>
			break;
 80025da:	e02d      	b.n	8002638 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 80025dc:	2119      	movs	r1, #25
 80025de:	2002      	movs	r0, #2
 80025e0:	f000 fd22 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 80025e4:	4b19      	ldr	r3, [pc, #100]	@ (800264c <display_FactoryResetPage+0x110>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	9200      	str	r2, [sp, #0]
 80025ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025ec:	481c      	ldr	r0, [pc, #112]	@ (8002660 <display_FactoryResetPage+0x124>)
 80025ee:	f000 fcf5 	bl	8002fdc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80025f2:	2128      	movs	r1, #40	@ 0x28
 80025f4:	2002      	movs	r0, #2
 80025f6:	f000 fd17 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 80025fa:	4b14      	ldr	r3, [pc, #80]	@ (800264c <display_FactoryResetPage+0x110>)
 80025fc:	2201      	movs	r2, #1
 80025fe:	9200      	str	r2, [sp, #0]
 8002600:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002602:	4816      	ldr	r0, [pc, #88]	@ (800265c <display_FactoryResetPage+0x120>)
 8002604:	f000 fcea 	bl	8002fdc <ssd1306_WriteString>
			break;
 8002608:	e016      	b.n	8002638 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 800260a:	2119      	movs	r1, #25
 800260c:	2002      	movs	r0, #2
 800260e:	f000 fd0b 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8002612:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <display_FactoryResetPage+0x110>)
 8002614:	2201      	movs	r2, #1
 8002616:	9200      	str	r2, [sp, #0]
 8002618:	cb0e      	ldmia	r3, {r1, r2, r3}
 800261a:	4812      	ldr	r0, [pc, #72]	@ (8002664 <display_FactoryResetPage+0x128>)
 800261c:	f000 fcde 	bl	8002fdc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002620:	2128      	movs	r1, #40	@ 0x28
 8002622:	2002      	movs	r0, #2
 8002624:	f000 fd00 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002628:	4b08      	ldr	r3, [pc, #32]	@ (800264c <display_FactoryResetPage+0x110>)
 800262a:	2201      	movs	r2, #1
 800262c:	9200      	str	r2, [sp, #0]
 800262e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002630:	480a      	ldr	r0, [pc, #40]	@ (800265c <display_FactoryResetPage+0x120>)
 8002632:	f000 fcd3 	bl	8002fdc <ssd1306_WriteString>
			break;
 8002636:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002638:	f000 fbc2 	bl	8002dc0 <ssd1306_UpdateScreen>
}
 800263c:	bf00      	nop
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	0801ddbc 	.word	0x0801ddbc
 8002648:	0801bf08 	.word	0x0801bf08
 800264c:	0801dda4 	.word	0x0801dda4
 8002650:	0801bf10 	.word	0x0801bf10
 8002654:	0801bf24 	.word	0x0801bf24
 8002658:	0801bf34 	.word	0x0801bf34
 800265c:	0801bccc 	.word	0x0801bccc
 8002660:	0801bf48 	.word	0x0801bf48
 8002664:	0801bf5c 	.word	0x0801bf5c

08002668 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800266e:	2000      	movs	r0, #0
 8002670:	f000 fb8e 	bl	8002d90 <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 8002674:	2100      	movs	r1, #0
 8002676:	2005      	movs	r0, #5
 8002678:	f000 fcd6 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 800267c:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <display_EmergencyStop+0x58>)
 800267e:	2201      	movs	r2, #1
 8002680:	9200      	str	r2, [sp, #0]
 8002682:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002684:	480f      	ldr	r0, [pc, #60]	@ (80026c4 <display_EmergencyStop+0x5c>)
 8002686:	f000 fca9 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 800268a:	2119      	movs	r1, #25
 800268c:	2002      	movs	r0, #2
 800268e:	f000 fccb 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 8002692:	4b0d      	ldr	r3, [pc, #52]	@ (80026c8 <display_EmergencyStop+0x60>)
 8002694:	2201      	movs	r2, #1
 8002696:	9200      	str	r2, [sp, #0]
 8002698:	cb0e      	ldmia	r3, {r1, r2, r3}
 800269a:	480c      	ldr	r0, [pc, #48]	@ (80026cc <display_EmergencyStop+0x64>)
 800269c:	f000 fc9e 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 80026a0:	2128      	movs	r1, #40	@ 0x28
 80026a2:	2002      	movs	r0, #2
 80026a4:	f000 fcc0 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 80026a8:	4b07      	ldr	r3, [pc, #28]	@ (80026c8 <display_EmergencyStop+0x60>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	9200      	str	r2, [sp, #0]
 80026ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026b0:	4807      	ldr	r0, [pc, #28]	@ (80026d0 <display_EmergencyStop+0x68>)
 80026b2:	f000 fc93 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80026b6:	f000 fb83 	bl	8002dc0 <ssd1306_UpdateScreen>
}
 80026ba:	bf00      	nop
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	0801ddbc 	.word	0x0801ddbc
 80026c4:	0801bf70 	.word	0x0801bf70
 80026c8:	0801dda4 	.word	0x0801dda4
 80026cc:	0801bf7c 	.word	0x0801bf7c
 80026d0:	0801bf94 	.word	0x0801bf94

080026d4 <display_dfu>:

void display_dfu(void) {
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80026da:	2000      	movs	r0, #0
 80026dc:	f000 fb58 	bl	8002d90 <ssd1306_Fill>
	ssd1306_SetCursor(15, 10);
 80026e0:	210a      	movs	r1, #10
 80026e2:	200f      	movs	r0, #15
 80026e4:	f000 fca0 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("DFU Mode", Font_11x18, White);
 80026e8:	4b10      	ldr	r3, [pc, #64]	@ (800272c <display_dfu+0x58>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	9200      	str	r2, [sp, #0]
 80026ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026f0:	480f      	ldr	r0, [pc, #60]	@ (8002730 <display_dfu+0x5c>)
 80026f2:	f000 fc73 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_SetCursor(10, 35);
 80026f6:	2123      	movs	r1, #35	@ 0x23
 80026f8:	200a      	movs	r0, #10
 80026fa:	f000 fc95 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("Ready for upload", Font_6x8, White);
 80026fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002734 <display_dfu+0x60>)
 8002700:	2201      	movs	r2, #1
 8002702:	9200      	str	r2, [sp, #0]
 8002704:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002706:	480c      	ldr	r0, [pc, #48]	@ (8002738 <display_dfu+0x64>)
 8002708:	f000 fc68 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_SetCursor(30, 45);
 800270c:	212d      	movs	r1, #45	@ 0x2d
 800270e:	201e      	movs	r0, #30
 8002710:	f000 fc8a 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("over usb.", Font_6x8, White);
 8002714:	4b07      	ldr	r3, [pc, #28]	@ (8002734 <display_dfu+0x60>)
 8002716:	2201      	movs	r2, #1
 8002718:	9200      	str	r2, [sp, #0]
 800271a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800271c:	4807      	ldr	r0, [pc, #28]	@ (800273c <display_dfu+0x68>)
 800271e:	f000 fc5d 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002722:	f000 fb4d 	bl	8002dc0 <ssd1306_UpdateScreen>
}
 8002726:	bf00      	nop
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	0801ddbc 	.word	0x0801ddbc
 8002730:	0801bfa8 	.word	0x0801bfa8
 8002734:	0801dda4 	.word	0x0801dda4
 8002738:	0801bfb4 	.word	0x0801bfb4
 800273c:	0801bfc8 	.word	0x0801bfc8

08002740 <display_BtnPress>:

void display_BtnPress() {
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8002744:	4b09      	ldr	r3, [pc, #36]	@ (800276c <display_BtnPress+0x2c>)
 8002746:	881a      	ldrh	r2, [r3, #0]
 8002748:	4b09      	ldr	r3, [pc, #36]	@ (8002770 <display_BtnPress+0x30>)
 800274a:	881b      	ldrh	r3, [r3, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d103      	bne.n	8002758 <display_BtnPress+0x18>
		currentPage = 0;
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <display_BtnPress+0x2c>)
 8002752:	2200      	movs	r2, #0
 8002754:	801a      	strh	r2, [r3, #0]
 8002756:	e005      	b.n	8002764 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8002758:	4b04      	ldr	r3, [pc, #16]	@ (800276c <display_BtnPress+0x2c>)
 800275a:	881b      	ldrh	r3, [r3, #0]
 800275c:	3301      	adds	r3, #1
 800275e:	b29a      	uxth	r2, r3
 8002760:	4b02      	ldr	r3, [pc, #8]	@ (800276c <display_BtnPress+0x2c>)
 8002762:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8002764:	f7ff f8fc 	bl	8001960 <display_StatusPage>
}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000646 	.word	0x20000646
 8002770:	20000000 	.word	0x20000000

08002774 <display_setPage>:

void display_setPage(uint16_t page) {
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800277e:	4b07      	ldr	r3, [pc, #28]	@ (800279c <display_setPage+0x28>)
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	429a      	cmp	r2, r3
 8002786:	d803      	bhi.n	8002790 <display_setPage+0x1c>
	currentPage = page;
 8002788:	4a05      	ldr	r2, [pc, #20]	@ (80027a0 <display_setPage+0x2c>)
 800278a:	88fb      	ldrh	r3, [r7, #6]
 800278c:	8013      	strh	r3, [r2, #0]
 800278e:	e000      	b.n	8002792 <display_setPage+0x1e>
	if (page > endPage) return;
 8002790:	bf00      	nop
}
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr
 800279c:	20000000 	.word	0x20000000
 80027a0:	20000646 	.word	0x20000646

080027a4 <display_sd_status>:

void display_sd_status(SD_Status sd_status)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af02      	add	r7, sp, #8
 80027aa:	4603      	mov	r3, r0
 80027ac:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 80027ae:	2000      	movs	r0, #0
 80027b0:	f000 faee 	bl	8002d90 <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 80027b4:	2100      	movs	r1, #0
 80027b6:	2005      	movs	r0, #5
 80027b8:	f000 fc36 	bl	8003028 <ssd1306_SetCursor>
	ssd1306_WriteString("SD CARD", Font_11x18, White);
 80027bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002868 <display_sd_status+0xc4>)
 80027be:	2201      	movs	r2, #1
 80027c0:	9200      	str	r2, [sp, #0]
 80027c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027c4:	4829      	ldr	r0, [pc, #164]	@ (800286c <display_sd_status+0xc8>)
 80027c6:	f000 fc09 	bl	8002fdc <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 80027ca:	2119      	movs	r1, #25
 80027cc:	2002      	movs	r0, #2
 80027ce:	f000 fc2b 	bl	8003028 <ssd1306_SetCursor>

	switch (sd_status) {
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2b03      	cmp	r3, #3
 80027d6:	d02c      	beq.n	8002832 <display_sd_status+0x8e>
 80027d8:	2b03      	cmp	r3, #3
 80027da:	dc40      	bgt.n	800285e <display_sd_status+0xba>
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d002      	beq.n	80027e6 <display_sd_status+0x42>
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d013      	beq.n	800280c <display_sd_status+0x68>
			ssd1306_WriteString("SD Card Removed!", Font_6x8, White);
			ssd1306_SetCursor(2, 40);
			ssd1306_WriteString("Forced unmount.", Font_6x8, White);
			break;
		default:
			return;
 80027e4:	e03b      	b.n	800285e <display_sd_status+0xba>
			ssd1306_WriteString("SD Card Inserted", Font_6x8, White);
 80027e6:	4b22      	ldr	r3, [pc, #136]	@ (8002870 <display_sd_status+0xcc>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	9200      	str	r2, [sp, #0]
 80027ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027ee:	4821      	ldr	r0, [pc, #132]	@ (8002874 <display_sd_status+0xd0>)
 80027f0:	f000 fbf4 	bl	8002fdc <ssd1306_WriteString>
			ssd1306_SetCursor(2, 40);
 80027f4:	2128      	movs	r1, #40	@ 0x28
 80027f6:	2002      	movs	r0, #2
 80027f8:	f000 fc16 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Mounting failed!", Font_6x8, White);
 80027fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002870 <display_sd_status+0xcc>)
 80027fe:	2201      	movs	r2, #1
 8002800:	9200      	str	r2, [sp, #0]
 8002802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002804:	481c      	ldr	r0, [pc, #112]	@ (8002878 <display_sd_status+0xd4>)
 8002806:	f000 fbe9 	bl	8002fdc <ssd1306_WriteString>
			break;
 800280a:	e025      	b.n	8002858 <display_sd_status+0xb4>
			ssd1306_WriteString("SD Card Inserted", Font_6x8, White);
 800280c:	4b18      	ldr	r3, [pc, #96]	@ (8002870 <display_sd_status+0xcc>)
 800280e:	2201      	movs	r2, #1
 8002810:	9200      	str	r2, [sp, #0]
 8002812:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002814:	4817      	ldr	r0, [pc, #92]	@ (8002874 <display_sd_status+0xd0>)
 8002816:	f000 fbe1 	bl	8002fdc <ssd1306_WriteString>
			ssd1306_SetCursor(2, 40);
 800281a:	2128      	movs	r1, #40	@ 0x28
 800281c:	2002      	movs	r0, #2
 800281e:	f000 fc03 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Mount succeed.", Font_6x8, White);
 8002822:	4b13      	ldr	r3, [pc, #76]	@ (8002870 <display_sd_status+0xcc>)
 8002824:	2201      	movs	r2, #1
 8002826:	9200      	str	r2, [sp, #0]
 8002828:	cb0e      	ldmia	r3, {r1, r2, r3}
 800282a:	4814      	ldr	r0, [pc, #80]	@ (800287c <display_sd_status+0xd8>)
 800282c:	f000 fbd6 	bl	8002fdc <ssd1306_WriteString>
			break;
 8002830:	e012      	b.n	8002858 <display_sd_status+0xb4>
			ssd1306_WriteString("SD Card Removed!", Font_6x8, White);
 8002832:	4b0f      	ldr	r3, [pc, #60]	@ (8002870 <display_sd_status+0xcc>)
 8002834:	2201      	movs	r2, #1
 8002836:	9200      	str	r2, [sp, #0]
 8002838:	cb0e      	ldmia	r3, {r1, r2, r3}
 800283a:	4811      	ldr	r0, [pc, #68]	@ (8002880 <display_sd_status+0xdc>)
 800283c:	f000 fbce 	bl	8002fdc <ssd1306_WriteString>
			ssd1306_SetCursor(2, 40);
 8002840:	2128      	movs	r1, #40	@ 0x28
 8002842:	2002      	movs	r0, #2
 8002844:	f000 fbf0 	bl	8003028 <ssd1306_SetCursor>
			ssd1306_WriteString("Forced unmount.", Font_6x8, White);
 8002848:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <display_sd_status+0xcc>)
 800284a:	2201      	movs	r2, #1
 800284c:	9200      	str	r2, [sp, #0]
 800284e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002850:	480c      	ldr	r0, [pc, #48]	@ (8002884 <display_sd_status+0xe0>)
 8002852:	f000 fbc3 	bl	8002fdc <ssd1306_WriteString>
			break;
 8002856:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002858:	f000 fab2 	bl	8002dc0 <ssd1306_UpdateScreen>
 800285c:	e000      	b.n	8002860 <display_sd_status+0xbc>
			return;
 800285e:	bf00      	nop
}
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	0801ddbc 	.word	0x0801ddbc
 800286c:	0801bfd4 	.word	0x0801bfd4
 8002870:	0801dda4 	.word	0x0801dda4
 8002874:	0801bfdc 	.word	0x0801bfdc
 8002878:	0801bff0 	.word	0x0801bff0
 800287c:	0801c004 	.word	0x0801c004
 8002880:	0801c014 	.word	0x0801c014
 8002884:	0801c028 	.word	0x0801c028

08002888 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002888:	b580      	push	{r7, lr}
 800288a:	b08c      	sub	sp, #48	@ 0x30
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	6039      	str	r1, [r7, #0]
 8002892:	80fb      	strh	r3, [r7, #6]
 8002894:	4613      	mov	r3, r2
 8002896:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002898:	e04d      	b.n	8002936 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 800289a:	88fb      	ldrh	r3, [r7, #6]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	f003 031f 	and.w	r3, r3, #31
 80028a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 80028a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80028aa:	f1c3 0320 	rsb	r3, r3, #32
 80028ae:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 80028b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	88ba      	ldrh	r2, [r7, #4]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d202      	bcs.n	80028c4 <EEPROM_Write+0x3c>
 80028be:	88bb      	ldrh	r3, [r7, #4]
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	e001      	b.n	80028c8 <EEPROM_Write+0x40>
 80028c4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80028c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 80028cc:	88fb      	ldrh	r3, [r7, #6]
 80028ce:	0a1b      	lsrs	r3, r3, #8
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 80028d6:	88fb      	ldrh	r3, [r7, #6]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 80028dc:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80028e0:	f107 0308 	add.w	r3, r7, #8
 80028e4:	3302      	adds	r3, #2
 80028e6:	6839      	ldr	r1, [r7, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f017 f9a8 	bl	8019c3e <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 80028ee:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	3302      	adds	r3, #2
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	f107 0308 	add.w	r3, r7, #8
 80028fc:	4619      	mov	r1, r3
 80028fe:	20ae      	movs	r0, #174	@ 0xae
 8002900:	f000 f888 	bl	8002a14 <I2C_Transmit>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <EEPROM_Write+0x86>
			return false;
 800290a:	2300      	movs	r3, #0
 800290c:	e017      	b.n	800293e <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 800290e:	2005      	movs	r0, #5
 8002910:	f006 fd8c 	bl	800942c <HAL_Delay>

		memAddr += writeLen;
 8002914:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002918:	b29a      	uxth	r2, r3
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	4413      	add	r3, r2
 800291e:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8002920:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	4413      	add	r3, r2
 8002928:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 800292a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800292e:	b29b      	uxth	r3, r3
 8002930:	88ba      	ldrh	r2, [r7, #4]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002936:	88bb      	ldrh	r3, [r7, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1ae      	bne.n	800289a <EEPROM_Write+0x12>
	}

	return true;
 800293c:	2301      	movs	r3, #1
}
 800293e:	4618      	mov	r0, r3
 8002940:	3730      	adds	r7, #48	@ 0x30
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002946:	b580      	push	{r7, lr}
 8002948:	b084      	sub	sp, #16
 800294a:	af00      	add	r7, sp, #0
 800294c:	4603      	mov	r3, r0
 800294e:	6039      	str	r1, [r7, #0]
 8002950:	80fb      	strh	r3, [r7, #6]
 8002952:	4613      	mov	r3, r2
 8002954:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	0a1b      	lsrs	r3, r3, #8
 800295a:	b29b      	uxth	r3, r3
 800295c:	b2db      	uxtb	r3, r3
 800295e:	733b      	strb	r3, [r7, #12]
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002966:	f107 030c 	add.w	r3, r7, #12
 800296a:	2202      	movs	r2, #2
 800296c:	4619      	mov	r1, r3
 800296e:	20ae      	movs	r0, #174	@ 0xae
 8002970:	f000 f850 	bl	8002a14 <I2C_Transmit>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <EEPROM_Read+0x38>
		return false;
 800297a:	2300      	movs	r3, #0
 800297c:	e00b      	b.n	8002996 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800297e:	88bb      	ldrh	r3, [r7, #4]
 8002980:	461a      	mov	r2, r3
 8002982:	6839      	ldr	r1, [r7, #0]
 8002984:	20af      	movs	r0, #175	@ 0xaf
 8002986:	f000 f85f 	bl	8002a48 <I2C_Receive>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <EEPROM_Read+0x4e>
		return false;
 8002990:	2300      	movs	r3, #0
 8002992:	e000      	b.n	8002996 <EEPROM_Read+0x50>
	}

	return true;
 8002994:	2301      	movs	r3, #1
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	4603      	mov	r3, r0
 80029a6:	6039      	str	r1, [r7, #0]
 80029a8:	80fb      	strh	r3, [r7, #6]
 80029aa:	4613      	mov	r3, r2
 80029ac:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 80029ae:	88bb      	ldrh	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <EEPROM_WriteBlock+0x1a>
 80029b4:	2301      	movs	r3, #1
 80029b6:	e006      	b.n	80029c6 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 80029b8:	88ba      	ldrh	r2, [r7, #4]
 80029ba:	88fb      	ldrh	r3, [r7, #6]
 80029bc:	6839      	ldr	r1, [r7, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff62 	bl	8002888 <EEPROM_Write>
 80029c4:	4603      	mov	r3, r0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	4603      	mov	r3, r0
 80029d6:	6039      	str	r1, [r7, #0]
 80029d8:	80fb      	strh	r3, [r7, #6]
 80029da:	4613      	mov	r3, r2
 80029dc:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80029de:	88ba      	ldrh	r2, [r7, #4]
 80029e0:	88fb      	ldrh	r3, [r7, #6]
 80029e2:	6839      	ldr	r1, [r7, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ffae 	bl	8002946 <EEPROM_Read>
 80029ea:	4603      	mov	r3, r0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80029fc:	4a04      	ldr	r2, [pc, #16]	@ (8002a10 <I2C_Setup+0x1c>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6013      	str	r3, [r2, #0]
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20000660 	.word	0x20000660

08002a14 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af02      	add	r7, sp, #8
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	6039      	str	r1, [r7, #0]
 8002a1e:	80fb      	strh	r3, [r7, #6]
 8002a20:	4613      	mov	r3, r2
 8002a22:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8002a24:	4b07      	ldr	r3, [pc, #28]	@ (8002a44 <I2C_Transmit+0x30>)
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	88bb      	ldrh	r3, [r7, #4]
 8002a2a:	88f9      	ldrh	r1, [r7, #6]
 8002a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a30:	9200      	str	r2, [sp, #0]
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	f009 fa52 	bl	800bedc <HAL_I2C_Master_Transmit>
 8002a38:	4603      	mov	r3, r0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000660 	.word	0x20000660

08002a48 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	4603      	mov	r3, r0
 8002a50:	6039      	str	r1, [r7, #0]
 8002a52:	80fb      	strh	r3, [r7, #6]
 8002a54:	4613      	mov	r3, r2
 8002a56:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002a58:	4b07      	ldr	r3, [pc, #28]	@ (8002a78 <I2C_Receive+0x30>)
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	88bb      	ldrh	r3, [r7, #4]
 8002a5e:	88f9      	ldrh	r1, [r7, #6]
 8002a60:	f04f 32ff 	mov.w	r2, #4294967295
 8002a64:	9200      	str	r2, [sp, #0]
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	f009 fb50 	bl	800c10c <HAL_I2C_Master_Receive>
 8002a6c:	4603      	mov	r3, r0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000660 	.word	0x20000660

08002a7c <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08e      	sub	sp, #56	@ 0x38
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	4608      	mov	r0, r1
 8002a86:	4611      	mov	r1, r2
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	817b      	strh	r3, [r7, #10]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	727b      	strb	r3, [r7, #9]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002a96:	897b      	ldrh	r3, [r7, #10]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	f107 0109 	add.w	r1, r7, #9
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ffb6 	bl	8002a14 <I2C_Transmit>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002aae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00d      	beq.n	8002ad2 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 8002ab6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002aba:	f107 0014 	add.w	r0, r7, #20
 8002abe:	4a17      	ldr	r2, [pc, #92]	@ (8002b1c <I2C_Read+0xa0>)
 8002ac0:	2120      	movs	r1, #32
 8002ac2:	f016 ff87 	bl	80199d4 <sniprintf>
		usb_serial_println(msg);
 8002ac6:	f107 0314 	add.w	r3, r7, #20
 8002aca:	4618      	mov	r0, r3
 8002acc:	f003 f96c 	bl	8005da8 <usb_serial_println>
 8002ad0:	e020      	b.n	8002b14 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002ad2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	b21b      	sxth	r3, r3
 8002ada:	f043 0301 	orr.w	r3, r3, #1
 8002ade:	b21b      	sxth	r3, r3
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	88fa      	ldrh	r2, [r7, #6]
 8002ae4:	68f9      	ldr	r1, [r7, #12]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff ffae 	bl	8002a48 <I2C_Receive>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002af2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00c      	beq.n	8002b14 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002afa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002afe:	f107 0014 	add.w	r0, r7, #20
 8002b02:	4a07      	ldr	r2, [pc, #28]	@ (8002b20 <I2C_Read+0xa4>)
 8002b04:	2120      	movs	r1, #32
 8002b06:	f016 ff65 	bl	80199d4 <sniprintf>
		usb_serial_println(msg);
 8002b0a:	f107 0314 	add.w	r3, r7, #20
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f003 f94a 	bl	8005da8 <usb_serial_println>
		return;
	}
#endif
}
 8002b14:	3738      	adds	r7, #56	@ 0x38
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	0801c038 	.word	0x0801c038
 8002b20:	0801c050 	.word	0x0801c050

08002b24 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	460a      	mov	r2, r1
 8002b2e:	71fb      	strb	r3, [r7, #7]
 8002b30:	4613      	mov	r3, r2
 8002b32:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002b38:	88bb      	ldrh	r3, [r7, #4]
 8002b3a:	0a1b      	lsrs	r3, r3, #8
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8002b42:	88bb      	ldrh	r3, [r7, #4]
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002b48:	f107 030c 	add.w	r3, r7, #12
 8002b4c:	2203      	movs	r2, #3
 8002b4e:	4619      	mov	r1, r3
 8002b50:	2080      	movs	r0, #128	@ 0x80
 8002b52:	f7ff ff5f 	bl	8002a14 <I2C_Transmit>
}
 8002b56:	bf00      	nop
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b084      	sub	sp, #16
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	4603      	mov	r3, r0
 8002b66:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002b68:	79fa      	ldrb	r2, [r7, #7]
 8002b6a:	f107 000c 	add.w	r0, r7, #12
 8002b6e:	2302      	movs	r3, #2
 8002b70:	2140      	movs	r1, #64	@ 0x40
 8002b72:	f7ff ff83 	bl	8002a7c <I2C_Read>
    return (data[0] << 8) | data[1];
 8002b76:	7b3b      	ldrb	r3, [r7, #12]
 8002b78:	b21b      	sxth	r3, r3
 8002b7a:	021b      	lsls	r3, r3, #8
 8002b7c:	b21a      	sxth	r2, r3
 8002b7e:	7b7b      	ldrb	r3, [r7, #13]
 8002b80:	b21b      	sxth	r3, r3
 8002b82:	4313      	orrs	r3, r2
 8002b84:	b21b      	sxth	r3, r3
 8002b86:	b29b      	uxth	r3, r3
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002b98:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc4 <INA226_Init+0x34>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4610      	mov	r0, r2
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	2354      	movs	r3, #84	@ 0x54
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f017 f84b 	bl	8019c3e <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002ba8:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002bac:	2000      	movs	r0, #0
 8002bae:	f7ff ffb9 	bl	8002b24 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8002bb2:	f240 1155 	movw	r1, #341	@ 0x155
 8002bb6:	2005      	movs	r0, #5
 8002bb8:	f7ff ffb4 	bl	8002b24 <INA226_WriteRegister>
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000664 	.word	0x20000664

08002bc8 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002bd0:	2002      	movs	r0, #2
 8002bd2:	f7ff ffc4 	bl	8002b5e <INA226_ReadRegister>
 8002bd6:	4603      	mov	r3, r0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002be4:	2000      	movs	r0, #0
 8002be6:	f7ff ffef 	bl	8002bc8 <INA226_ReadBusVoltageRaw>
 8002bea:	4603      	mov	r3, r0
 8002bec:	ee07 3a90 	vmov	s15, r3
 8002bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bf4:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002c04 <INA226_ReadBusVoltage+0x24>
 8002bf8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002bfc:	eeb0 0a67 	vmov.f32	s0, s15
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	3aa3d70a 	.word	0x3aa3d70a

08002c08 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002c10:	2004      	movs	r0, #4
 8002c12:	f7ff ffa4 	bl	8002b5e <INA226_ReadRegister>
 8002c16:	4603      	mov	r3, r0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002c24:	2000      	movs	r0, #0
 8002c26:	f7ff ffef 	bl	8002c08 <INA226_ReadCurrentRaw>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	ee07 3a90 	vmov	s15, r3
 8002c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c34:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002c44 <INA226_ReadCurrent+0x24>
 8002c38:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	391d4952 	.word	0x391d4952

08002c48 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
	...

08002c58 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af04      	add	r7, sp, #16
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295
 8002c66:	9302      	str	r3, [sp, #8]
 8002c68:	2301      	movs	r3, #1
 8002c6a:	9301      	str	r3, [sp, #4]
 8002c6c:	1dfb      	adds	r3, r7, #7
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	2301      	movs	r3, #1
 8002c72:	2200      	movs	r2, #0
 8002c74:	2178      	movs	r1, #120	@ 0x78
 8002c76:	4803      	ldr	r0, [pc, #12]	@ (8002c84 <ssd1306_WriteCommand+0x2c>)
 8002c78:	f009 fb3e 	bl	800c2f8 <HAL_I2C_Mem_Write>
}
 8002c7c:	bf00      	nop
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	200011b4 	.word	0x200011b4

08002c88 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af04      	add	r7, sp, #16
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	f04f 32ff 	mov.w	r2, #4294967295
 8002c9a:	9202      	str	r2, [sp, #8]
 8002c9c:	9301      	str	r3, [sp, #4]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	2240      	movs	r2, #64	@ 0x40
 8002ca6:	2178      	movs	r1, #120	@ 0x78
 8002ca8:	4803      	ldr	r0, [pc, #12]	@ (8002cb8 <ssd1306_WriteData+0x30>)
 8002caa:	f009 fb25 	bl	800c2f8 <HAL_I2C_Mem_Write>
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200011b4 	.word	0x200011b4

08002cbc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002cc0:	f7ff ffc2 	bl	8002c48 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002cc4:	2064      	movs	r0, #100	@ 0x64
 8002cc6:	f006 fbb1 	bl	800942c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002cca:	2000      	movs	r0, #0
 8002ccc:	f000 fad2 	bl	8003274 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002cd0:	2020      	movs	r0, #32
 8002cd2:	f7ff ffc1 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f7ff ffbe 	bl	8002c58 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002cdc:	20b0      	movs	r0, #176	@ 0xb0
 8002cde:	f7ff ffbb 	bl	8002c58 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002ce2:	20c8      	movs	r0, #200	@ 0xc8
 8002ce4:	f7ff ffb8 	bl	8002c58 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002ce8:	2000      	movs	r0, #0
 8002cea:	f7ff ffb5 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002cee:	2010      	movs	r0, #16
 8002cf0:	f7ff ffb2 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002cf4:	2040      	movs	r0, #64	@ 0x40
 8002cf6:	f7ff ffaf 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002cfa:	20ff      	movs	r0, #255	@ 0xff
 8002cfc:	f000 faa6 	bl	800324c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002d00:	20a1      	movs	r0, #161	@ 0xa1
 8002d02:	f7ff ffa9 	bl	8002c58 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002d06:	20a6      	movs	r0, #166	@ 0xa6
 8002d08:	f7ff ffa6 	bl	8002c58 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002d0c:	20a8      	movs	r0, #168	@ 0xa8
 8002d0e:	f7ff ffa3 	bl	8002c58 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002d12:	203f      	movs	r0, #63	@ 0x3f
 8002d14:	f7ff ffa0 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002d18:	20a4      	movs	r0, #164	@ 0xa4
 8002d1a:	f7ff ff9d 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002d1e:	20d3      	movs	r0, #211	@ 0xd3
 8002d20:	f7ff ff9a 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002d24:	2000      	movs	r0, #0
 8002d26:	f7ff ff97 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002d2a:	20d5      	movs	r0, #213	@ 0xd5
 8002d2c:	f7ff ff94 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002d30:	20f0      	movs	r0, #240	@ 0xf0
 8002d32:	f7ff ff91 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002d36:	20d9      	movs	r0, #217	@ 0xd9
 8002d38:	f7ff ff8e 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002d3c:	2022      	movs	r0, #34	@ 0x22
 8002d3e:	f7ff ff8b 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002d42:	20da      	movs	r0, #218	@ 0xda
 8002d44:	f7ff ff88 	bl	8002c58 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002d48:	2012      	movs	r0, #18
 8002d4a:	f7ff ff85 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002d4e:	20db      	movs	r0, #219	@ 0xdb
 8002d50:	f7ff ff82 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002d54:	2020      	movs	r0, #32
 8002d56:	f7ff ff7f 	bl	8002c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002d5a:	208d      	movs	r0, #141	@ 0x8d
 8002d5c:	f7ff ff7c 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002d60:	2014      	movs	r0, #20
 8002d62:	f7ff ff79 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002d66:	2001      	movs	r0, #1
 8002d68:	f000 fa84 	bl	8003274 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f000 f80f 	bl	8002d90 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002d72:	f000 f825 	bl	8002dc0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002d76:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <ssd1306_Init+0xd0>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002d7c:	4b03      	ldr	r3, [pc, #12]	@ (8002d8c <ssd1306_Init+0xd0>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002d82:	4b02      	ldr	r3, [pc, #8]	@ (8002d8c <ssd1306_Init+0xd0>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	711a      	strb	r2, [r3, #4]
}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000ab8 	.word	0x20000ab8

08002d90 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <ssd1306_Fill+0x14>
 8002da0:	2300      	movs	r3, #0
 8002da2:	e000      	b.n	8002da6 <ssd1306_Fill+0x16>
 8002da4:	23ff      	movs	r3, #255	@ 0xff
 8002da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002daa:	4619      	mov	r1, r3
 8002dac:	4803      	ldr	r0, [pc, #12]	@ (8002dbc <ssd1306_Fill+0x2c>)
 8002dae:	f016 fec6 	bl	8019b3e <memset>
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	200006b8 	.word	0x200006b8

08002dc0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	71fb      	strb	r3, [r7, #7]
 8002dca:	e016      	b.n	8002dfa <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	3b50      	subs	r3, #80	@ 0x50
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff ff40 	bl	8002c58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002dd8:	2000      	movs	r0, #0
 8002dda:	f7ff ff3d 	bl	8002c58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002dde:	2010      	movs	r0, #16
 8002de0:	f7ff ff3a 	bl	8002c58 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	01db      	lsls	r3, r3, #7
 8002de8:	4a08      	ldr	r2, [pc, #32]	@ (8002e0c <ssd1306_UpdateScreen+0x4c>)
 8002dea:	4413      	add	r3, r2
 8002dec:	2180      	movs	r1, #128	@ 0x80
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff ff4a 	bl	8002c88 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	3301      	adds	r3, #1
 8002df8:	71fb      	strb	r3, [r7, #7]
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	2b07      	cmp	r3, #7
 8002dfe:	d9e5      	bls.n	8002dcc <ssd1306_UpdateScreen+0xc>
    }
}
 8002e00:	bf00      	nop
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	200006b8 	.word	0x200006b8

08002e10 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	71bb      	strb	r3, [r7, #6]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	db3d      	blt.n	8002ea6 <ssd1306_DrawPixel+0x96>
 8002e2a:	79bb      	ldrb	r3, [r7, #6]
 8002e2c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e2e:	d83a      	bhi.n	8002ea6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002e30:	797b      	ldrb	r3, [r7, #5]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d11a      	bne.n	8002e6c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002e36:	79fa      	ldrb	r2, [r7, #7]
 8002e38:	79bb      	ldrb	r3, [r7, #6]
 8002e3a:	08db      	lsrs	r3, r3, #3
 8002e3c:	b2d8      	uxtb	r0, r3
 8002e3e:	4603      	mov	r3, r0
 8002e40:	01db      	lsls	r3, r3, #7
 8002e42:	4413      	add	r3, r2
 8002e44:	4a1b      	ldr	r2, [pc, #108]	@ (8002eb4 <ssd1306_DrawPixel+0xa4>)
 8002e46:	5cd3      	ldrb	r3, [r2, r3]
 8002e48:	b25a      	sxtb	r2, r3
 8002e4a:	79bb      	ldrb	r3, [r7, #6]
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	2101      	movs	r1, #1
 8002e52:	fa01 f303 	lsl.w	r3, r1, r3
 8002e56:	b25b      	sxtb	r3, r3
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	b259      	sxtb	r1, r3
 8002e5c:	79fa      	ldrb	r2, [r7, #7]
 8002e5e:	4603      	mov	r3, r0
 8002e60:	01db      	lsls	r3, r3, #7
 8002e62:	4413      	add	r3, r2
 8002e64:	b2c9      	uxtb	r1, r1
 8002e66:	4a13      	ldr	r2, [pc, #76]	@ (8002eb4 <ssd1306_DrawPixel+0xa4>)
 8002e68:	54d1      	strb	r1, [r2, r3]
 8002e6a:	e01d      	b.n	8002ea8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002e6c:	79fa      	ldrb	r2, [r7, #7]
 8002e6e:	79bb      	ldrb	r3, [r7, #6]
 8002e70:	08db      	lsrs	r3, r3, #3
 8002e72:	b2d8      	uxtb	r0, r3
 8002e74:	4603      	mov	r3, r0
 8002e76:	01db      	lsls	r3, r3, #7
 8002e78:	4413      	add	r3, r2
 8002e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002eb4 <ssd1306_DrawPixel+0xa4>)
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	b25a      	sxtb	r2, r3
 8002e80:	79bb      	ldrb	r3, [r7, #6]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	2101      	movs	r1, #1
 8002e88:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8c:	b25b      	sxtb	r3, r3
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	b25b      	sxtb	r3, r3
 8002e92:	4013      	ands	r3, r2
 8002e94:	b259      	sxtb	r1, r3
 8002e96:	79fa      	ldrb	r2, [r7, #7]
 8002e98:	4603      	mov	r3, r0
 8002e9a:	01db      	lsls	r3, r3, #7
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b2c9      	uxtb	r1, r1
 8002ea0:	4a04      	ldr	r2, [pc, #16]	@ (8002eb4 <ssd1306_DrawPixel+0xa4>)
 8002ea2:	54d1      	strb	r1, [r2, r3]
 8002ea4:	e000      	b.n	8002ea8 <ssd1306_DrawPixel+0x98>
        return;
 8002ea6:	bf00      	nop
    }
}
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	200006b8 	.word	0x200006b8

08002eb8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b089      	sub	sp, #36	@ 0x24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	4638      	mov	r0, r7
 8002ec2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002ec6:	4623      	mov	r3, r4
 8002ec8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
 8002ecc:	2b1f      	cmp	r3, #31
 8002ece:	d902      	bls.n	8002ed6 <ssd1306_WriteChar+0x1e>
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
 8002ed2:	2b7e      	cmp	r3, #126	@ 0x7e
 8002ed4:	d901      	bls.n	8002eda <ssd1306_WriteChar+0x22>
        return 0;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e079      	b.n	8002fce <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d005      	beq.n	8002eec <ssd1306_WriteChar+0x34>
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
 8002ee4:	3b20      	subs	r3, #32
 8002ee6:	4413      	add	r3, r2
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	e000      	b.n	8002eee <ssd1306_WriteChar+0x36>
 8002eec:	783b      	ldrb	r3, [r7, #0]
 8002eee:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002ef0:	4b39      	ldr	r3, [pc, #228]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	7dfb      	ldrb	r3, [r7, #23]
 8002ef8:	4413      	add	r3, r2
 8002efa:	2b80      	cmp	r3, #128	@ 0x80
 8002efc:	dc06      	bgt.n	8002f0c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002efe:	4b36      	ldr	r3, [pc, #216]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002f00:	885b      	ldrh	r3, [r3, #2]
 8002f02:	461a      	mov	r2, r3
 8002f04:	787b      	ldrb	r3, [r7, #1]
 8002f06:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002f08:	2b40      	cmp	r3, #64	@ 0x40
 8002f0a:	dd01      	ble.n	8002f10 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e05e      	b.n	8002fce <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002f10:	2300      	movs	r3, #0
 8002f12:	61fb      	str	r3, [r7, #28]
 8002f14:	e04d      	b.n	8002fb2 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
 8002f1a:	3b20      	subs	r3, #32
 8002f1c:	7879      	ldrb	r1, [r7, #1]
 8002f1e:	fb01 f303 	mul.w	r3, r1, r3
 8002f22:	4619      	mov	r1, r3
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	440b      	add	r3, r1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002f30:	2300      	movs	r3, #0
 8002f32:	61bb      	str	r3, [r7, #24]
 8002f34:	e036      	b.n	8002fa4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d013      	beq.n	8002f6e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002f46:	4b24      	ldr	r3, [pc, #144]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	b2da      	uxtb	r2, r3
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	4413      	add	r3, r2
 8002f52:	b2d8      	uxtb	r0, r3
 8002f54:	4b20      	ldr	r3, [pc, #128]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002f56:	885b      	ldrh	r3, [r3, #2]
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	4413      	add	r3, r2
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002f66:	4619      	mov	r1, r3
 8002f68:	f7ff ff52 	bl	8002e10 <ssd1306_DrawPixel>
 8002f6c:	e017      	b.n	8002f9e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	4413      	add	r3, r2
 8002f7a:	b2d8      	uxtb	r0, r3
 8002f7c:	4b16      	ldr	r3, [pc, #88]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002f7e:	885b      	ldrh	r3, [r3, #2]
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	4413      	add	r3, r2
 8002f88:	b2d9      	uxtb	r1, r3
 8002f8a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	bf0c      	ite	eq
 8002f92:	2301      	moveq	r3, #1
 8002f94:	2300      	movne	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	461a      	mov	r2, r3
 8002f9a:	f7ff ff39 	bl	8002e10 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	61bb      	str	r3, [r7, #24]
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d3c4      	bcc.n	8002f36 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	787b      	ldrb	r3, [r7, #1]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d3ac      	bcc.n	8002f16 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002fbc:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002fbe:	881a      	ldrh	r2, [r3, #0]
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	4b03      	ldr	r3, [pc, #12]	@ (8002fd8 <ssd1306_WriteChar+0x120>)
 8002fca:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3724      	adds	r7, #36	@ 0x24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd90      	pop	{r4, r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000ab8 	.word	0x20000ab8

08002fdc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	4638      	mov	r0, r7
 8002fe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002fea:	e013      	b.n	8003014 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	7818      	ldrb	r0, [r3, #0]
 8002ff0:	7e3b      	ldrb	r3, [r7, #24]
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	463b      	mov	r3, r7
 8002ff6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ff8:	f7ff ff5e 	bl	8002eb8 <ssd1306_WriteChar>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	461a      	mov	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d002      	beq.n	800300e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	e008      	b.n	8003020 <ssd1306_WriteString+0x44>
        }
        str++;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	3301      	adds	r3, #1
 8003012:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1e7      	bne.n	8002fec <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	781b      	ldrb	r3, [r3, #0]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	460a      	mov	r2, r1
 8003032:	71fb      	strb	r3, [r7, #7]
 8003034:	4613      	mov	r3, r2
 8003036:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	b29a      	uxth	r2, r3
 800303c:	4b05      	ldr	r3, [pc, #20]	@ (8003054 <ssd1306_SetCursor+0x2c>)
 800303e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003040:	79bb      	ldrb	r3, [r7, #6]
 8003042:	b29a      	uxth	r2, r3
 8003044:	4b03      	ldr	r3, [pc, #12]	@ (8003054 <ssd1306_SetCursor+0x2c>)
 8003046:	805a      	strh	r2, [r3, #2]
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	20000ab8 	.word	0x20000ab8

08003058 <ssd1306_DrawCircle>:
    ssd1306_Line(x,y,xp2,yp2,color);
    return;
}

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8003058:	b590      	push	{r4, r7, lr}
 800305a:	b087      	sub	sp, #28
 800305c:	af00      	add	r7, sp, #0
 800305e:	4604      	mov	r4, r0
 8003060:	4608      	mov	r0, r1
 8003062:	4611      	mov	r1, r2
 8003064:	461a      	mov	r2, r3
 8003066:	4623      	mov	r3, r4
 8003068:	71fb      	strb	r3, [r7, #7]
 800306a:	4603      	mov	r3, r0
 800306c:	71bb      	strb	r3, [r7, #6]
 800306e:	460b      	mov	r3, r1
 8003070:	717b      	strb	r3, [r7, #5]
 8003072:	4613      	mov	r3, r2
 8003074:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8003076:	797b      	ldrb	r3, [r7, #5]
 8003078:	425b      	negs	r3, r3
 800307a:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 800307c:	2300      	movs	r3, #0
 800307e:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 8003080:	797b      	ldrb	r3, [r7, #5]
 8003082:	f1c3 0301 	rsb	r3, r3, #1
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 800308a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308e:	2b00      	cmp	r3, #0
 8003090:	db65      	blt.n	800315e <ssd1306_DrawCircle+0x106>
 8003092:	79bb      	ldrb	r3, [r7, #6]
 8003094:	2b3f      	cmp	r3, #63	@ 0x3f
 8003096:	d862      	bhi.n	800315e <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	79fa      	ldrb	r2, [r7, #7]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	b2d8      	uxtb	r0, r3
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	79bb      	ldrb	r3, [r7, #6]
 80030a8:	4413      	add	r3, r2
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	793a      	ldrb	r2, [r7, #4]
 80030ae:	4619      	mov	r1, r3
 80030b0:	f7ff feae 	bl	8002e10 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	4413      	add	r3, r2
 80030bc:	b2d8      	uxtb	r0, r3
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	79bb      	ldrb	r3, [r7, #6]
 80030c4:	4413      	add	r3, r2
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	793a      	ldrb	r2, [r7, #4]
 80030ca:	4619      	mov	r1, r3
 80030cc:	f7ff fea0 	bl	8002e10 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	4413      	add	r3, r2
 80030d8:	b2d8      	uxtb	r0, r3
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	79ba      	ldrb	r2, [r7, #6]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	793a      	ldrb	r2, [r7, #4]
 80030e6:	4619      	mov	r1, r3
 80030e8:	f7ff fe92 	bl	8002e10 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	79fa      	ldrb	r2, [r7, #7]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	b2d8      	uxtb	r0, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	79ba      	ldrb	r2, [r7, #6]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	793a      	ldrb	r2, [r7, #4]
 8003102:	4619      	mov	r1, r3
 8003104:	f7ff fe84 	bl	8002e10 <ssd1306_DrawPixel>
        e2 = err;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	429a      	cmp	r2, r3
 8003112:	dc13      	bgt.n	800313c <ssd1306_DrawCircle+0xe4>
            y++;
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	3301      	adds	r3, #1
 8003118:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	3301      	adds	r3, #1
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	4413      	add	r3, r2
 8003124:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	425b      	negs	r3, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	429a      	cmp	r2, r3
 800312e:	d105      	bne.n	800313c <ssd1306_DrawCircle+0xe4>
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	429a      	cmp	r2, r3
 8003136:	dc01      	bgt.n	800313c <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 800313c:	68ba      	ldr	r2, [r7, #8]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	429a      	cmp	r2, r3
 8003142:	dd08      	ble.n	8003156 <ssd1306_DrawCircle+0xfe>
            x++;
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	3301      	adds	r3, #1
 8003148:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	3301      	adds	r3, #1
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	4413      	add	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2b00      	cmp	r3, #0
 800315a:	dd9d      	ble.n	8003098 <ssd1306_DrawCircle+0x40>

    return;
 800315c:	e000      	b.n	8003160 <ssd1306_DrawCircle+0x108>
        return;
 800315e:	bf00      	nop
}
 8003160:	371c      	adds	r7, #28
 8003162:	46bd      	mov	sp, r7
 8003164:	bd90      	pop	{r4, r7, pc}

08003166 <ssd1306_FillCircle>:

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8003166:	b590      	push	{r4, r7, lr}
 8003168:	b089      	sub	sp, #36	@ 0x24
 800316a:	af00      	add	r7, sp, #0
 800316c:	4604      	mov	r4, r0
 800316e:	4608      	mov	r0, r1
 8003170:	4611      	mov	r1, r2
 8003172:	461a      	mov	r2, r3
 8003174:	4623      	mov	r3, r4
 8003176:	71fb      	strb	r3, [r7, #7]
 8003178:	4603      	mov	r3, r0
 800317a:	71bb      	strb	r3, [r7, #6]
 800317c:	460b      	mov	r3, r1
 800317e:	717b      	strb	r3, [r7, #5]
 8003180:	4613      	mov	r3, r2
 8003182:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8003184:	797b      	ldrb	r3, [r7, #5]
 8003186:	425b      	negs	r3, r3
 8003188:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 800318e:	797b      	ldrb	r3, [r7, #5]
 8003190:	f1c3 0301 	rsb	r3, r3, #1
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8003198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319c:	2b00      	cmp	r3, #0
 800319e:	db51      	blt.n	8003244 <ssd1306_FillCircle+0xde>
 80031a0:	79bb      	ldrb	r3, [r7, #6]
 80031a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80031a4:	d84e      	bhi.n	8003244 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	79bb      	ldrb	r3, [r7, #6]
 80031ac:	4413      	add	r3, r2
 80031ae:	73fb      	strb	r3, [r7, #15]
 80031b0:	e017      	b.n	80031e2 <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	79fa      	ldrb	r2, [r7, #7]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	73bb      	strb	r3, [r7, #14]
 80031bc:	e008      	b.n	80031d0 <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 80031be:	793a      	ldrb	r2, [r7, #4]
 80031c0:	7bf9      	ldrb	r1, [r7, #15]
 80031c2:	7bbb      	ldrb	r3, [r7, #14]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fe23 	bl	8002e10 <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 80031ca:	7bbb      	ldrb	r3, [r7, #14]
 80031cc:	3b01      	subs	r3, #1
 80031ce:	73bb      	strb	r3, [r7, #14]
 80031d0:	7bba      	ldrb	r2, [r7, #14]
 80031d2:	79f9      	ldrb	r1, [r7, #7]
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	440b      	add	r3, r1
 80031d8:	429a      	cmp	r2, r3
 80031da:	daf0      	bge.n	80031be <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
 80031de:	3b01      	subs	r3, #1
 80031e0:	73fb      	strb	r3, [r7, #15]
 80031e2:	7bfa      	ldrb	r2, [r7, #15]
 80031e4:	79b9      	ldrb	r1, [r7, #6]
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	1acb      	subs	r3, r1, r3
 80031ea:	429a      	cmp	r2, r3
 80031ec:	dae1      	bge.n	80031b2 <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	dc13      	bgt.n	8003222 <ssd1306_FillCircle+0xbc>
            y++;
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	3301      	adds	r3, #1
 80031fe:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	3301      	adds	r3, #1
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4413      	add	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	425b      	negs	r3, r3
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	429a      	cmp	r2, r3
 8003214:	d105      	bne.n	8003222 <ssd1306_FillCircle+0xbc>
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	429a      	cmp	r2, r3
 800321c:	dc01      	bgt.n	8003222 <ssd1306_FillCircle+0xbc>
                e2 = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	429a      	cmp	r2, r3
 8003228:	dd08      	ble.n	800323c <ssd1306_FillCircle+0xd6>
            x++;
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	3301      	adds	r3, #1
 800322e:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	3301      	adds	r3, #1
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	4413      	add	r3, r2
 800323a:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	2b00      	cmp	r3, #0
 8003240:	ddb1      	ble.n	80031a6 <ssd1306_FillCircle+0x40>

    return;
 8003242:	e000      	b.n	8003246 <ssd1306_FillCircle+0xe0>
        return;
 8003244:	bf00      	nop
}
 8003246:	3724      	adds	r7, #36	@ 0x24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd90      	pop	{r4, r7, pc}

0800324c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003256:	2381      	movs	r3, #129	@ 0x81
 8003258:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800325a:	7bfb      	ldrb	r3, [r7, #15]
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fcfb 	bl	8002c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff fcf7 	bl	8002c58 <ssd1306_WriteCommand>
}
 800326a:	bf00      	nop
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800327e:	79fb      	ldrb	r3, [r7, #7]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d005      	beq.n	8003290 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003284:	23af      	movs	r3, #175	@ 0xaf
 8003286:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003288:	4b08      	ldr	r3, [pc, #32]	@ (80032ac <ssd1306_SetDisplayOn+0x38>)
 800328a:	2201      	movs	r2, #1
 800328c:	715a      	strb	r2, [r3, #5]
 800328e:	e004      	b.n	800329a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003290:	23ae      	movs	r3, #174	@ 0xae
 8003292:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003294:	4b05      	ldr	r3, [pc, #20]	@ (80032ac <ssd1306_SetDisplayOn+0x38>)
 8003296:	2200      	movs	r2, #0
 8003298:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff fcdb 	bl	8002c58 <ssd1306_WriteCommand>
}
 80032a2:	bf00      	nop
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	20000ab8 	.word	0x20000ab8

080032b0 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80032ba:	4b23      	ldr	r3, [pc, #140]	@ (8003348 <io_coil_add_channel+0x98>)
 80032bc:	881b      	ldrh	r3, [r3, #0]
 80032be:	2b20      	cmp	r3, #32
 80032c0:	d101      	bne.n	80032c6 <io_coil_add_channel+0x16>
		return false;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e039      	b.n	800333a <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a20      	ldr	r2, [pc, #128]	@ (800334c <io_coil_add_channel+0x9c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d10b      	bne.n	80032e6 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80032ce:	4b20      	ldr	r3, [pc, #128]	@ (8003350 <io_coil_add_channel+0xa0>)
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d901      	bls.n	80032da <io_coil_add_channel+0x2a>
			return false;
 80032d6:	2300      	movs	r3, #0
 80032d8:	e02f      	b.n	800333a <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80032da:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <io_coil_add_channel+0xa0>)
 80032dc:	881b      	ldrh	r3, [r3, #0]
 80032de:	3301      	adds	r3, #1
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003350 <io_coil_add_channel+0xa0>)
 80032e4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80032e6:	4b18      	ldr	r3, [pc, #96]	@ (8003348 <io_coil_add_channel+0x98>)
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	4619      	mov	r1, r3
 80032ec:	4a19      	ldr	r2, [pc, #100]	@ (8003354 <io_coil_add_channel+0xa4>)
 80032ee:	460b      	mov	r3, r1
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	440b      	add	r3, r1
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 80032fc:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <io_coil_add_channel+0x98>)
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	4619      	mov	r1, r3
 8003302:	4a14      	ldr	r2, [pc, #80]	@ (8003354 <io_coil_add_channel+0xa4>)
 8003304:	460b      	mov	r3, r1
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	440b      	add	r3, r1
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	3304      	adds	r3, #4
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8003314:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <io_coil_add_channel+0x98>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	4619      	mov	r1, r3
 800331a:	4a0e      	ldr	r2, [pc, #56]	@ (8003354 <io_coil_add_channel+0xa4>)
 800331c:	460b      	mov	r3, r1
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	440b      	add	r3, r1
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	3308      	adds	r3, #8
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 800332c:	4b06      	ldr	r3, [pc, #24]	@ (8003348 <io_coil_add_channel+0x98>)
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	3301      	adds	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	4b04      	ldr	r3, [pc, #16]	@ (8003348 <io_coil_add_channel+0x98>)
 8003336:	801a      	strh	r2, [r3, #0]
	return true;
 8003338:	2301      	movs	r3, #1
}
 800333a:	4618      	mov	r0, r3
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	20000c40 	.word	0x20000c40
 800334c:	08003445 	.word	0x08003445
 8003350:	20000c42 	.word	0x20000c42
 8003354:	20000ac0 	.word	0x20000ac0

08003358 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8003362:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <io_coil_read+0x38>)
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	88fa      	ldrh	r2, [r7, #6]
 8003368:	429a      	cmp	r2, r3
 800336a:	d209      	bcs.n	8003380 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 800336c:	88fa      	ldrh	r2, [r7, #6]
 800336e:	4909      	ldr	r1, [pc, #36]	@ (8003394 <io_coil_read+0x3c>)
 8003370:	4613      	mov	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	4413      	add	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	3308      	adds	r3, #8
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	e000      	b.n	8003382 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	20000c40 	.word	0x20000c40
 8003394:	20000ac0 	.word	0x20000ac0

08003398 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8003398:	b590      	push	{r4, r7, lr}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	460a      	mov	r2, r1
 80033a2:	80fb      	strh	r3, [r7, #6]
 80033a4:	4613      	mov	r3, r2
 80033a6:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80033a8:	4b19      	ldr	r3, [pc, #100]	@ (8003410 <io_coil_write+0x78>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	88fa      	ldrh	r2, [r7, #6]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d229      	bcs.n	8003406 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 80033b2:	88fa      	ldrh	r2, [r7, #6]
 80033b4:	4917      	ldr	r1, [pc, #92]	@ (8003414 <io_coil_write+0x7c>)
 80033b6:	4613      	mov	r3, r2
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	4413      	add	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d015      	beq.n	80033f2 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80033c6:	88fa      	ldrh	r2, [r7, #6]
 80033c8:	4912      	ldr	r1, [pc, #72]	@ (8003414 <io_coil_write+0x7c>)
 80033ca:	4613      	mov	r3, r2
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	4413      	add	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	681c      	ldr	r4, [r3, #0]
 80033d6:	88fa      	ldrh	r2, [r7, #6]
 80033d8:	490e      	ldr	r1, [pc, #56]	@ (8003414 <io_coil_write+0x7c>)
 80033da:	4613      	mov	r3, r2
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	4413      	add	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	440b      	add	r3, r1
 80033e4:	3304      	adds	r3, #4
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	797a      	ldrb	r2, [r7, #5]
 80033ea:	b292      	uxth	r2, r2
 80033ec:	4611      	mov	r1, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 80033f2:	88fa      	ldrh	r2, [r7, #6]
 80033f4:	4907      	ldr	r1, [pc, #28]	@ (8003414 <io_coil_write+0x7c>)
 80033f6:	4613      	mov	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	3308      	adds	r3, #8
 8003402:	797a      	ldrb	r2, [r7, #5]
 8003404:	701a      	strb	r2, [r3, #0]
	}
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	bd90      	pop	{r4, r7, pc}
 800340e:	bf00      	nop
 8003410:	20000c40 	.word	0x20000c40
 8003414:	20000ac0 	.word	0x20000ac0

08003418 <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 800341e:	2300      	movs	r3, #0
 8003420:	80fb      	strh	r3, [r7, #6]
 8003422:	e007      	b.n	8003434 <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8003424:	88fb      	ldrh	r3, [r7, #6]
 8003426:	2100      	movs	r1, #0
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff ffb5 	bl	8003398 <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 800342e:	88fb      	ldrh	r3, [r7, #6]
 8003430:	3301      	adds	r3, #1
 8003432:	80fb      	strh	r3, [r7, #6]
 8003434:	88fb      	ldrh	r3, [r7, #6]
 8003436:	2b1f      	cmp	r3, #31
 8003438:	d9f4      	bls.n	8003424 <io_coils_emergencystop+0xc>
	}
}
 800343a:	bf00      	nop
 800343c:	bf00      	nop
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	889b      	ldrh	r3, [r3, #4]
 800345c:	78fa      	ldrb	r2, [r7, #3]
 800345e:	4619      	mov	r1, r3
 8003460:	f008 fc88 	bl	800bd74 <HAL_GPIO_WritePin>
}
 8003464:	bf00      	nop
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a13      	ldr	r2, [pc, #76]	@ (80034c8 <io_discrete_in_add_channel+0x5c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d109      	bne.n	8003492 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 800347e:	4b13      	ldr	r3, [pc, #76]	@ (80034cc <io_discrete_in_add_channel+0x60>)
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	2b03      	cmp	r3, #3
 8003484:	d81a      	bhi.n	80034bc <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8003486:	4b11      	ldr	r3, [pc, #68]	@ (80034cc <io_discrete_in_add_channel+0x60>)
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	3301      	adds	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	4b0f      	ldr	r3, [pc, #60]	@ (80034cc <io_discrete_in_add_channel+0x60>)
 8003490:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8003492:	4b0f      	ldr	r3, [pc, #60]	@ (80034d0 <io_discrete_in_add_channel+0x64>)
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	4619      	mov	r1, r3
 8003498:	4a0e      	ldr	r2, [pc, #56]	@ (80034d4 <io_discrete_in_add_channel+0x68>)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 80034a0:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <io_discrete_in_add_channel+0x64>)
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	4a0b      	ldr	r2, [pc, #44]	@ (80034d4 <io_discrete_in_add_channel+0x68>)
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	4413      	add	r3, r2
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80034ae:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <io_discrete_in_add_channel+0x64>)
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	3301      	adds	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <io_discrete_in_add_channel+0x64>)
 80034b8:	801a      	strh	r2, [r3, #0]
 80034ba:	e000      	b.n	80034be <io_discrete_in_add_channel+0x52>
			return;
 80034bc:	bf00      	nop
}
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	08003519 	.word	0x08003519
 80034cc:	20000c66 	.word	0x20000c66
 80034d0:	20000c64 	.word	0x20000c64
 80034d4:	20000c44 	.word	0x20000c44

080034d8 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 80034e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003510 <io_discrete_in_read+0x38>)
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	88fa      	ldrh	r2, [r7, #6]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d20c      	bcs.n	8003506 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 80034ec:	88fb      	ldrh	r3, [r7, #6]
 80034ee:	4a09      	ldr	r2, [pc, #36]	@ (8003514 <io_discrete_in_read+0x3c>)
 80034f0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	4907      	ldr	r1, [pc, #28]	@ (8003514 <io_discrete_in_read+0x3c>)
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	440b      	add	r3, r1
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4618      	mov	r0, r3
 8003500:	4790      	blx	r2
 8003502:	4603      	mov	r3, r0
 8003504:	e000      	b.n	8003508 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20000c64 	.word	0x20000c64
 8003514:	20000c44 	.word	0x20000c44

08003518 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	889b      	ldrh	r3, [r3, #4]
 800352c:	4619      	mov	r1, r3
 800352e:	4610      	mov	r0, r2
 8003530:	f008 fc08 	bl	800bd44 <HAL_GPIO_ReadPin>
 8003534:	4603      	mov	r3, r0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 800354a:	4b07      	ldr	r3, [pc, #28]	@ (8003568 <io_discrete_in_check_channel+0x28>)
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	88fa      	ldrh	r2, [r7, #6]
 8003550:	429a      	cmp	r2, r3
 8003552:	d201      	bcs.n	8003558 <io_discrete_in_check_channel+0x18>
		return true;
 8003554:	2301      	movs	r3, #1
 8003556:	e000      	b.n	800355a <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	20000c64 	.word	0x20000c64

0800356c <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	460a      	mov	r2, r1
 8003576:	80fb      	strh	r3, [r7, #6]
 8003578:	4613      	mov	r3, r2
 800357a:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 800357c:	88fb      	ldrh	r3, [r7, #6]
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff ffde 	bl	8003540 <io_discrete_in_check_channel>
 8003584:	4603      	mov	r3, r0
 8003586:	f083 0301 	eor.w	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <emergencyStop_setInput+0x28>
 8003590:	2300      	movs	r3, #0
 8003592:	e00b      	b.n	80035ac <emergencyStop_setInput+0x40>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8003594:	4a07      	ldr	r2, [pc, #28]	@ (80035b4 <emergencyStop_setInput+0x48>)
 8003596:	88fb      	ldrh	r3, [r7, #6]
 8003598:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 800359a:	4a07      	ldr	r2, [pc, #28]	@ (80035b8 <emergencyStop_setInput+0x4c>)
 800359c:	797b      	ldrb	r3, [r7, #5]
 800359e:	7013      	strb	r3, [r2, #0]
	defined = true;
 80035a0:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <emergencyStop_setInput+0x50>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 80035a6:	f7fd fefd 	bl	80013a4 <automation_save_rules>

	return true;
 80035aa:	2301      	movs	r3, #1
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	20000c6a 	.word	0x20000c6a
 80035b8:	20000c6d 	.word	0x20000c6d
 80035bc:	20000c68 	.word	0x20000c68

080035c0 <emergencyStop_isDefined>:

bool emergencyStop_isDefined(void) {
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
	return defined;
 80035c4:	4b03      	ldr	r3, [pc, #12]	@ (80035d4 <emergencyStop_isDefined+0x14>)
 80035c6:	781b      	ldrb	r3, [r3, #0]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	20000c68 	.word	0x20000c68

080035d8 <emergencyStop_getChannel>:

uint16_t emergencyStop_getChannel(void) {
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
	return channel;
 80035dc:	4b03      	ldr	r3, [pc, #12]	@ (80035ec <emergencyStop_getChannel+0x14>)
 80035de:	881b      	ldrh	r3, [r3, #0]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	20000c6a 	.word	0x20000c6a

080035f0 <emergencyStop_getInputMode>:

Emergency_Stop_Input_Mode emergencyStop_getInputMode(void) {
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
	return inputMode;
 80035f4:	4b03      	ldr	r3, [pc, #12]	@ (8003604 <emergencyStop_getInputMode+0x14>)
 80035f6:	781b      	ldrb	r3, [r3, #0]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20000c6d 	.word	0x20000c6d

08003608 <emergencyStop_check>:

bool emergencyStop_check(void) {
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
	if (!defined) return false;
 800360c:	4b1a      	ldr	r3, [pc, #104]	@ (8003678 <emergencyStop_check+0x70>)
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	f083 0301 	eor.w	r3, r3, #1
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <emergencyStop_check+0x16>
 800361a:	2300      	movs	r3, #0
 800361c:	e029      	b.n	8003672 <emergencyStop_check+0x6a>
	if (latched) return true;
 800361e:	4b17      	ldr	r3, [pc, #92]	@ (800367c <emergencyStop_check+0x74>)
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <emergencyStop_check+0x22>
 8003626:	2301      	movs	r3, #1
 8003628:	e023      	b.n	8003672 <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 800362a:	4b15      	ldr	r3, [pc, #84]	@ (8003680 <emergencyStop_check+0x78>)
 800362c:	881b      	ldrh	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff ff52 	bl	80034d8 <io_discrete_in_read>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d003      	beq.n	8003642 <emergencyStop_check+0x3a>
 800363a:	4b12      	ldr	r3, [pc, #72]	@ (8003684 <emergencyStop_check+0x7c>)
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00b      	beq.n	800365a <emergencyStop_check+0x52>
 8003642:	4b0f      	ldr	r3, [pc, #60]	@ (8003680 <emergencyStop_check+0x78>)
 8003644:	881b      	ldrh	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff ff46 	bl	80034d8 <io_discrete_in_read>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10e      	bne.n	8003670 <emergencyStop_check+0x68>
 8003652:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <emergencyStop_check+0x7c>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d10a      	bne.n	8003670 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 800365a:	4b08      	ldr	r3, [pc, #32]	@ (800367c <emergencyStop_check+0x74>)
 800365c:	2201      	movs	r2, #1
 800365e:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 8003660:	f7ff f802 	bl	8002668 <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 8003664:	f7ff fed8 	bl	8003418 <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 8003668:	f000 f9e4 	bl	8003a34 <io_holding_reg_emergencystop>

		return true;
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <emergencyStop_check+0x6a>
	}

	return false;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	20000c68 	.word	0x20000c68
 800367c:	20000c6c 	.word	0x20000c6c
 8003680:	20000c6a 	.word	0x20000c6a
 8003684:	20000c6d 	.word	0x20000c6d

08003688 <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	80fb      	strh	r3, [r7, #6]
				   sizeof(bool) + // defined
				   sizeof(uint16_t) + // channel
				   sizeof(Emergency_Stop_Input_Mode) // input mode
	];

	uint16_t offset = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	82fb      	strh	r3, [r7, #22]

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 8003696:	8afb      	ldrh	r3, [r7, #22]
 8003698:	f107 0210 	add.w	r2, r7, #16
 800369c:	4413      	add	r3, r2
 800369e:	4a26      	ldr	r2, [pc, #152]	@ (8003738 <emergencyStop_save+0xb0>)
 80036a0:	7812      	ldrb	r2, [r2, #0]
 80036a2:	701a      	strb	r2, [r3, #0]
	offset += sizeof(defined);
 80036a4:	8afb      	ldrh	r3, [r7, #22]
 80036a6:	3301      	adds	r3, #1
 80036a8:	82fb      	strh	r3, [r7, #22]

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 80036aa:	8afb      	ldrh	r3, [r7, #22]
 80036ac:	f107 0210 	add.w	r2, r7, #16
 80036b0:	4413      	add	r3, r2
 80036b2:	4a22      	ldr	r2, [pc, #136]	@ (800373c <emergencyStop_save+0xb4>)
 80036b4:	8812      	ldrh	r2, [r2, #0]
 80036b6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(channel);
 80036b8:	8afb      	ldrh	r3, [r7, #22]
 80036ba:	3302      	adds	r3, #2
 80036bc:	82fb      	strh	r3, [r7, #22]

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 80036be:	8afb      	ldrh	r3, [r7, #22]
 80036c0:	f107 0210 	add.w	r2, r7, #16
 80036c4:	4413      	add	r3, r2
 80036c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003740 <emergencyStop_save+0xb8>)
 80036c8:	7812      	ldrb	r2, [r2, #0]
 80036ca:	701a      	strb	r2, [r3, #0]
	offset += sizeof(inputMode);
 80036cc:	8afb      	ldrh	r3, [r7, #22]
 80036ce:	3301      	adds	r3, #1
 80036d0:	82fb      	strh	r3, [r7, #22]

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 80036d2:	8afa      	ldrh	r2, [r7, #22]
 80036d4:	f107 0110 	add.w	r1, r7, #16
 80036d8:	88fb      	ldrh	r3, [r7, #6]
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff f95f 	bl	800299e <EEPROM_WriteBlock>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f083 0301 	eor.w	r3, r3, #1
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <emergencyStop_save+0x68>
 80036ec:	2300      	movs	r3, #0
 80036ee:	e01f      	b.n	8003730 <emergencyStop_save+0xa8>
	baseAddress += offset;
 80036f0:	88fa      	ldrh	r2, [r7, #6]
 80036f2:	8afb      	ldrh	r3, [r7, #22]
 80036f4:	4413      	add	r3, r2
 80036f6:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80036f8:	8afa      	ldrh	r2, [r7, #22]
 80036fa:	f107 0310 	add.w	r3, r7, #16
 80036fe:	4611      	mov	r1, r2
 8003700:	4618      	mov	r0, r3
 8003702:	f003 fa51 	bl	8006ba8 <modbus_crc16>
 8003706:	4603      	mov	r3, r0
 8003708:	81fb      	strh	r3, [r7, #14]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 800370a:	f107 010e 	add.w	r1, r7, #14
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2202      	movs	r2, #2
 8003712:	4618      	mov	r0, r3
 8003714:	f7ff f943 	bl	800299e <EEPROM_WriteBlock>
 8003718:	4603      	mov	r3, r0
 800371a:	f083 0301 	eor.w	r3, r3, #1
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <emergencyStop_save+0xa0>
 8003724:	2300      	movs	r3, #0
 8003726:	e003      	b.n	8003730 <emergencyStop_save+0xa8>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	3302      	adds	r3, #2
 800372c:	80fb      	strh	r3, [r7, #6]

	return true; // no pass over required
 800372e:	2301      	movs	r3, #1
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000c68 	.word	0x20000c68
 800373c:	20000c6a 	.word	0x20000c6a
 8003740:	20000c6d 	.word	0x20000c6d

08003744 <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	71fb      	strb	r3, [r7, #7]
	defined = false;
 800374e:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <emergencyStop_clear+0x30>)
 8003750:	2200      	movs	r2, #0
 8003752:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	f083 0301 	eor.w	r3, r3, #1
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <emergencyStop_clear+0x24>
		return automation_save_rules();
 8003760:	f7fd fe20 	bl	80013a4 <automation_save_rules>
 8003764:	4603      	mov	r3, r0
 8003766:	e000      	b.n	800376a <emergencyStop_clear+0x26>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003768:	2301      	movs	r3, #1
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000c68 	.word	0x20000c68

08003778 <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 8003778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800377c:	b089      	sub	sp, #36	@ 0x24
 800377e:	af00      	add	r7, sp, #0
 8003780:	4603      	mov	r3, r0
 8003782:	80fb      	strh	r3, [r7, #6]
 8003784:	466b      	mov	r3, sp
 8003786:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(bool) + // defined
 8003788:	2304      	movs	r3, #4
 800378a:	83fb      	strh	r3, [r7, #30]
			   	   	   sizeof(uint16_t) + // channel
					   sizeof(Emergency_Stop_Input_Mode); // input mode

	uint8_t buffer[dataLen];
 800378c:	8bf9      	ldrh	r1, [r7, #30]
 800378e:	460b      	mov	r3, r1
 8003790:	3b01      	subs	r3, #1
 8003792:	61bb      	str	r3, [r7, #24]
 8003794:	b28b      	uxth	r3, r1
 8003796:	2200      	movs	r2, #0
 8003798:	4698      	mov	r8, r3
 800379a:	4691      	mov	r9, r2
 800379c:	f04f 0200 	mov.w	r2, #0
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037b0:	b28b      	uxth	r3, r1
 80037b2:	2200      	movs	r2, #0
 80037b4:	461c      	mov	r4, r3
 80037b6:	4615      	mov	r5, r2
 80037b8:	f04f 0200 	mov.w	r2, #0
 80037bc:	f04f 0300 	mov.w	r3, #0
 80037c0:	00eb      	lsls	r3, r5, #3
 80037c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037c6:	00e2      	lsls	r2, r4, #3
 80037c8:	460b      	mov	r3, r1
 80037ca:	3307      	adds	r3, #7
 80037cc:	08db      	lsrs	r3, r3, #3
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	ebad 0d03 	sub.w	sp, sp, r3
 80037d4:	466b      	mov	r3, sp
 80037d6:	3300      	adds	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]

	uint16_t offset = 0;
 80037da:	2300      	movs	r3, #0
 80037dc:	827b      	strh	r3, [r7, #18]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 80037de:	8bfa      	ldrh	r2, [r7, #30]
 80037e0:	88fb      	ldrh	r3, [r7, #6]
 80037e2:	6979      	ldr	r1, [r7, #20]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff f8f2 	bl	80029ce <EEPROM_LoadBlock>
 80037ea:	4603      	mov	r3, r0
 80037ec:	f083 0301 	eor.w	r3, r3, #1
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <emergencyStop_load+0x82>
		return false;
 80037f6:	2300      	movs	r3, #0
 80037f8:	e048      	b.n	800388c <emergencyStop_load+0x114>
	}

	// Read defined
	bool temp_defined;
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 80037fa:	8a7b      	ldrh	r3, [r7, #18]
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	4413      	add	r3, r2
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	73fb      	strb	r3, [r7, #15]
	offset += sizeof(temp_defined);
 8003804:	8a7b      	ldrh	r3, [r7, #18]
 8003806:	3301      	adds	r3, #1
 8003808:	827b      	strh	r3, [r7, #18]

	// Read channel
	uint16_t temp_channel;
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 800380a:	8a7b      	ldrh	r3, [r7, #18]
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	4413      	add	r3, r2
 8003810:	881b      	ldrh	r3, [r3, #0]
 8003812:	b29b      	uxth	r3, r3
 8003814:	81bb      	strh	r3, [r7, #12]
	offset += sizeof(temp_channel);
 8003816:	8a7b      	ldrh	r3, [r7, #18]
 8003818:	3302      	adds	r3, #2
 800381a:	827b      	strh	r3, [r7, #18]

	// Read input mode
	Emergency_Stop_Input_Mode temp_inputMode;
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 800381c:	8a7b      	ldrh	r3, [r7, #18]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	4413      	add	r3, r2
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	72fb      	strb	r3, [r7, #11]
	offset += sizeof(temp_inputMode);
 8003826:	8a7b      	ldrh	r3, [r7, #18]
 8003828:	3301      	adds	r3, #1
 800382a:	827b      	strh	r3, [r7, #18]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800382c:	88fa      	ldrh	r2, [r7, #6]
 800382e:	8a7b      	ldrh	r3, [r7, #18]
 8003830:	4413      	add	r3, r2
 8003832:	b29b      	uxth	r3, r3
 8003834:	f107 0108 	add.w	r1, r7, #8
 8003838:	2202      	movs	r2, #2
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff f8c7 	bl	80029ce <EEPROM_LoadBlock>
 8003840:	4603      	mov	r3, r0
 8003842:	f083 0301 	eor.w	r3, r3, #1
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d001      	beq.n	8003850 <emergencyStop_load+0xd8>
		return false;
 800384c:	2300      	movs	r3, #0
 800384e:	e01d      	b.n	800388c <emergencyStop_load+0x114>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003850:	8a7b      	ldrh	r3, [r7, #18]
 8003852:	4619      	mov	r1, r3
 8003854:	6978      	ldr	r0, [r7, #20]
 8003856:	f003 f9a7 	bl	8006ba8 <modbus_crc16>
 800385a:	4603      	mov	r3, r0
 800385c:	823b      	strh	r3, [r7, #16]
	if (computed_crc != stored_crc) {
 800385e:	893b      	ldrh	r3, [r7, #8]
 8003860:	8a3a      	ldrh	r2, [r7, #16]
 8003862:	429a      	cmp	r2, r3
 8003864:	d004      	beq.n	8003870 <emergencyStop_load+0xf8>
		defined = false;
 8003866:	4b0c      	ldr	r3, [pc, #48]	@ (8003898 <emergencyStop_load+0x120>)
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
		return false;
 800386c:	2300      	movs	r3, #0
 800386e:	e00d      	b.n	800388c <emergencyStop_load+0x114>
	}

	// All checks passed - commit to channels
	defined = temp_defined;
 8003870:	7bfa      	ldrb	r2, [r7, #15]
 8003872:	4b09      	ldr	r3, [pc, #36]	@ (8003898 <emergencyStop_load+0x120>)
 8003874:	701a      	strb	r2, [r3, #0]
	if (defined) {
 8003876:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <emergencyStop_load+0x120>)
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d005      	beq.n	800388a <emergencyStop_load+0x112>
		channel = temp_channel;
 800387e:	89ba      	ldrh	r2, [r7, #12]
 8003880:	4b06      	ldr	r3, [pc, #24]	@ (800389c <emergencyStop_load+0x124>)
 8003882:	801a      	strh	r2, [r3, #0]
		inputMode = temp_inputMode;
 8003884:	7afa      	ldrb	r2, [r7, #11]
 8003886:	4b06      	ldr	r3, [pc, #24]	@ (80038a0 <emergencyStop_load+0x128>)
 8003888:	701a      	strb	r2, [r3, #0]
	}

	return true;
 800388a:	2301      	movs	r3, #1
 800388c:	46b5      	mov	sp, r6
}
 800388e:	4618      	mov	r0, r3
 8003890:	3724      	adds	r7, #36	@ 0x24
 8003892:	46bd      	mov	sp, r7
 8003894:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003898:	20000c68 	.word	0x20000c68
 800389c:	20000c6a 	.word	0x20000c6a
 80038a0:	20000c6d 	.word	0x20000c6d

080038a4 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	4613      	mov	r3, r2
 80038b0:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 80038b2:	4b29      	ldr	r3, [pc, #164]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	d101      	bne.n	80038be <io_holding_reg_add_channel+0x1a>
		return false;
 80038ba:	2300      	movs	r3, #0
 80038bc:	e045      	b.n	800394a <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	4a26      	ldr	r2, [pc, #152]	@ (800395c <io_holding_reg_add_channel+0xb8>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d10b      	bne.n	80038de <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 80038c6:	4b26      	ldr	r3, [pc, #152]	@ (8003960 <io_holding_reg_add_channel+0xbc>)
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d901      	bls.n	80038d2 <io_holding_reg_add_channel+0x2e>
			return false;
 80038ce:	2300      	movs	r3, #0
 80038d0:	e03b      	b.n	800394a <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 80038d2:	4b23      	ldr	r3, [pc, #140]	@ (8003960 <io_holding_reg_add_channel+0xbc>)
 80038d4:	881b      	ldrh	r3, [r3, #0]
 80038d6:	3301      	adds	r3, #1
 80038d8:	b29a      	uxth	r2, r3
 80038da:	4b21      	ldr	r3, [pc, #132]	@ (8003960 <io_holding_reg_add_channel+0xbc>)
 80038dc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 80038de:	4b1e      	ldr	r3, [pc, #120]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	4619      	mov	r1, r3
 80038e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003964 <io_holding_reg_add_channel+0xc0>)
 80038e6:	460b      	mov	r3, r1
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	440b      	add	r3, r1
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 80038f4:	4b18      	ldr	r3, [pc, #96]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	4619      	mov	r1, r3
 80038fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003964 <io_holding_reg_add_channel+0xc0>)
 80038fc:	460b      	mov	r3, r1
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	440b      	add	r3, r1
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	3304      	adds	r3, #4
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 800390c:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	4619      	mov	r1, r3
 8003912:	4a14      	ldr	r2, [pc, #80]	@ (8003964 <io_holding_reg_add_channel+0xc0>)
 8003914:	460b      	mov	r3, r1
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	440b      	add	r3, r1
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	3308      	adds	r3, #8
 8003920:	2200      	movs	r2, #0
 8003922:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8003924:	4b0c      	ldr	r3, [pc, #48]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 8003926:	881b      	ldrh	r3, [r3, #0]
 8003928:	4619      	mov	r1, r3
 800392a:	4a0e      	ldr	r2, [pc, #56]	@ (8003964 <io_holding_reg_add_channel+0xc0>)
 800392c:	460b      	mov	r3, r1
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	440b      	add	r3, r1
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	330a      	adds	r3, #10
 8003938:	79fa      	ldrb	r2, [r7, #7]
 800393a:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 800393c:	4b06      	ldr	r3, [pc, #24]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 800393e:	881b      	ldrh	r3, [r3, #0]
 8003940:	3301      	adds	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <io_holding_reg_add_channel+0xb4>)
 8003946:	801a      	strh	r2, [r3, #0]
	return true;
 8003948:	2301      	movs	r3, #1
}
 800394a:	4618      	mov	r0, r3
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	20000df0 	.word	0x20000df0
 800395c:	08003a61 	.word	0x08003a61
 8003960:	20000df2 	.word	0x20000df2
 8003964:	20000c70 	.word	0x20000c70

08003968 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8003972:	4b0b      	ldr	r3, [pc, #44]	@ (80039a0 <io_holding_reg_read+0x38>)
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	88fa      	ldrh	r2, [r7, #6]
 8003978:	429a      	cmp	r2, r3
 800397a:	d209      	bcs.n	8003990 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 800397c:	88fa      	ldrh	r2, [r7, #6]
 800397e:	4909      	ldr	r1, [pc, #36]	@ (80039a4 <io_holding_reg_read+0x3c>)
 8003980:	4613      	mov	r3, r2
 8003982:	005b      	lsls	r3, r3, #1
 8003984:	4413      	add	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	3308      	adds	r3, #8
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	e000      	b.n	8003992 <io_holding_reg_read+0x2a>
	}
	return 0;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	20000df0 	.word	0x20000df0
 80039a4:	20000c70 	.word	0x20000c70

080039a8 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 80039a8:	b590      	push	{r4, r7, lr}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	460a      	mov	r2, r1
 80039b2:	80fb      	strh	r3, [r7, #6]
 80039b4:	4613      	mov	r3, r2
 80039b6:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 80039b8:	4b1c      	ldr	r3, [pc, #112]	@ (8003a2c <io_holding_reg_write+0x84>)
 80039ba:	881b      	ldrh	r3, [r3, #0]
 80039bc:	88fa      	ldrh	r2, [r7, #6]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d230      	bcs.n	8003a24 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 80039c2:	88fa      	ldrh	r2, [r7, #6]
 80039c4:	491a      	ldr	r1, [pc, #104]	@ (8003a30 <io_holding_reg_write+0x88>)
 80039c6:	4613      	mov	r3, r2
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	4413      	add	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	440b      	add	r3, r1
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d01c      	beq.n	8003a10 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 80039d6:	88fa      	ldrh	r2, [r7, #6]
 80039d8:	4915      	ldr	r1, [pc, #84]	@ (8003a30 <io_holding_reg_write+0x88>)
 80039da:	4613      	mov	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	681c      	ldr	r4, [r3, #0]
 80039e6:	88fa      	ldrh	r2, [r7, #6]
 80039e8:	4911      	ldr	r1, [pc, #68]	@ (8003a30 <io_holding_reg_write+0x88>)
 80039ea:	4613      	mov	r3, r2
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	4413      	add	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	3304      	adds	r3, #4
 80039f6:	6818      	ldr	r0, [r3, #0]
 80039f8:	88fa      	ldrh	r2, [r7, #6]
 80039fa:	490d      	ldr	r1, [pc, #52]	@ (8003a30 <io_holding_reg_write+0x88>)
 80039fc:	4613      	mov	r3, r2
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	4413      	add	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	440b      	add	r3, r1
 8003a06:	330a      	adds	r3, #10
 8003a08:	781a      	ldrb	r2, [r3, #0]
 8003a0a:	88bb      	ldrh	r3, [r7, #4]
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8003a10:	88fa      	ldrh	r2, [r7, #6]
 8003a12:	4907      	ldr	r1, [pc, #28]	@ (8003a30 <io_holding_reg_write+0x88>)
 8003a14:	4613      	mov	r3, r2
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	3308      	adds	r3, #8
 8003a20:	88ba      	ldrh	r2, [r7, #4]
 8003a22:	801a      	strh	r2, [r3, #0]
	}
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd90      	pop	{r4, r7, pc}
 8003a2c:	20000df0 	.word	0x20000df0
 8003a30:	20000c70 	.word	0x20000c70

08003a34 <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	80fb      	strh	r3, [r7, #6]
 8003a3e:	e007      	b.n	8003a50 <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 8003a40:	88fb      	ldrh	r3, [r7, #6]
 8003a42:	2100      	movs	r1, #0
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff ffaf 	bl	80039a8 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8003a4a:	88fb      	ldrh	r3, [r7, #6]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	80fb      	strh	r3, [r7, #6]
 8003a50:	88fb      	ldrh	r3, [r7, #6]
 8003a52:	2b1f      	cmp	r3, #31
 8003a54:	d9f4      	bls.n	8003a40 <io_holding_reg_emergencystop+0xc>
	}
}
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8003a70:	4b1a      	ldr	r3, [pc, #104]	@ (8003adc <dac_write_func+0x7c>)
 8003a72:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8003a74:	787b      	ldrb	r3, [r7, #1]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <dac_write_func+0x20>
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d00a      	beq.n	8003a94 <dac_write_func+0x34>
 8003a7e:	e01e      	b.n	8003abe <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8003a80:	887a      	ldrh	r2, [r7, #2]
 8003a82:	4613      	mov	r3, r2
 8003a84:	031b      	lsls	r3, r3, #12
 8003a86:	1a9b      	subs	r3, r3, r2
 8003a88:	4a15      	ldr	r2, [pc, #84]	@ (8003ae0 <dac_write_func+0x80>)
 8003a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8e:	0bdb      	lsrs	r3, r3, #15
 8003a90:	617b      	str	r3, [r7, #20]
				break;
 8003a92:	e014      	b.n	8003abe <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8003a94:	f240 3311 	movw	r3, #785	@ 0x311
 8003a98:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8003a9a:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8003a9e:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8003aa0:	89ba      	ldrh	r2, [r7, #12]
 8003aa2:	89fb      	ldrh	r3, [r7, #14]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8003aa8:	89fa      	ldrh	r2, [r7, #14]
 8003aaa:	887b      	ldrh	r3, [r7, #2]
 8003aac:	8979      	ldrh	r1, [r7, #10]
 8003aae:	fb01 f303 	mul.w	r3, r1, r3
 8003ab2:	490b      	ldr	r1, [pc, #44]	@ (8003ae0 <dac_write_func+0x80>)
 8003ab4:	fba1 1303 	umull	r1, r3, r1, r3
 8003ab8:	0bdb      	lsrs	r3, r3, #15
 8003aba:	4413      	add	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	6938      	ldr	r0, [r7, #16]
 8003ac6:	f007 faa1 	bl	800b00c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	6938      	ldr	r0, [r7, #16]
 8003ace:	f007 fa31 	bl	800af34 <HAL_DAC_Start>
#endif
}
 8003ad2:	bf00      	nop
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	200011a0 	.word	0x200011a0
 8003ae0:	80008001 	.word	0x80008001

08003ae4 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	460a      	mov	r2, r1
 8003aee:	80fb      	strh	r3, [r7, #6]
 8003af0:	4613      	mov	r3, r2
 8003af2:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8003af4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b24 <io_holding_reg_set_mode+0x40>)
 8003af6:	881b      	ldrh	r3, [r3, #0]
 8003af8:	88fa      	ldrh	r2, [r7, #6]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d20d      	bcs.n	8003b1a <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8003afe:	88fa      	ldrh	r2, [r7, #6]
 8003b00:	4909      	ldr	r1, [pc, #36]	@ (8003b28 <io_holding_reg_set_mode+0x44>)
 8003b02:	4613      	mov	r3, r2
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	330a      	adds	r3, #10
 8003b0e:	797a      	ldrb	r2, [r7, #5]
 8003b10:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8003b12:	f7fd fc47 	bl	80013a4 <automation_save_rules>
 8003b16:	4603      	mov	r3, r0
 8003b18:	e000      	b.n	8003b1c <io_holding_reg_set_mode+0x38>
	}
	return false;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	20000df0 	.word	0x20000df0
 8003b28:	20000c70 	.word	0x20000c70

08003b2c <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	6039      	str	r1, [r7, #0]
 8003b36:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8003b38:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <io_holding_reg_get_mode+0x40>)
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	88fa      	ldrh	r2, [r7, #6]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d20c      	bcs.n	8003b5c <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8003b42:	88fa      	ldrh	r2, [r7, #6]
 8003b44:	490a      	ldr	r1, [pc, #40]	@ (8003b70 <io_holding_reg_get_mode+0x44>)
 8003b46:	4613      	mov	r3, r2
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	4413      	add	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	330a      	adds	r3, #10
 8003b52:	781a      	ldrb	r2, [r3, #0]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	701a      	strb	r2, [r3, #0]
		return true;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <io_holding_reg_get_mode+0x32>
	}
	return false;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	20000df0 	.word	0x20000df0
 8003b70:	20000c70 	.word	0x20000c70

08003b74 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8003b74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b78:	b089      	sub	sp, #36	@ 0x24
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	80fb      	strh	r3, [r7, #6]
 8003b80:	466b      	mov	r3, sp
 8003b82:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 8003b84:	2300      	movs	r3, #0
 8003b86:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003b88:	2300      	movs	r3, #0
 8003b8a:	83fb      	strh	r3, [r7, #30]
 8003b8c:	e011      	b.n	8003bb2 <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003b8e:	8bfa      	ldrh	r2, [r7, #30]
 8003b90:	4955      	ldr	r1, [pc, #340]	@ (8003ce8 <io_holding_reg_type_save+0x174>)
 8003b92:	4613      	mov	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	4413      	add	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	440b      	add	r3, r1
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a53      	ldr	r2, [pc, #332]	@ (8003cec <io_holding_reg_type_save+0x178>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d103      	bne.n	8003bac <io_holding_reg_type_save+0x38>
			count++;
 8003ba4:	89fb      	ldrh	r3, [r7, #14]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003bac:	8bfb      	ldrh	r3, [r7, #30]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	83fb      	strh	r3, [r7, #30]
 8003bb2:	4b4f      	ldr	r3, [pc, #316]	@ (8003cf0 <io_holding_reg_type_save+0x17c>)
 8003bb4:	881b      	ldrh	r3, [r3, #0]
 8003bb6:	8bfa      	ldrh	r2, [r7, #30]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d3e8      	bcc.n	8003b8e <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003bbc:	89fb      	ldrh	r3, [r7, #14]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <io_holding_reg_type_save+0x52>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e089      	b.n	8003cda <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8003bc6:	89fb      	ldrh	r3, [r7, #14]
 8003bc8:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003bca:	1c99      	adds	r1, r3, #2
 8003bcc:	460b      	mov	r3, r1
	uint8_t buffer[
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	4688      	mov	r8, r1
 8003bd6:	4699      	mov	r9, r3
 8003bd8:	f04f 0200 	mov.w	r2, #0
 8003bdc:	f04f 0300 	mov.w	r3, #0
 8003be0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003be4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003be8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bec:	2300      	movs	r3, #0
 8003bee:	460c      	mov	r4, r1
 8003bf0:	461d      	mov	r5, r3
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	f04f 0300 	mov.w	r3, #0
 8003bfa:	00eb      	lsls	r3, r5, #3
 8003bfc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c00:	00e2      	lsls	r2, r4, #3
 8003c02:	1dcb      	adds	r3, r1, #7
 8003c04:	08db      	lsrs	r3, r3, #3
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	ebad 0d03 	sub.w	sp, sp, r3
 8003c0c:	466b      	mov	r3, sp
 8003c0e:	3300      	adds	r3, #0
 8003c10:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 8003c12:	2300      	movs	r3, #0
 8003c14:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8003c16:	8bbb      	ldrh	r3, [r7, #28]
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	89fa      	ldrh	r2, [r7, #14]
 8003c1e:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003c20:	8bbb      	ldrh	r3, [r7, #28]
 8003c22:	3302      	adds	r3, #2
 8003c24:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003c26:	2300      	movs	r3, #0
 8003c28:	837b      	strh	r3, [r7, #26]
 8003c2a:	e021      	b.n	8003c70 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003c2c:	8b7a      	ldrh	r2, [r7, #26]
 8003c2e:	492e      	ldr	r1, [pc, #184]	@ (8003ce8 <io_holding_reg_type_save+0x174>)
 8003c30:	4613      	mov	r3, r2
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a2b      	ldr	r2, [pc, #172]	@ (8003cec <io_holding_reg_type_save+0x178>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d113      	bne.n	8003c6a <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003c42:	8b7b      	ldrh	r3, [r7, #26]
 8003c44:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8003c46:	8b7a      	ldrh	r2, [r7, #26]
 8003c48:	4927      	ldr	r1, [pc, #156]	@ (8003ce8 <io_holding_reg_type_save+0x174>)
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	440b      	add	r3, r1
 8003c54:	330a      	adds	r3, #10
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003c5a:	8bbb      	ldrh	r3, [r7, #28]
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	4413      	add	r3, r2
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003c64:	8bbb      	ldrh	r3, [r7, #28]
 8003c66:	3304      	adds	r3, #4
 8003c68:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003c6a:	8b7b      	ldrh	r3, [r7, #26]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	837b      	strh	r3, [r7, #26]
 8003c70:	4b1f      	ldr	r3, [pc, #124]	@ (8003cf0 <io_holding_reg_type_save+0x17c>)
 8003c72:	881b      	ldrh	r3, [r3, #0]
 8003c74:	8b7a      	ldrh	r2, [r7, #26]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d3d8      	bcc.n	8003c2c <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003c7a:	8bba      	ldrh	r2, [r7, #28]
 8003c7c:	88fb      	ldrh	r3, [r7, #6]
 8003c7e:	6939      	ldr	r1, [r7, #16]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe fe8c 	bl	800299e <EEPROM_WriteBlock>
 8003c86:	4603      	mov	r3, r0
 8003c88:	f083 0301 	eor.w	r3, r3, #1
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <io_holding_reg_type_save+0x122>
 8003c92:	2300      	movs	r3, #0
 8003c94:	e021      	b.n	8003cda <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 8003c96:	88fa      	ldrh	r2, [r7, #6]
 8003c98:	8bbb      	ldrh	r3, [r7, #28]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003c9e:	8bbb      	ldrh	r3, [r7, #28]
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	6938      	ldr	r0, [r7, #16]
 8003ca4:	f002 ff80 	bl	8006ba8 <modbus_crc16>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003cac:	f107 010c 	add.w	r1, r7, #12
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fe fe72 	bl	800299e <EEPROM_WriteBlock>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	f083 0301 	eor.w	r3, r3, #1
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <io_holding_reg_type_save+0x156>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e007      	b.n	8003cda <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8003cca:	88fb      	ldrh	r3, [r7, #6]
 8003ccc:	3302      	adds	r3, #2
 8003cce:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 8003cd0:	88fb      	ldrh	r3, [r7, #6]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 fa46 	bl	8004164 <io_input_reg_type_save>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	46b5      	mov	sp, r6
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3724      	adds	r7, #36	@ 0x24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ce6:	bf00      	nop
 8003ce8:	20000c70 	.word	0x20000c70
 8003cec:	08003a61 	.word	0x08003a61
 8003cf0:	20000df0 	.word	0x20000df0

08003cf4 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8003cf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003cf8:	b08b      	sub	sp, #44	@ 0x2c
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	80fb      	strh	r3, [r7, #6]
 8003d00:	466b      	mov	r3, sp
 8003d02:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8003d04:	230c      	movs	r3, #12
 8003d06:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 8003d08:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	623b      	str	r3, [r7, #32]
 8003d10:	b28b      	uxth	r3, r1
 8003d12:	2200      	movs	r2, #0
 8003d14:	4698      	mov	r8, r3
 8003d16:	4691      	mov	r9, r2
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d24:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d28:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d2c:	b28b      	uxth	r3, r1
 8003d2e:	2200      	movs	r2, #0
 8003d30:	461c      	mov	r4, r3
 8003d32:	4615      	mov	r5, r2
 8003d34:	f04f 0200 	mov.w	r2, #0
 8003d38:	f04f 0300 	mov.w	r3, #0
 8003d3c:	00eb      	lsls	r3, r5, #3
 8003d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d42:	00e2      	lsls	r2, r4, #3
 8003d44:	460b      	mov	r3, r1
 8003d46:	3307      	adds	r3, #7
 8003d48:	08db      	lsrs	r3, r3, #3
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	ebad 0d03 	sub.w	sp, sp, r3
 8003d50:	466b      	mov	r3, sp
 8003d52:	3300      	adds	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 8003d56:	2300      	movs	r3, #0
 8003d58:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003d5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d5c:	88fb      	ldrh	r3, [r7, #6]
 8003d5e:	69f9      	ldr	r1, [r7, #28]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe fe34 	bl	80029ce <EEPROM_LoadBlock>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f083 0301 	eor.w	r3, r3, #1
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <io_holding_reg_type_load+0x82>
		return false;
 8003d72:	2300      	movs	r3, #0
 8003d74:	e074      	b.n	8003e60 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003d76:	8b7b      	ldrh	r3, [r7, #26]
 8003d78:	69fa      	ldr	r2, [r7, #28]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 8003d82:	8abb      	ldrh	r3, [r7, #20]
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <io_holding_reg_type_load+0x98>
		return false;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	e069      	b.n	8003e60 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003d8c:	8b7b      	ldrh	r3, [r7, #26]
 8003d8e:	3302      	adds	r3, #2
 8003d90:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8003d92:	8b7b      	ldrh	r3, [r7, #26]
 8003d94:	69fa      	ldr	r2, [r7, #28]
 8003d96:	18d1      	adds	r1, r2, r3
 8003d98:	8abb      	ldrh	r3, [r7, #20]
 8003d9a:	009a      	lsls	r2, r3, #2
 8003d9c:	f107 030c 	add.w	r3, r7, #12
 8003da0:	4618      	mov	r0, r3
 8003da2:	f015 ff4c 	bl	8019c3e <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8003da6:	8abb      	ldrh	r3, [r7, #20]
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	8b7b      	ldrh	r3, [r7, #26]
 8003dae:	4413      	add	r3, r2
 8003db0:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003db2:	88fa      	ldrh	r2, [r7, #6]
 8003db4:	8b7b      	ldrh	r3, [r7, #26]
 8003db6:	4413      	add	r3, r2
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	f107 010a 	add.w	r1, r7, #10
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fe fe04 	bl	80029ce <EEPROM_LoadBlock>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	f083 0301 	eor.w	r3, r3, #1
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <io_holding_reg_type_load+0xe2>
		return false;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e044      	b.n	8003e60 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003dd6:	8b7b      	ldrh	r3, [r7, #26]
 8003dd8:	4619      	mov	r1, r3
 8003dda:	69f8      	ldr	r0, [r7, #28]
 8003ddc:	f002 fee4 	bl	8006ba8 <modbus_crc16>
 8003de0:	4603      	mov	r3, r0
 8003de2:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 8003de4:	897b      	ldrh	r3, [r7, #10]
 8003de6:	8b3a      	ldrh	r2, [r7, #24]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <io_holding_reg_type_load+0xfc>
		return false;
 8003dec:	2300      	movs	r3, #0
 8003dee:	e037      	b.n	8003e60 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003df0:	2300      	movs	r3, #0
 8003df2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003df4:	e024      	b.n	8003e40 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003df6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	3328      	adds	r3, #40	@ 0x28
 8003dfc:	443b      	add	r3, r7
 8003dfe:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8003e02:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 8003e04:	8afa      	ldrh	r2, [r7, #22]
 8003e06:	4919      	ldr	r1, [pc, #100]	@ (8003e6c <io_holding_reg_type_load+0x178>)
 8003e08:	4613      	mov	r3, r2
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	4413      	add	r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a16      	ldr	r2, [pc, #88]	@ (8003e70 <io_holding_reg_type_load+0x17c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d10f      	bne.n	8003e3a <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 8003e1a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003e1c:	8afa      	ldrh	r2, [r7, #22]
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	3328      	adds	r3, #40	@ 0x28
 8003e22:	443b      	add	r3, r7
 8003e24:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8003e28:	4910      	ldr	r1, [pc, #64]	@ (8003e6c <io_holding_reg_type_load+0x178>)
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	4413      	add	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	330a      	adds	r3, #10
 8003e36:	4602      	mov	r2, r0
 8003e38:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003e3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003e40:	8abb      	ldrh	r3, [r7, #20]
 8003e42:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d3d6      	bcc.n	8003df6 <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 8003e48:	88fa      	ldrh	r2, [r7, #6]
 8003e4a:	8b7b      	ldrh	r3, [r7, #26]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	3302      	adds	r3, #2
 8003e54:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 8003e56:	88fb      	ldrh	r3, [r7, #6]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fa7d 	bl	8004358 <io_input_reg_type_load>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	46b5      	mov	sp, r6
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	372c      	adds	r7, #44	@ 0x2c
 8003e66:	46bd      	mov	sp, r7
 8003e68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e6c:	20000c70 	.word	0x20000c70
 8003e70:	08003a61 	.word	0x08003a61

08003e74 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003e7e:	2300      	movs	r3, #0
 8003e80:	81fb      	strh	r3, [r7, #14]
 8003e82:	e017      	b.n	8003eb4 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003e84:	89fa      	ldrh	r2, [r7, #14]
 8003e86:	4915      	ldr	r1, [pc, #84]	@ (8003edc <io_holding_reg_type_clear+0x68>)
 8003e88:	4613      	mov	r3, r2
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	440b      	add	r3, r1
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a12      	ldr	r2, [pc, #72]	@ (8003ee0 <io_holding_reg_type_clear+0x6c>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d109      	bne.n	8003eae <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003e9a:	89fa      	ldrh	r2, [r7, #14]
 8003e9c:	490f      	ldr	r1, [pc, #60]	@ (8003edc <io_holding_reg_type_clear+0x68>)
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	4413      	add	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	330a      	adds	r3, #10
 8003eaa:	2200      	movs	r2, #0
 8003eac:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003eae:	89fb      	ldrh	r3, [r7, #14]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	81fb      	strh	r3, [r7, #14]
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <io_holding_reg_type_clear+0x70>)
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	89fa      	ldrh	r2, [r7, #14]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d3e2      	bcc.n	8003e84 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	f083 0301 	eor.w	r3, r3, #1
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 8003eca:	f7fd fa6b 	bl	80013a4 <automation_save_rules>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	e000      	b.n	8003ed4 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003ed2:	2301      	movs	r3, #1
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	20000c70 	.word	0x20000c70
 8003ee0:	08003a61 	.word	0x08003a61
 8003ee4:	20000df0 	.word	0x20000df0

08003ee8 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8003f74 <io_input_reg_add_channel+0x8c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d109      	bne.n	8003f12 <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8003efe:	4b1e      	ldr	r3, [pc, #120]	@ (8003f78 <io_input_reg_add_channel+0x90>)
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d82f      	bhi.n	8003f66 <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8003f06:	4b1c      	ldr	r3, [pc, #112]	@ (8003f78 <io_input_reg_add_channel+0x90>)
 8003f08:	881b      	ldrh	r3, [r3, #0]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003f78 <io_input_reg_add_channel+0x90>)
 8003f10:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8003f12:	4b1a      	ldr	r3, [pc, #104]	@ (8003f7c <io_input_reg_add_channel+0x94>)
 8003f14:	881b      	ldrh	r3, [r3, #0]
 8003f16:	4619      	mov	r1, r3
 8003f18:	4a19      	ldr	r2, [pc, #100]	@ (8003f80 <io_input_reg_add_channel+0x98>)
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	440b      	add	r3, r1
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4413      	add	r3, r2
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8003f28:	4b14      	ldr	r3, [pc, #80]	@ (8003f7c <io_input_reg_add_channel+0x94>)
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4a14      	ldr	r2, [pc, #80]	@ (8003f80 <io_input_reg_add_channel+0x98>)
 8003f30:	460b      	mov	r3, r1
 8003f32:	005b      	lsls	r3, r3, #1
 8003f34:	440b      	add	r3, r1
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4413      	add	r3, r2
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8003f40:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <io_input_reg_add_channel+0x94>)
 8003f42:	881b      	ldrh	r3, [r3, #0]
 8003f44:	4619      	mov	r1, r3
 8003f46:	4a0e      	ldr	r2, [pc, #56]	@ (8003f80 <io_input_reg_add_channel+0x98>)
 8003f48:	460b      	mov	r3, r1
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	440b      	add	r3, r1
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	3308      	adds	r3, #8
 8003f54:	79fa      	ldrb	r2, [r7, #7]
 8003f56:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003f58:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <io_input_reg_add_channel+0x94>)
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	4b06      	ldr	r3, [pc, #24]	@ (8003f7c <io_input_reg_add_channel+0x94>)
 8003f62:	801a      	strh	r2, [r3, #0]
 8003f64:	e000      	b.n	8003f68 <io_input_reg_add_channel+0x80>
			return;
 8003f66:	bf00      	nop
}
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	08003fe9 	.word	0x08003fe9
 8003f78:	20000f76 	.word	0x20000f76
 8003f7c:	20000f74 	.word	0x20000f74
 8003f80:	20000df4 	.word	0x20000df4

08003f84 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8003f84:	b590      	push	{r4, r7, lr}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003f8e:	4b14      	ldr	r3, [pc, #80]	@ (8003fe0 <io_input_reg_read+0x5c>)
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	88fa      	ldrh	r2, [r7, #6]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d21d      	bcs.n	8003fd4 <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003f98:	88fa      	ldrh	r2, [r7, #6]
 8003f9a:	4912      	ldr	r1, [pc, #72]	@ (8003fe4 <io_input_reg_read+0x60>)
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	4413      	add	r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	681c      	ldr	r4, [r3, #0]
 8003fa8:	88fa      	ldrh	r2, [r7, #6]
 8003faa:	490e      	ldr	r1, [pc, #56]	@ (8003fe4 <io_input_reg_read+0x60>)
 8003fac:	4613      	mov	r3, r2
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	4413      	add	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	88fa      	ldrh	r2, [r7, #6]
 8003fbc:	4909      	ldr	r1, [pc, #36]	@ (8003fe4 <io_input_reg_read+0x60>)
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	3308      	adds	r3, #8
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	47a0      	blx	r4
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	e000      	b.n	8003fd6 <io_input_reg_read+0x52>
	}
	return 0;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd90      	pop	{r4, r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	20000f74 	.word	0x20000f74
 8003fe4:	20000df4 	.word	0x20000df4

08003fe8 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08e      	sub	sp, #56	@ 0x38
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8003ff4:	4b35      	ldr	r3, [pc, #212]	@ (80040cc <adc_read_func+0xe4>)
 8003ff6:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8003ff8:	4834      	ldr	r0, [pc, #208]	@ (80040cc <adc_read_func+0xe4>)
 8003ffa:	f005 fef3 	bl	8009de4 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8003ffe:	f107 030c 	add.w	r3, r7, #12
 8004002:	2220      	movs	r2, #32
 8004004:	2100      	movs	r1, #0
 8004006:	4618      	mov	r0, r3
 8004008:	f015 fd99 	bl	8019b3e <memset>
		sConfig.Channel = channel;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8004010:	2306      	movs	r3, #6
 8004012:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8004014:	2304      	movs	r3, #4
 8004016:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8004018:	237f      	movs	r3, #127	@ 0x7f
 800401a:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 800401c:	f107 030c 	add.w	r3, r7, #12
 8004020:	4619      	mov	r1, r3
 8004022:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004024:	f005 fff8 	bl	800a018 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8004028:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800402a:	f005 fe1f 	bl	8009c6c <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 800402e:	2164      	movs	r1, #100	@ 0x64
 8004030:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004032:	f005 ff0b 	bl	8009e4c <HAL_ADC_PollForConversion>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d13f      	bne.n	80040bc <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 800403c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800403e:	f005 ffdd 	bl	8009ffc <HAL_ADC_GetValue>
 8004042:	4603      	mov	r3, r0
 8004044:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 8004046:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004048:	f005 fecc 	bl	8009de4 <HAL_ADC_Stop>

			switch (mode) {
 800404c:	78fb      	ldrb	r3, [r7, #3]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d002      	beq.n	8004058 <adc_read_func+0x70>
 8004052:	2b01      	cmp	r3, #1
 8004054:	d00d      	beq.n	8004072 <adc_read_func+0x8a>
 8004056:	e02f      	b.n	80040b8 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8004058:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800405a:	4613      	mov	r3, r2
 800405c:	041b      	lsls	r3, r3, #16
 800405e:	1a9a      	subs	r2, r3, r2
 8004060:	4b1b      	ldr	r3, [pc, #108]	@ (80040d0 <adc_read_func+0xe8>)
 8004062:	fba3 1302 	umull	r1, r3, r3, r2
 8004066:	1ad2      	subs	r2, r2, r3
 8004068:	0852      	lsrs	r2, r2, #1
 800406a:	4413      	add	r3, r2
 800406c:	0adb      	lsrs	r3, r3, #11
 800406e:	b29b      	uxth	r3, r3
 8004070:	e028      	b.n	80040c4 <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 8004072:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8004076:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8004078:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 800407c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 800407e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8004080:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004082:	429a      	cmp	r2, r3
 8004084:	d801      	bhi.n	800408a <adc_read_func+0xa2>
 8004086:	2300      	movs	r3, #0
 8004088:	e01c      	b.n	80040c4 <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 800408a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800408c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800408e:	429a      	cmp	r2, r3
 8004090:	d302      	bcc.n	8004098 <adc_read_func+0xb0>
 8004092:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004096:	e015      	b.n	80040c4 <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8004098:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800409a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 80040a0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80040a2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	461a      	mov	r2, r3
 80040a8:	4613      	mov	r3, r2
 80040aa:	041b      	lsls	r3, r3, #16
 80040ac:	1a9a      	subs	r2, r3, r2
 80040ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	e005      	b.n	80040c4 <adc_read_func+0xdc>
				}

				default:
					return 0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	e003      	b.n	80040c4 <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 80040bc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80040be:	f005 fe91 	bl	8009de4 <HAL_ADC_Stop>
#endif
	return 0;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3738      	adds	r7, #56	@ 0x38
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20001134 	.word	0x20001134
 80040d0:	00100101 	.word	0x00100101

080040d4 <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	460a      	mov	r2, r1
 80040de:	80fb      	strh	r3, [r7, #6]
 80040e0:	4613      	mov	r3, r2
 80040e2:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 80040e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004114 <io_input_reg_set_mode+0x40>)
 80040e6:	881b      	ldrh	r3, [r3, #0]
 80040e8:	88fa      	ldrh	r2, [r7, #6]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d20d      	bcs.n	800410a <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 80040ee:	88fa      	ldrh	r2, [r7, #6]
 80040f0:	4909      	ldr	r1, [pc, #36]	@ (8004118 <io_input_reg_set_mode+0x44>)
 80040f2:	4613      	mov	r3, r2
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	3308      	adds	r3, #8
 80040fe:	797a      	ldrb	r2, [r7, #5]
 8004100:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8004102:	f7fd f94f 	bl	80013a4 <automation_save_rules>
 8004106:	4603      	mov	r3, r0
 8004108:	e000      	b.n	800410c <io_input_reg_set_mode+0x38>
	}
	return false;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	20000f74 	.word	0x20000f74
 8004118:	20000df4 	.word	0x20000df4

0800411c <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	6039      	str	r1, [r7, #0]
 8004126:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8004128:	4b0c      	ldr	r3, [pc, #48]	@ (800415c <io_input_reg_get_mode+0x40>)
 800412a:	881b      	ldrh	r3, [r3, #0]
 800412c:	88fa      	ldrh	r2, [r7, #6]
 800412e:	429a      	cmp	r2, r3
 8004130:	d20c      	bcs.n	800414c <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 8004132:	88fa      	ldrh	r2, [r7, #6]
 8004134:	490a      	ldr	r1, [pc, #40]	@ (8004160 <io_input_reg_get_mode+0x44>)
 8004136:	4613      	mov	r3, r2
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	4413      	add	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	440b      	add	r3, r1
 8004140:	3308      	adds	r3, #8
 8004142:	781a      	ldrb	r2, [r3, #0]
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	701a      	strb	r2, [r3, #0]
		return true;
 8004148:	2301      	movs	r3, #1
 800414a:	e000      	b.n	800414e <io_input_reg_get_mode+0x32>
	}
	return false;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	20000f74 	.word	0x20000f74
 8004160:	20000df4 	.word	0x20000df4

08004164 <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8004164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004168:	b089      	sub	sp, #36	@ 0x24
 800416a:	af00      	add	r7, sp, #0
 800416c:	4603      	mov	r3, r0
 800416e:	80fb      	strh	r3, [r7, #6]
 8004170:	466b      	mov	r3, sp
 8004172:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8004174:	2300      	movs	r3, #0
 8004176:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8004178:	2300      	movs	r3, #0
 800417a:	83fb      	strh	r3, [r7, #30]
 800417c:	e011      	b.n	80041a2 <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 800417e:	8bfa      	ldrh	r2, [r7, #30]
 8004180:	4955      	ldr	r1, [pc, #340]	@ (80042d8 <io_input_reg_type_save+0x174>)
 8004182:	4613      	mov	r3, r2
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a53      	ldr	r2, [pc, #332]	@ (80042dc <io_input_reg_type_save+0x178>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d103      	bne.n	800419c <io_input_reg_type_save+0x38>
			count++;
 8004194:	89fb      	ldrh	r3, [r7, #14]
 8004196:	3301      	adds	r3, #1
 8004198:	b29b      	uxth	r3, r3
 800419a:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 800419c:	8bfb      	ldrh	r3, [r7, #30]
 800419e:	3301      	adds	r3, #1
 80041a0:	83fb      	strh	r3, [r7, #30]
 80041a2:	4b4f      	ldr	r3, [pc, #316]	@ (80042e0 <io_input_reg_type_save+0x17c>)
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	8bfa      	ldrh	r2, [r7, #30]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d3e8      	bcc.n	800417e <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 80041ac:	89fb      	ldrh	r3, [r7, #14]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d101      	bne.n	80041b6 <io_input_reg_type_save+0x52>
 80041b2:	2301      	movs	r3, #1
 80041b4:	e089      	b.n	80042ca <io_input_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 80041b6:	89fb      	ldrh	r3, [r7, #14]
 80041b8:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 80041ba:	1c99      	adds	r1, r3, #2
 80041bc:	460b      	mov	r3, r1
	uint8_t buffer[
 80041be:	3b01      	subs	r3, #1
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	2300      	movs	r3, #0
 80041c4:	4688      	mov	r8, r1
 80041c6:	4699      	mov	r9, r3
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041dc:	2300      	movs	r3, #0
 80041de:	460c      	mov	r4, r1
 80041e0:	461d      	mov	r5, r3
 80041e2:	f04f 0200 	mov.w	r2, #0
 80041e6:	f04f 0300 	mov.w	r3, #0
 80041ea:	00eb      	lsls	r3, r5, #3
 80041ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041f0:	00e2      	lsls	r2, r4, #3
 80041f2:	1dcb      	adds	r3, r1, #7
 80041f4:	08db      	lsrs	r3, r3, #3
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	ebad 0d03 	sub.w	sp, sp, r3
 80041fc:	466b      	mov	r3, sp
 80041fe:	3300      	adds	r3, #0
 8004200:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 8004202:	2300      	movs	r3, #0
 8004204:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8004206:	8bbb      	ldrh	r3, [r7, #28]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4413      	add	r3, r2
 800420c:	89fa      	ldrh	r2, [r7, #14]
 800420e:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8004210:	8bbb      	ldrh	r3, [r7, #28]
 8004212:	3302      	adds	r3, #2
 8004214:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8004216:	2300      	movs	r3, #0
 8004218:	837b      	strh	r3, [r7, #26]
 800421a:	e021      	b.n	8004260 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 800421c:	8b7a      	ldrh	r2, [r7, #26]
 800421e:	492e      	ldr	r1, [pc, #184]	@ (80042d8 <io_input_reg_type_save+0x174>)
 8004220:	4613      	mov	r3, r2
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	4413      	add	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a2b      	ldr	r2, [pc, #172]	@ (80042dc <io_input_reg_type_save+0x178>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d113      	bne.n	800425a <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 8004232:	8b7b      	ldrh	r3, [r7, #26]
 8004234:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 8004236:	8b7a      	ldrh	r2, [r7, #26]
 8004238:	4927      	ldr	r1, [pc, #156]	@ (80042d8 <io_input_reg_type_save+0x174>)
 800423a:	4613      	mov	r3, r2
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	4413      	add	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	440b      	add	r3, r1
 8004244:	3308      	adds	r3, #8
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 800424a:	8bbb      	ldrh	r3, [r7, #28]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4413      	add	r3, r2
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8004254:	8bbb      	ldrh	r3, [r7, #28]
 8004256:	3304      	adds	r3, #4
 8004258:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 800425a:	8b7b      	ldrh	r3, [r7, #26]
 800425c:	3301      	adds	r3, #1
 800425e:	837b      	strh	r3, [r7, #26]
 8004260:	4b1f      	ldr	r3, [pc, #124]	@ (80042e0 <io_input_reg_type_save+0x17c>)
 8004262:	881b      	ldrh	r3, [r3, #0]
 8004264:	8b7a      	ldrh	r2, [r7, #26]
 8004266:	429a      	cmp	r2, r3
 8004268:	d3d8      	bcc.n	800421c <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800426a:	8bba      	ldrh	r2, [r7, #28]
 800426c:	88fb      	ldrh	r3, [r7, #6]
 800426e:	6939      	ldr	r1, [r7, #16]
 8004270:	4618      	mov	r0, r3
 8004272:	f7fe fb94 	bl	800299e <EEPROM_WriteBlock>
 8004276:	4603      	mov	r3, r0
 8004278:	f083 0301 	eor.w	r3, r3, #1
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <io_input_reg_type_save+0x122>
 8004282:	2300      	movs	r3, #0
 8004284:	e021      	b.n	80042ca <io_input_reg_type_save+0x166>
	baseAddress += offset;
 8004286:	88fa      	ldrh	r2, [r7, #6]
 8004288:	8bbb      	ldrh	r3, [r7, #28]
 800428a:	4413      	add	r3, r2
 800428c:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800428e:	8bbb      	ldrh	r3, [r7, #28]
 8004290:	4619      	mov	r1, r3
 8004292:	6938      	ldr	r0, [r7, #16]
 8004294:	f002 fc88 	bl	8006ba8 <modbus_crc16>
 8004298:	4603      	mov	r3, r0
 800429a:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 800429c:	f107 010c 	add.w	r1, r7, #12
 80042a0:	88fb      	ldrh	r3, [r7, #6]
 80042a2:	2202      	movs	r2, #2
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fe fb7a 	bl	800299e <EEPROM_WriteBlock>
 80042aa:	4603      	mov	r3, r0
 80042ac:	f083 0301 	eor.w	r3, r3, #1
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <io_input_reg_type_save+0x156>
 80042b6:	2300      	movs	r3, #0
 80042b8:	e007      	b.n	80042ca <io_input_reg_type_save+0x166>

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	3302      	adds	r3, #2
 80042be:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_save(baseAddress);
 80042c0:	88fb      	ldrh	r3, [r7, #6]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff f9e0 	bl	8003688 <emergencyStop_save>
 80042c8:	4603      	mov	r3, r0
 80042ca:	46b5      	mov	sp, r6
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3724      	adds	r7, #36	@ 0x24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80042d6:	bf00      	nop
 80042d8:	20000df4 	.word	0x20000df4
 80042dc:	08003fe9 	.word	0x08003fe9
 80042e0:	20000f74 	.word	0x20000f74

080042e4 <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	4603      	mov	r3, r0
 80042ec:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80042ee:	2300      	movs	r3, #0
 80042f0:	81fb      	strh	r3, [r7, #14]
 80042f2:	e017      	b.n	8004324 <io_input_reg_type_clear+0x40>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80042f4:	89fa      	ldrh	r2, [r7, #14]
 80042f6:	4915      	ldr	r1, [pc, #84]	@ (800434c <io_input_reg_type_clear+0x68>)
 80042f8:	4613      	mov	r3, r2
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a12      	ldr	r2, [pc, #72]	@ (8004350 <io_input_reg_type_clear+0x6c>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d109      	bne.n	800431e <io_input_reg_type_clear+0x3a>
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 800430a:	89fa      	ldrh	r2, [r7, #14]
 800430c:	490f      	ldr	r1, [pc, #60]	@ (800434c <io_input_reg_type_clear+0x68>)
 800430e:	4613      	mov	r3, r2
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	4413      	add	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	440b      	add	r3, r1
 8004318:	3308      	adds	r3, #8
 800431a:	2200      	movs	r2, #0
 800431c:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 800431e:	89fb      	ldrh	r3, [r7, #14]
 8004320:	3301      	adds	r3, #1
 8004322:	81fb      	strh	r3, [r7, #14]
 8004324:	4b0b      	ldr	r3, [pc, #44]	@ (8004354 <io_input_reg_type_clear+0x70>)
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	89fa      	ldrh	r2, [r7, #14]
 800432a:	429a      	cmp	r2, r3
 800432c:	d3e2      	bcc.n	80042f4 <io_input_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 800432e:	79fb      	ldrb	r3, [r7, #7]
 8004330:	f083 0301 	eor.w	r3, r3, #1
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <io_input_reg_type_clear+0x5e>
		return automation_save_rules();
 800433a:	f7fd f833 	bl	80013a4 <automation_save_rules>
 800433e:	4603      	mov	r3, r0
 8004340:	e000      	b.n	8004344 <io_input_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8004342:	2301      	movs	r3, #1
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	20000df4 	.word	0x20000df4
 8004350:	08003fe9 	.word	0x08003fe9
 8004354:	20000f74 	.word	0x20000f74

08004358 <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8004358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800435c:	b08d      	sub	sp, #52	@ 0x34
 800435e:	af00      	add	r7, sp, #0
 8004360:	4603      	mov	r3, r0
 8004362:	80fb      	strh	r3, [r7, #6]
 8004364:	466b      	mov	r3, sp
 8004366:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8004368:	2314      	movs	r3, #20
 800436a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 800436c:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 800436e:	460b      	mov	r3, r1
 8004370:	3b01      	subs	r3, #1
 8004372:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004374:	b28b      	uxth	r3, r1
 8004376:	2200      	movs	r2, #0
 8004378:	4698      	mov	r8, r3
 800437a:	4691      	mov	r9, r2
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	f04f 0300 	mov.w	r3, #0
 8004384:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004388:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800438c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004390:	b28b      	uxth	r3, r1
 8004392:	2200      	movs	r2, #0
 8004394:	461c      	mov	r4, r3
 8004396:	4615      	mov	r5, r2
 8004398:	f04f 0200 	mov.w	r2, #0
 800439c:	f04f 0300 	mov.w	r3, #0
 80043a0:	00eb      	lsls	r3, r5, #3
 80043a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043a6:	00e2      	lsls	r2, r4, #3
 80043a8:	460b      	mov	r3, r1
 80043aa:	3307      	adds	r3, #7
 80043ac:	08db      	lsrs	r3, r3, #3
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	ebad 0d03 	sub.w	sp, sp, r3
 80043b4:	466b      	mov	r3, sp
 80043b6:	3300      	adds	r3, #0
 80043b8:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 80043be:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fe fb02 	bl	80029ce <EEPROM_LoadBlock>
 80043ca:	4603      	mov	r3, r0
 80043cc:	f083 0301 	eor.w	r3, r3, #1
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <io_input_reg_type_load+0x82>
		return false;
 80043d6:	2300      	movs	r3, #0
 80043d8:	e074      	b.n	80044c4 <io_input_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 80043da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043de:	4413      	add	r3, r2
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 80043e6:	8bbb      	ldrh	r3, [r7, #28]
 80043e8:	2b04      	cmp	r3, #4
 80043ea:	d901      	bls.n	80043f0 <io_input_reg_type_load+0x98>
		return false;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e069      	b.n	80044c4 <io_input_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 80043f0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043f2:	3302      	adds	r3, #2
 80043f4:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 80043f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fa:	18d1      	adds	r1, r2, r3
 80043fc:	8bbb      	ldrh	r3, [r7, #28]
 80043fe:	009a      	lsls	r2, r3, #2
 8004400:	f107 030c 	add.w	r3, r7, #12
 8004404:	4618      	mov	r0, r3
 8004406:	f015 fc1a 	bl	8019c3e <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 800440a:	8bbb      	ldrh	r3, [r7, #28]
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	b29a      	uxth	r2, r3
 8004410:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004412:	4413      	add	r3, r2
 8004414:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8004416:	88fa      	ldrh	r2, [r7, #6]
 8004418:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800441a:	4413      	add	r3, r2
 800441c:	b29b      	uxth	r3, r3
 800441e:	f107 010a 	add.w	r1, r7, #10
 8004422:	2202      	movs	r2, #2
 8004424:	4618      	mov	r0, r3
 8004426:	f7fe fad2 	bl	80029ce <EEPROM_LoadBlock>
 800442a:	4603      	mov	r3, r0
 800442c:	f083 0301 	eor.w	r3, r3, #1
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <io_input_reg_type_load+0xe2>
		return false;
 8004436:	2300      	movs	r3, #0
 8004438:	e044      	b.n	80044c4 <io_input_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800443a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800443c:	4619      	mov	r1, r3
 800443e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004440:	f002 fbb2 	bl	8006ba8 <modbus_crc16>
 8004444:	4603      	mov	r3, r0
 8004446:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8004448:	897b      	ldrh	r3, [r7, #10]
 800444a:	8c3a      	ldrh	r2, [r7, #32]
 800444c:	429a      	cmp	r2, r3
 800444e:	d001      	beq.n	8004454 <io_input_reg_type_load+0xfc>
		return false;
 8004450:	2300      	movs	r3, #0
 8004452:	e037      	b.n	80044c4 <io_input_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8004454:	2300      	movs	r3, #0
 8004456:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004458:	e024      	b.n	80044a4 <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 800445a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	3330      	adds	r3, #48	@ 0x30
 8004460:	443b      	add	r3, r7
 8004462:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8004466:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8004468:	8bfa      	ldrh	r2, [r7, #30]
 800446a:	4919      	ldr	r1, [pc, #100]	@ (80044d0 <io_input_reg_type_load+0x178>)
 800446c:	4613      	mov	r3, r2
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	4413      	add	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	440b      	add	r3, r1
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a16      	ldr	r2, [pc, #88]	@ (80044d4 <io_input_reg_type_load+0x17c>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d10f      	bne.n	800449e <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 800447e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004480:	8bfa      	ldrh	r2, [r7, #30]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	3330      	adds	r3, #48	@ 0x30
 8004486:	443b      	add	r3, r7
 8004488:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 800448c:	4910      	ldr	r1, [pc, #64]	@ (80044d0 <io_input_reg_type_load+0x178>)
 800448e:	4613      	mov	r3, r2
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	3308      	adds	r3, #8
 800449a:	4602      	mov	r2, r0
 800449c:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 800449e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80044a0:	3301      	adds	r3, #1
 80044a2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80044a4:	8bbb      	ldrh	r3, [r7, #28]
 80044a6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d3d6      	bcc.n	800445a <io_input_reg_type_load+0x102>
		}
	}

	// Pass onto emergencystop to load
	baseAddress += offset;
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80044b0:	4413      	add	r3, r2
 80044b2:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 80044b4:	88fb      	ldrh	r3, [r7, #6]
 80044b6:	3302      	adds	r3, #2
 80044b8:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_load(baseAddress);
 80044ba:	88fb      	ldrh	r3, [r7, #6]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff f95b 	bl	8003778 <emergencyStop_load>
 80044c2:	4603      	mov	r3, r0
 80044c4:	46b5      	mov	sp, r6
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3734      	adds	r7, #52	@ 0x34
 80044ca:	46bd      	mov	sp, r7
 80044cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80044d0:	20000df4 	.word	0x20000df4
 80044d4:	08003fe9 	.word	0x08003fe9

080044d8 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 80044de:	f001 fd75 	bl	8005fcc <modbus_master_is_busy>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d15a      	bne.n	800459e <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 80044e8:	4b30      	ldr	r3, [pc, #192]	@ (80045ac <io_modbus_slave_poll_all+0xd4>)
 80044ea:	2201      	movs	r2, #1
 80044ec:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 80044ee:	4b30      	ldr	r3, [pc, #192]	@ (80045b0 <io_modbus_slave_poll_all+0xd8>)
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d055      	beq.n	80045a2 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 80044f6:	f002 fbeb 	bl	8006cd0 <get_ms>
 80044fa:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80044fc:	2300      	movs	r3, #0
 80044fe:	75fb      	strb	r3, [r7, #23]
 8004500:	e046      	b.n	8004590 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8004502:	4b2c      	ldr	r3, [pc, #176]	@ (80045b4 <io_modbus_slave_poll_all+0xdc>)
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	7dfb      	ldrb	r3, [r7, #23]
 800450a:	4413      	add	r3, r2
 800450c:	4a28      	ldr	r2, [pc, #160]	@ (80045b0 <io_modbus_slave_poll_all+0xd8>)
 800450e:	8812      	ldrh	r2, [r2, #0]
 8004510:	fb93 f1f2 	sdiv	r1, r3, r2
 8004514:	fb01 f202 	mul.w	r2, r1, r2
 8004518:	1a9b      	subs	r3, r3, r2
 800451a:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 800451c:	7bfa      	ldrb	r2, [r7, #15]
 800451e:	4613      	mov	r3, r2
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4a24      	ldr	r2, [pc, #144]	@ (80045b8 <io_modbus_slave_poll_all+0xe0>)
 8004528:	4413      	add	r3, r2
 800452a:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004538:	d327      	bcc.n	800458a <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	7818      	ldrb	r0, [r3, #0]
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	7859      	ldrb	r1, [r3, #1]
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	885a      	ldrh	r2, [r3, #2]
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	3304      	adds	r3, #4
 800454a:	f001 fcdd 	bl	8005f08 <modbus_master_request_read>
 800454e:	4603      	mov	r3, r0
 8004550:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d012      	beq.n	800457e <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8004558:	4b14      	ldr	r3, [pc, #80]	@ (80045ac <io_modbus_slave_poll_all+0xd4>)
 800455a:	2201      	movs	r2, #1
 800455c:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8004564:	7bfb      	ldrb	r3, [r7, #15]
 8004566:	3301      	adds	r3, #1
 8004568:	4a11      	ldr	r2, [pc, #68]	@ (80045b0 <io_modbus_slave_poll_all+0xd8>)
 800456a:	8812      	ldrh	r2, [r2, #0]
 800456c:	fb93 f1f2 	sdiv	r1, r3, r2
 8004570:	fb01 f202 	mul.w	r2, r1, r2
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	b2da      	uxtb	r2, r3
 8004578:	4b0e      	ldr	r3, [pc, #56]	@ (80045b4 <io_modbus_slave_poll_all+0xdc>)
 800457a:	701a      	strb	r2, [r3, #0]
				break;
 800457c:	e012      	b.n	80045a4 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 800457e:	4b0b      	ldr	r3, [pc, #44]	@ (80045ac <io_modbus_slave_poll_all+0xd4>)
 8004580:	2200      	movs	r2, #0
 8004582:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8004584:	480d      	ldr	r0, [pc, #52]	@ (80045bc <io_modbus_slave_poll_all+0xe4>)
 8004586:	f001 fc0f 	bl	8005da8 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 800458a:	7dfb      	ldrb	r3, [r7, #23]
 800458c:	3301      	adds	r3, #1
 800458e:	75fb      	strb	r3, [r7, #23]
 8004590:	7dfb      	ldrb	r3, [r7, #23]
 8004592:	b29a      	uxth	r2, r3
 8004594:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <io_modbus_slave_poll_all+0xd8>)
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	429a      	cmp	r2, r3
 800459a:	d3b2      	bcc.n	8004502 <io_modbus_slave_poll_all+0x2a>
 800459c:	e002      	b.n	80045a4 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 800459e:	bf00      	nop
 80045a0:	e000      	b.n	80045a4 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 80045a2:	bf00      	nop
			}
		}
	}
}
 80045a4:	3718      	adds	r7, #24
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20000fab 	.word	0x20000fab
 80045b0:	20000fa8 	.word	0x20000fa8
 80045b4:	20000faa 	.word	0x20000faa
 80045b8:	20000f78 	.word	0x20000f78
 80045bc:	0801c068 	.word	0x0801c068

080045c0 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	4603      	mov	r3, r0
 80045c8:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80045ca:	79fb      	ldrb	r3, [r7, #7]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <io_virtual_add+0x16>
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d013      	beq.n	80045fc <io_virtual_add+0x3c>
 80045d4:	e026      	b.n	8004624 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 80045d6:	4b1c      	ldr	r3, [pc, #112]	@ (8004648 <io_virtual_add+0x88>)
 80045d8:	881b      	ldrh	r3, [r3, #0]
 80045da:	2b80      	cmp	r3, #128	@ 0x80
 80045dc:	d101      	bne.n	80045e2 <io_virtual_add+0x22>
				return false;
 80045de:	2300      	movs	r3, #0
 80045e0:	e02d      	b.n	800463e <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 80045e2:	4b19      	ldr	r3, [pc, #100]	@ (8004648 <io_virtual_add+0x88>)
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	4b18      	ldr	r3, [pc, #96]	@ (800464c <io_virtual_add+0x8c>)
 80045ea:	2100      	movs	r1, #0
 80045ec:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 80045ee:	4b16      	ldr	r3, [pc, #88]	@ (8004648 <io_virtual_add+0x88>)
 80045f0:	881b      	ldrh	r3, [r3, #0]
 80045f2:	3301      	adds	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	4b14      	ldr	r3, [pc, #80]	@ (8004648 <io_virtual_add+0x88>)
 80045f8:	801a      	strh	r2, [r3, #0]
			break;
 80045fa:	e015      	b.n	8004628 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 80045fc:	4b14      	ldr	r3, [pc, #80]	@ (8004650 <io_virtual_add+0x90>)
 80045fe:	881b      	ldrh	r3, [r3, #0]
 8004600:	2b80      	cmp	r3, #128	@ 0x80
 8004602:	d101      	bne.n	8004608 <io_virtual_add+0x48>
				return false;
 8004604:	2300      	movs	r3, #0
 8004606:	e01a      	b.n	800463e <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8004608:	4b11      	ldr	r3, [pc, #68]	@ (8004650 <io_virtual_add+0x90>)
 800460a:	881b      	ldrh	r3, [r3, #0]
 800460c:	461a      	mov	r2, r3
 800460e:	4b11      	ldr	r3, [pc, #68]	@ (8004654 <io_virtual_add+0x94>)
 8004610:	2100      	movs	r1, #0
 8004612:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8004616:	4b0e      	ldr	r3, [pc, #56]	@ (8004650 <io_virtual_add+0x90>)
 8004618:	881b      	ldrh	r3, [r3, #0]
 800461a:	3301      	adds	r3, #1
 800461c:	b29a      	uxth	r2, r3
 800461e:	4b0c      	ldr	r3, [pc, #48]	@ (8004650 <io_virtual_add+0x90>)
 8004620:	801a      	strh	r2, [r3, #0]
			break;
 8004622:	e001      	b.n	8004628 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8004624:	2300      	movs	r3, #0
 8004626:	e00a      	b.n	800463e <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8004628:	f7fc febc 	bl	80013a4 <automation_save_rules>
 800462c:	4603      	mov	r3, r0
 800462e:	f083 0301 	eor.w	r3, r3, #1
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d001      	beq.n	800463c <io_virtual_add+0x7c>
		return false;
 8004638:	2300      	movs	r3, #0
 800463a:	e000      	b.n	800463e <io_virtual_add+0x7e>
	}

	return true;
 800463c:	2301      	movs	r3, #1
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	2000102c 	.word	0x2000102c
 800464c:	20000fac 	.word	0x20000fac
 8004650:	20001130 	.word	0x20001130
 8004654:	20001030 	.word	0x20001030

08004658 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	4603      	mov	r3, r0
 8004660:	6039      	str	r1, [r7, #0]
 8004662:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <io_virtual_get_count+0x16>
 800466a:	2300      	movs	r3, #0
 800466c:	e012      	b.n	8004694 <io_virtual_get_count+0x3c>

	switch (type) {
 800466e:	79fb      	ldrb	r3, [r7, #7]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d002      	beq.n	800467a <io_virtual_get_count+0x22>
 8004674:	2b01      	cmp	r3, #1
 8004676:	d006      	beq.n	8004686 <io_virtual_get_count+0x2e>
 8004678:	e00b      	b.n	8004692 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 800467a:	4b09      	ldr	r3, [pc, #36]	@ (80046a0 <io_virtual_get_count+0x48>)
 800467c:	881a      	ldrh	r2, [r3, #0]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	801a      	strh	r2, [r3, #0]
			return true;
 8004682:	2301      	movs	r3, #1
 8004684:	e006      	b.n	8004694 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8004686:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <io_virtual_get_count+0x4c>)
 8004688:	881a      	ldrh	r2, [r3, #0]
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	801a      	strh	r2, [r3, #0]
			return true;
 800468e:	2301      	movs	r3, #1
 8004690:	e000      	b.n	8004694 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8004692:	2300      	movs	r3, #0
		}
	}
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	2000102c 	.word	0x2000102c
 80046a4:	20001130 	.word	0x20001130

080046a8 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	603a      	str	r2, [r7, #0]
 80046b2:	71fb      	strb	r3, [r7, #7]
 80046b4:	460b      	mov	r3, r1
 80046b6:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <io_virtual_read+0x1a>
 80046be:	2300      	movs	r3, #0
 80046c0:	e024      	b.n	800470c <io_virtual_read+0x64>

	switch (type) {
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d002      	beq.n	80046ce <io_virtual_read+0x26>
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d00f      	beq.n	80046ec <io_virtual_read+0x44>
 80046cc:	e01d      	b.n	800470a <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 80046ce:	4b12      	ldr	r3, [pc, #72]	@ (8004718 <io_virtual_read+0x70>)
 80046d0:	881b      	ldrh	r3, [r3, #0]
 80046d2:	88ba      	ldrh	r2, [r7, #4]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d301      	bcc.n	80046dc <io_virtual_read+0x34>
				return false;
 80046d8:	2300      	movs	r3, #0
 80046da:	e017      	b.n	800470c <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 80046dc:	88bb      	ldrh	r3, [r7, #4]
 80046de:	4a0f      	ldr	r2, [pc, #60]	@ (800471c <io_virtual_read+0x74>)
 80046e0:	5cd3      	ldrb	r3, [r2, r3]
 80046e2:	461a      	mov	r2, r3
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	801a      	strh	r2, [r3, #0]
			return true;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e00f      	b.n	800470c <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80046ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004720 <io_virtual_read+0x78>)
 80046ee:	881b      	ldrh	r3, [r3, #0]
 80046f0:	88ba      	ldrh	r2, [r7, #4]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d301      	bcc.n	80046fa <io_virtual_read+0x52>
				return false;
 80046f6:	2300      	movs	r3, #0
 80046f8:	e008      	b.n	800470c <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 80046fa:	88bb      	ldrh	r3, [r7, #4]
 80046fc:	4a09      	ldr	r2, [pc, #36]	@ (8004724 <io_virtual_read+0x7c>)
 80046fe:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	801a      	strh	r2, [r3, #0]
			return true;
 8004706:	2301      	movs	r3, #1
 8004708:	e000      	b.n	800470c <io_virtual_read+0x64>
		}
		default: {
			return false;
 800470a:	2300      	movs	r3, #0
		}
	}
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr
 8004718:	2000102c 	.word	0x2000102c
 800471c:	20000fac 	.word	0x20000fac
 8004720:	20001130 	.word	0x20001130
 8004724:	20001030 	.word	0x20001030

08004728 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	71fb      	strb	r3, [r7, #7]
 8004732:	460b      	mov	r3, r1
 8004734:	80bb      	strh	r3, [r7, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d002      	beq.n	8004746 <io_virtual_write+0x1e>
 8004740:	2b01      	cmp	r3, #1
 8004742:	d013      	beq.n	800476c <io_virtual_write+0x44>
 8004744:	e020      	b.n	8004788 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8004746:	4b14      	ldr	r3, [pc, #80]	@ (8004798 <io_virtual_write+0x70>)
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	88ba      	ldrh	r2, [r7, #4]
 800474c:	429a      	cmp	r2, r3
 800474e:	d301      	bcc.n	8004754 <io_virtual_write+0x2c>
				return false;
 8004750:	2300      	movs	r3, #0
 8004752:	e01a      	b.n	800478a <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8004754:	887b      	ldrh	r3, [r7, #2]
 8004756:	2b00      	cmp	r3, #0
 8004758:	bf14      	ite	ne
 800475a:	2301      	movne	r3, #1
 800475c:	2300      	moveq	r3, #0
 800475e:	b2da      	uxtb	r2, r3
 8004760:	88bb      	ldrh	r3, [r7, #4]
 8004762:	4611      	mov	r1, r2
 8004764:	4a0d      	ldr	r2, [pc, #52]	@ (800479c <io_virtual_write+0x74>)
 8004766:	54d1      	strb	r1, [r2, r3]
			return true;
 8004768:	2301      	movs	r3, #1
 800476a:	e00e      	b.n	800478a <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 800476c:	4b0c      	ldr	r3, [pc, #48]	@ (80047a0 <io_virtual_write+0x78>)
 800476e:	881b      	ldrh	r3, [r3, #0]
 8004770:	88ba      	ldrh	r2, [r7, #4]
 8004772:	429a      	cmp	r2, r3
 8004774:	d301      	bcc.n	800477a <io_virtual_write+0x52>
				return false;
 8004776:	2300      	movs	r3, #0
 8004778:	e007      	b.n	800478a <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 800477a:	88bb      	ldrh	r3, [r7, #4]
 800477c:	4909      	ldr	r1, [pc, #36]	@ (80047a4 <io_virtual_write+0x7c>)
 800477e:	887a      	ldrh	r2, [r7, #2]
 8004780:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <io_virtual_write+0x62>
		}
		default: {
			return false;
 8004788:	2300      	movs	r3, #0
		}
	}
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	2000102c 	.word	0x2000102c
 800479c:	20000fac 	.word	0x20000fac
 80047a0:	20001130 	.word	0x20001130
 80047a4:	20001030 	.word	0x20001030

080047a8 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b0e6      	sub	sp, #408	@ 0x198
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4602      	mov	r2, r0
 80047b0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80047b4:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80047b8:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 80047ba:	2300      	movs	r3, #0
 80047bc:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 80047c0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80047c4:	f107 0210 	add.w	r2, r7, #16
 80047c8:	4413      	add	r3, r2
 80047ca:	4a4c      	ldr	r2, [pc, #304]	@ (80048fc <io_virtual_save+0x154>)
 80047cc:	8812      	ldrh	r2, [r2, #0]
 80047ce:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 80047d0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80047d4:	3302      	adds	r3, #2
 80047d6:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 80047da:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80047de:	f107 0210 	add.w	r2, r7, #16
 80047e2:	4413      	add	r3, r2
 80047e4:	4a45      	ldr	r2, [pc, #276]	@ (80048fc <io_virtual_save+0x154>)
 80047e6:	8812      	ldrh	r2, [r2, #0]
 80047e8:	4945      	ldr	r1, [pc, #276]	@ (8004900 <io_virtual_save+0x158>)
 80047ea:	4618      	mov	r0, r3
 80047ec:	f015 fa27 	bl	8019c3e <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 80047f0:	4b42      	ldr	r3, [pc, #264]	@ (80048fc <io_virtual_save+0x154>)
 80047f2:	881a      	ldrh	r2, [r3, #0]
 80047f4:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80047f8:	4413      	add	r3, r2
 80047fa:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 80047fe:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004802:	f107 0210 	add.w	r2, r7, #16
 8004806:	4413      	add	r3, r2
 8004808:	4a3e      	ldr	r2, [pc, #248]	@ (8004904 <io_virtual_save+0x15c>)
 800480a:	8812      	ldrh	r2, [r2, #0]
 800480c:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 800480e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004812:	3302      	adds	r3, #2
 8004814:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8004818:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800481c:	f107 0210 	add.w	r2, r7, #16
 8004820:	4413      	add	r3, r2
 8004822:	4a38      	ldr	r2, [pc, #224]	@ (8004904 <io_virtual_save+0x15c>)
 8004824:	8812      	ldrh	r2, [r2, #0]
 8004826:	0052      	lsls	r2, r2, #1
 8004828:	4937      	ldr	r1, [pc, #220]	@ (8004908 <io_virtual_save+0x160>)
 800482a:	4618      	mov	r0, r3
 800482c:	f015 fa07 	bl	8019c3e <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8004830:	4b34      	ldr	r3, [pc, #208]	@ (8004904 <io_virtual_save+0x15c>)
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	b29a      	uxth	r2, r3
 8004838:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800483c:	4413      	add	r3, r2
 800483e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8004842:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004846:	f107 0110 	add.w	r1, r7, #16
 800484a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800484e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	4618      	mov	r0, r3
 8004856:	f7fe f8a2 	bl	800299e <EEPROM_WriteBlock>
 800485a:	4603      	mov	r3, r0
 800485c:	f083 0301 	eor.w	r3, r3, #1
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <io_virtual_save+0xc2>
 8004866:	2300      	movs	r3, #0
 8004868:	e042      	b.n	80048f0 <io_virtual_save+0x148>
	baseAddress += offset;
 800486a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800486e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004872:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8004876:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 800487a:	8811      	ldrh	r1, [r2, #0]
 800487c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004880:	440a      	add	r2, r1
 8004882:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8004884:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004888:	f107 0310 	add.w	r3, r7, #16
 800488c:	4611      	mov	r1, r2
 800488e:	4618      	mov	r0, r3
 8004890:	f002 f98a 	bl	8006ba8 <modbus_crc16>
 8004894:	4603      	mov	r3, r0
 8004896:	461a      	mov	r2, r3
 8004898:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800489c:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 80048a0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80048a2:	f107 010e 	add.w	r1, r7, #14
 80048a6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80048aa:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80048ae:	881b      	ldrh	r3, [r3, #0]
 80048b0:	2202      	movs	r2, #2
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7fe f873 	bl	800299e <EEPROM_WriteBlock>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f083 0301 	eor.w	r3, r3, #1
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <io_virtual_save+0x120>
 80048c4:	2300      	movs	r3, #0
 80048c6:	e013      	b.n	80048f0 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 80048c8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80048cc:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80048d0:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80048d4:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80048d8:	8812      	ldrh	r2, [r2, #0]
 80048da:	3202      	adds	r2, #2
 80048dc:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 80048de:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80048e2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80048e6:	881b      	ldrh	r3, [r3, #0]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff f943 	bl	8003b74 <io_holding_reg_type_save>
 80048ee:	4603      	mov	r3, r0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	2000102c 	.word	0x2000102c
 8004900:	20000fac 	.word	0x20000fac
 8004904:	20001130 	.word	0x20001130
 8004908:	20001030 	.word	0x20001030

0800490c <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 800490c:	b580      	push	{r7, lr}
 800490e:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8004912:	af00      	add	r7, sp, #0
 8004914:	4602      	mov	r2, r0
 8004916:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800491a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800491e:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8004920:	2300      	movs	r3, #0
 8004922:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8004926:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 800492a:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 800492e:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8004932:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8004936:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800493a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	4618      	mov	r0, r3
 8004942:	f7fe f844 	bl	80029ce <EEPROM_LoadBlock>
 8004946:	4603      	mov	r3, r0
 8004948:	f083 0301 	eor.w	r3, r3, #1
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d001      	beq.n	8004956 <io_virtual_load+0x4a>
 8004952:	2300      	movs	r3, #0
 8004954:	e0dd      	b.n	8004b12 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8004956:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800495a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800495e:	4413      	add	r3, r2
 8004960:	881b      	ldrh	r3, [r3, #0]
 8004962:	b29a      	uxth	r2, r3
 8004964:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004968:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800496c:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 800496e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004972:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	2b80      	cmp	r3, #128	@ 0x80
 800497a:	d901      	bls.n	8004980 <io_virtual_load+0x74>
 800497c:	2300      	movs	r3, #0
 800497e:	e0c8      	b.n	8004b12 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8004980:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004984:	3302      	adds	r3, #2
 8004986:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 800498a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800498e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004992:	18d1      	adds	r1, r2, r3
 8004994:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004998:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80049a4:	4618      	mov	r0, r3
 80049a6:	f015 f94a 	bl	8019c3e <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 80049aa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80049ae:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80049b2:	881a      	ldrh	r2, [r3, #0]
 80049b4:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80049b8:	4413      	add	r3, r2
 80049ba:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 80049be:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80049c2:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80049c6:	4413      	add	r3, r2
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80049d0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80049d4:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 80049d6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80049da:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	2b80      	cmp	r3, #128	@ 0x80
 80049e2:	d901      	bls.n	80049e8 <io_virtual_load+0xdc>
 80049e4:	2300      	movs	r3, #0
 80049e6:	e094      	b.n	8004b12 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 80049e8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80049ec:	3302      	adds	r3, #2
 80049ee:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80049f2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80049f6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80049fa:	18d1      	adds	r1, r2, r3
 80049fc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004a00:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	005a      	lsls	r2, r3, #1
 8004a08:	f107 030c 	add.w	r3, r7, #12
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f015 f916 	bl	8019c3e <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8004a12:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004a16:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004a1a:	881b      	ldrh	r3, [r3, #0]
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004a24:	4413      	add	r3, r2
 8004a26:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8004a2a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004a2e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004a32:	881a      	ldrh	r2, [r3, #0]
 8004a34:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004a38:	4413      	add	r3, r2
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	f107 010a 	add.w	r1, r7, #10
 8004a40:	2202      	movs	r2, #2
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fd ffc3 	bl	80029ce <EEPROM_LoadBlock>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	f083 0301 	eor.w	r3, r3, #1
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <io_virtual_load+0x14c>
 8004a54:	2300      	movs	r3, #0
 8004a56:	e05c      	b.n	8004b12 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8004a58:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8004a5c:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8004a60:	4611      	mov	r1, r2
 8004a62:	4618      	mov	r0, r3
 8004a64:	f002 f8a0 	bl	8006ba8 <modbus_crc16>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8004a6e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004a72:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8004a76:	881b      	ldrh	r3, [r3, #0]
 8004a78:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d001      	beq.n	8004a84 <io_virtual_load+0x178>
 8004a80:	2300      	movs	r3, #0
 8004a82:	e046      	b.n	8004b12 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8004a84:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004a88:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004a8c:	881a      	ldrh	r2, [r3, #0]
 8004a8e:	4b23      	ldr	r3, [pc, #140]	@ (8004b1c <io_virtual_load+0x210>)
 8004a90:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8004a92:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004a96:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004a9a:	881b      	ldrh	r3, [r3, #0]
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	481e      	ldr	r0, [pc, #120]	@ (8004b20 <io_virtual_load+0x214>)
 8004aa6:	f015 f8ca 	bl	8019c3e <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8004aaa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004aae:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004ab2:	881a      	ldrh	r2, [r3, #0]
 8004ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b24 <io_virtual_load+0x218>)
 8004ab6:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8004ab8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004abc:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004ac0:	881b      	ldrh	r3, [r3, #0]
 8004ac2:	005a      	lsls	r2, r3, #1
 8004ac4:	f107 030c 	add.w	r3, r7, #12
 8004ac8:	4619      	mov	r1, r3
 8004aca:	4817      	ldr	r0, [pc, #92]	@ (8004b28 <io_virtual_load+0x21c>)
 8004acc:	f015 f8b7 	bl	8019c3e <memcpy>

	baseAddress += offset;
 8004ad0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004ad4:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004ad8:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8004adc:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004ae0:	8811      	ldrh	r1, [r2, #0]
 8004ae2:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8004ae6:	440a      	add	r2, r1
 8004ae8:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8004aea:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004aee:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004af2:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8004af6:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004afa:	8812      	ldrh	r2, [r2, #0]
 8004afc:	3202      	adds	r2, #2
 8004afe:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8004b00:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004b04:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004b08:	881b      	ldrh	r3, [r3, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7ff f8f2 	bl	8003cf4 <io_holding_reg_type_load>
 8004b10:	4603      	mov	r3, r0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	2000102c 	.word	0x2000102c
 8004b20:	20000fac 	.word	0x20000fac
 8004b24:	20001130 	.word	0x20001130
 8004b28:	20001030 	.word	0x20001030

08004b2c <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8004b30:	4b0a      	ldr	r3, [pc, #40]	@ (8004b5c <io_virtual_clear+0x30>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8004b36:	4b0a      	ldr	r3, [pc, #40]	@ (8004b60 <io_virtual_clear+0x34>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8004b3c:	2280      	movs	r2, #128	@ 0x80
 8004b3e:	2100      	movs	r1, #0
 8004b40:	4808      	ldr	r0, [pc, #32]	@ (8004b64 <io_virtual_clear+0x38>)
 8004b42:	f014 fffc 	bl	8019b3e <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8004b46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	4806      	ldr	r0, [pc, #24]	@ (8004b68 <io_virtual_clear+0x3c>)
 8004b4e:	f014 fff6 	bl	8019b3e <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8004b52:	f7fc fc27 	bl	80013a4 <automation_save_rules>
 8004b56:	4603      	mov	r3, r0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	2000102c 	.word	0x2000102c
 8004b60:	20001130 	.word	0x20001130
 8004b64:	20000fac 	.word	0x20000fac
 8004b68:	20001030 	.word	0x20001030

08004b6c <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	4603      	mov	r3, r0
 8004b74:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 8004b76:	4b0d      	ldr	r3, [pc, #52]	@ (8004bac <io_virtual_factory_reset+0x40>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8004b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004bb0 <io_virtual_factory_reset+0x44>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8004b82:	2280      	movs	r2, #128	@ 0x80
 8004b84:	2100      	movs	r1, #0
 8004b86:	480b      	ldr	r0, [pc, #44]	@ (8004bb4 <io_virtual_factory_reset+0x48>)
 8004b88:	f014 ffd9 	bl	8019b3e <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8004b8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b90:	2100      	movs	r1, #0
 8004b92:	4809      	ldr	r0, [pc, #36]	@ (8004bb8 <io_virtual_factory_reset+0x4c>)
 8004b94:	f014 ffd3 	bl	8019b3e <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8004b98:	88fb      	ldrh	r3, [r7, #6]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7ff fe04 	bl	80047a8 <io_virtual_save>
}
 8004ba0:	bf00      	nop
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	2000102c 	.word	0x2000102c
 8004bb0:	20001130 	.word	0x20001130
 8004bb4:	20000fac 	.word	0x20000fac
 8004bb8:	20001030 	.word	0x20001030

08004bbc <SPI_ReInit>:
static void MX_ADC1_Init(void);
static void MX_DAC1_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */

void SPI_ReInit(void) {
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
	MX_SPI1_Init();
 8004bc0:	f000 fbbc 	bl	800533c <MX_SPI1_Init>
}
 8004bc4:	bf00      	nop
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b09a      	sub	sp, #104	@ 0x68
 8004bcc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004bce:	f004 fbbc 	bl	800934a <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004bd2:	f000 fa6b 	bl	80050ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004bd6:	f000 fc6f 	bl	80054b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8004bda:	f000 fc3b 	bl	8005454 <MX_DMA_Init>
  MX_I2C1_Init();
 8004bde:	f000 fb6d 	bl	80052bc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8004be2:	f000 fbe9 	bl	80053b8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004be6:	f000 faad 	bl	8005144 <MX_ADC1_Init>
  MX_DAC1_Init();
 8004bea:	f000 fb23 	bl	8005234 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8004bee:	f013 fc63 	bl	80184b8 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8004bf2:	f000 fba3 	bl	800533c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8004bf6:	f00e fe43 	bl	8013880 <MX_FATFS_Init>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <main+0x3c>
    Error_Handler();
 8004c00:	f000 fd14 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8004c04:	f7fc fd8a 	bl	800171c <display_Setup>
	display_Boot();
 8004c08:	f7fc fd9a 	bl	8001740 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8004c0c:	48c7      	ldr	r0, [pc, #796]	@ (8004f2c <main+0x364>)
 8004c0e:	f7fd fef1 	bl	80029f4 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8004c12:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004c16:	f004 fc09 	bl	800942c <HAL_Delay>
	SD_Detect();
 8004c1a:	f003 fd33 	bl	8008684 <SD_Detect>
	SD_Log("System booting");
 8004c1e:	48c4      	ldr	r0, [pc, #784]	@ (8004f30 <main+0x368>)
 8004c20:	f003 fd76 	bl	8008710 <SD_Log>


	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8004c24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c28:	48c2      	ldr	r0, [pc, #776]	@ (8004f34 <main+0x36c>)
 8004c2a:	f007 f88b 	bl	800bd44 <HAL_GPIO_ReadPin>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
	if (factoryResetBtn == GPIO_PIN_SET) {
 8004c34:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d144      	bne.n	8004cc6 <main+0xfe>
		uint32_t heldTime = 0;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	667b      	str	r3, [r7, #100]	@ 0x64

		SD_Log("Factory reset initiated by user");
 8004c40:	48bd      	ldr	r0, [pc, #756]	@ (8004f38 <main+0x370>)
 8004c42:	f003 fd65 	bl	8008710 <SD_Log>
		display_FactoryResetPage(0); // main
 8004c46:	2000      	movs	r0, #0
 8004c48:	f7fd fc78 	bl	800253c <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8004c4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c50:	48b8      	ldr	r0, [pc, #736]	@ (8004f34 <main+0x36c>)
 8004c52:	f007 f877 	bl	800bd44 <HAL_GPIO_ReadPin>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d128      	bne.n	8004cae <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8004c5c:	2032      	movs	r0, #50	@ 0x32
 8004c5e:	f004 fbe5 	bl	800942c <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8004c62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c64:	3332      	adds	r3, #50	@ 0x32
 8004c66:	667b      	str	r3, [r7, #100]	@ 0x64

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8004c68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c6a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d9ec      	bls.n	8004c4c <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8004c72:	f7fc fc33 	bl	80014dc <automation_factory_reset>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f083 0301 	eor.w	r3, r3, #1
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00a      	beq.n	8004c98 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 8004c82:	2002      	movs	r0, #2
 8004c84:	f7fd fc5a 	bl	800253c <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8004c88:	48ac      	ldr	r0, [pc, #688]	@ (8004f3c <main+0x374>)
 8004c8a:	f003 fd41 	bl	8008710 <SD_Log>
						HAL_Delay(4000);
 8004c8e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004c92:	f004 fbcb 	bl	800942c <HAL_Delay>

						// Continue with boot...
						break;
 8004c96:	e014      	b.n	8004cc2 <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8004c98:	2001      	movs	r0, #1
 8004c9a:	f7fd fc4f 	bl	800253c <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 8004c9e:	48a8      	ldr	r0, [pc, #672]	@ (8004f40 <main+0x378>)
 8004ca0:	f003 fd36 	bl	8008710 <SD_Log>
						HAL_Delay(4000);
 8004ca4:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004ca8:	f004 fbc0 	bl	800942c <HAL_Delay>

						// Continue with boot
						break;
 8004cac:	e009      	b.n	8004cc2 <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 8004cae:	2003      	movs	r0, #3
 8004cb0:	f7fd fc44 	bl	800253c <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8004cb4:	48a3      	ldr	r0, [pc, #652]	@ (8004f44 <main+0x37c>)
 8004cb6:	f003 fd2b 	bl	8008710 <SD_Log>
				HAL_Delay(4000);
 8004cba:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004cbe:	f004 fbb5 	bl	800942c <HAL_Delay>
				break;
			}

		}

		display_Boot();
 8004cc2:	f7fc fd3d 	bl	8001740 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8004cc6:	2001      	movs	r0, #1
 8004cc8:	f001 f98c 	bl	8005fe4 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8004ccc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cd4:	f003 f98c 	bl	8007ff0 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8004cd8:	4894      	ldr	r0, [pc, #592]	@ (8004f2c <main+0x364>)
 8004cda:	f7fd ff59 	bl	8002b90 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8004cde:	4a9a      	ldr	r2, [pc, #616]	@ (8004f48 <main+0x380>)
 8004ce0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004ce4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004ce8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8004cec:	4a97      	ldr	r2, [pc, #604]	@ (8004f4c <main+0x384>)
 8004cee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004cf2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004cf6:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8004cfa:	4a95      	ldr	r2, [pc, #596]	@ (8004f50 <main+0x388>)
 8004cfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d04:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8004d08:	4a92      	ldr	r2, [pc, #584]	@ (8004f54 <main+0x38c>)
 8004d0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d12:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8004d16:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	488e      	ldr	r0, [pc, #568]	@ (8004f58 <main+0x390>)
 8004d1e:	f7fe fac7 	bl	80032b0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8004d22:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004d26:	4619      	mov	r1, r3
 8004d28:	488b      	ldr	r0, [pc, #556]	@ (8004f58 <main+0x390>)
 8004d2a:	f7fe fac1 	bl	80032b0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8004d2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d32:	4619      	mov	r1, r3
 8004d34:	4888      	ldr	r0, [pc, #544]	@ (8004f58 <main+0x390>)
 8004d36:	f7fe fabb 	bl	80032b0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8004d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d3e:	4619      	mov	r1, r3
 8004d40:	4885      	ldr	r0, [pc, #532]	@ (8004f58 <main+0x390>)
 8004d42:	f7fe fab5 	bl	80032b0 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8004d46:	4a85      	ldr	r2, [pc, #532]	@ (8004f5c <main+0x394>)
 8004d48:	f107 031c 	add.w	r3, r7, #28
 8004d4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d50:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8004d54:	4a82      	ldr	r2, [pc, #520]	@ (8004f60 <main+0x398>)
 8004d56:	f107 0314 	add.w	r3, r7, #20
 8004d5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d5e:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8004d62:	4a80      	ldr	r2, [pc, #512]	@ (8004f64 <main+0x39c>)
 8004d64:	f107 030c 	add.w	r3, r7, #12
 8004d68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d6c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8004d70:	4a7d      	ldr	r2, [pc, #500]	@ (8004f68 <main+0x3a0>)
 8004d72:	1d3b      	adds	r3, r7, #4
 8004d74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d78:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8004d7c:	f107 031c 	add.w	r3, r7, #28
 8004d80:	4619      	mov	r1, r3
 8004d82:	487a      	ldr	r0, [pc, #488]	@ (8004f6c <main+0x3a4>)
 8004d84:	f7fe fb72 	bl	800346c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8004d88:	f107 0314 	add.w	r3, r7, #20
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	4877      	ldr	r0, [pc, #476]	@ (8004f6c <main+0x3a4>)
 8004d90:	f7fe fb6c 	bl	800346c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8004d94:	f107 030c 	add.w	r3, r7, #12
 8004d98:	4619      	mov	r1, r3
 8004d9a:	4874      	ldr	r0, [pc, #464]	@ (8004f6c <main+0x3a4>)
 8004d9c:	f7fe fb66 	bl	800346c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8004da0:	1d3b      	adds	r3, r7, #4
 8004da2:	4619      	mov	r1, r3
 8004da4:	4871      	ldr	r0, [pc, #452]	@ (8004f6c <main+0x3a4>)
 8004da6:	f7fe fb61 	bl	800346c <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8004daa:	2200      	movs	r2, #0
 8004dac:	2100      	movs	r1, #0
 8004dae:	4870      	ldr	r0, [pc, #448]	@ (8004f70 <main+0x3a8>)
 8004db0:	f7fe fd78 	bl	80038a4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8004db4:	2200      	movs	r2, #0
 8004db6:	2110      	movs	r1, #16
 8004db8:	486d      	ldr	r0, [pc, #436]	@ (8004f70 <main+0x3a8>)
 8004dba:	f7fe fd73 	bl	80038a4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	496c      	ldr	r1, [pc, #432]	@ (8004f74 <main+0x3ac>)
 8004dc2:	486d      	ldr	r0, [pc, #436]	@ (8004f78 <main+0x3b0>)
 8004dc4:	f7ff f890 	bl	8003ee8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8004dc8:	2200      	movs	r2, #0
 8004dca:	496c      	ldr	r1, [pc, #432]	@ (8004f7c <main+0x3b4>)
 8004dcc:	486a      	ldr	r0, [pc, #424]	@ (8004f78 <main+0x3b0>)
 8004dce:	f7ff f88b 	bl	8003ee8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	496a      	ldr	r1, [pc, #424]	@ (8004f80 <main+0x3b8>)
 8004dd6:	4868      	ldr	r0, [pc, #416]	@ (8004f78 <main+0x3b0>)
 8004dd8:	f7ff f886 	bl	8003ee8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8004ddc:	2200      	movs	r2, #0
 8004dde:	4969      	ldr	r1, [pc, #420]	@ (8004f84 <main+0x3bc>)
 8004de0:	4865      	ldr	r0, [pc, #404]	@ (8004f78 <main+0x3b0>)
 8004de2:	f7ff f881 	bl	8003ee8 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004de6:	2200      	movs	r2, #0
 8004de8:	4950      	ldr	r1, [pc, #320]	@ (8004f2c <main+0x364>)
 8004dea:	4867      	ldr	r0, [pc, #412]	@ (8004f88 <main+0x3c0>)
 8004dec:	f7ff f87c 	bl	8003ee8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004df0:	2200      	movs	r2, #0
 8004df2:	494e      	ldr	r1, [pc, #312]	@ (8004f2c <main+0x364>)
 8004df4:	4865      	ldr	r0, [pc, #404]	@ (8004f8c <main+0x3c4>)
 8004df6:	f7ff f877 	bl	8003ee8 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8004dfa:	f7fc f9e1 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004dfe:	2201      	movs	r2, #1
 8004e00:	2140      	movs	r1, #64	@ 0x40
 8004e02:	4863      	ldr	r0, [pc, #396]	@ (8004f90 <main+0x3c8>)
 8004e04:	f006 ffb6 	bl	800bd74 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004e08:	203c      	movs	r0, #60	@ 0x3c
 8004e0a:	f004 fb0f 	bl	800942c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2140      	movs	r1, #64	@ 0x40
 8004e12:	485f      	ldr	r0, [pc, #380]	@ (8004f90 <main+0x3c8>)
 8004e14:	f006 ffae 	bl	800bd74 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004e18:	203c      	movs	r0, #60	@ 0x3c
 8004e1a:	f004 fb07 	bl	800942c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004e1e:	2201      	movs	r2, #1
 8004e20:	2140      	movs	r1, #64	@ 0x40
 8004e22:	485b      	ldr	r0, [pc, #364]	@ (8004f90 <main+0x3c8>)
 8004e24:	f006 ffa6 	bl	800bd74 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004e28:	203c      	movs	r0, #60	@ 0x3c
 8004e2a:	f004 faff 	bl	800942c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004e2e:	2200      	movs	r2, #0
 8004e30:	2140      	movs	r1, #64	@ 0x40
 8004e32:	4857      	ldr	r0, [pc, #348]	@ (8004f90 <main+0x3c8>)
 8004e34:	f006 ff9e 	bl	800bd74 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8004e38:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004e3c:	f004 faf6 	bl	800942c <HAL_Delay>

	SD_Log("System boot complete");
 8004e40:	4854      	ldr	r0, [pc, #336]	@ (8004f94 <main+0x3cc>)
 8004e42:	f003 fc65 	bl	8008710 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8004e46:	f7fc fd8b 	bl	8001960 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	uint32_t lastButtonPress = 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	65fb      	str	r3, [r7, #92]	@ 0x5c

	uint32_t loopCounter = 0;
 8004e54:	2300      	movs	r3, #0
 8004e56:	65bb      	str	r3, [r7, #88]	@ 0x58
	uint32_t lastTimeTick100ms = HAL_GetTick();
 8004e58:	f004 fadc 	bl	8009414 <HAL_GetTick>
 8004e5c:	6578      	str	r0, [r7, #84]	@ 0x54
	uint32_t lastTimeTick1000ms = HAL_GetTick();
 8004e5e:	f004 fad9 	bl	8009414 <HAL_GetTick>
 8004e62:	6538      	str	r0, [r7, #80]	@ 0x50
	uint32_t sdSecondCount = 0;
 8004e64:	2300      	movs	r3, #0
 8004e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
	bool displayingSDStatus = false;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

	bool boot0_pressed = false;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  while (1)
  {
	  loopCounter++;
 8004e74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e76:	3301      	adds	r3, #1
 8004e78:	65bb      	str	r3, [r7, #88]	@ 0x58

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 8004e7a:	f7fe fbc5 	bl	8003608 <emergencyStop_check>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f040 8107 	bne.w	8005094 <main+0x4cc>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8004e86:	f003 f9c9 	bl	800821c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8004e8a:	f003 fa1b 	bl	80082c4 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8004e8e:	f7ff fb23 	bl	80044d8 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8004e92:	f001 f881 	bl	8005f98 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8004e96:	f7fc f999 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8004e9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004e9e:	483c      	ldr	r0, [pc, #240]	@ (8004f90 <main+0x3c8>)
 8004ea0:	f006 ff50 	bl	800bd44 <HAL_GPIO_ReadPin>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
	  if (btn1 == GPIO_PIN_SET) {
 8004eaa:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d113      	bne.n	8004eda <main+0x312>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8004eb2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d116      	bne.n	8004ee8 <main+0x320>
 8004eba:	f004 faab 	bl	8009414 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b32      	cmp	r3, #50	@ 0x32
 8004ec6:	d90f      	bls.n	8004ee8 <main+0x320>
			  display_BtnPress();
 8004ec8:	f7fd fc3a 	bl	8002740 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8004ecc:	f004 faa2 	bl	8009414 <HAL_GetTick>
 8004ed0:	65f8      	str	r0, [r7, #92]	@ 0x5c
			  btn1status = 1;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8004ed8:	e006      	b.n	8004ee8 <main+0x320>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8004eda:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d102      	bne.n	8004ee8 <main+0x320>
		  btn1status = 0;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	  /* CHECK INPUTS END*/


	  /* SCHEDULE BEGIN*/
	  // Every 100ms
	  if ((HAL_GetTick() - lastTimeTick100ms) >= 100 || (HAL_GetTick() < lastTimeTick100ms)) { // wraparound-safe comparison
 8004ee8:	f004 fa94 	bl	8009414 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b63      	cmp	r3, #99	@ 0x63
 8004ef4:	d805      	bhi.n	8004f02 <main+0x33a>
 8004ef6:	f004 fa8d 	bl	8009414 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d953      	bls.n	8004faa <main+0x3e2>
		  lastTimeTick100ms = HAL_GetTick();
 8004f02:	f004 fa87 	bl	8009414 <HAL_GetTick>
 8004f06:	6578      	str	r0, [r7, #84]	@ 0x54

		  // Check if BOOT0 button pressed
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 8004f08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004f0c:	4809      	ldr	r0, [pc, #36]	@ (8004f34 <main+0x36c>)
 8004f0e:	f006 ff19 	bl	800bd44 <HAL_GPIO_ReadPin>
 8004f12:	4603      	mov	r3, r0
 8004f14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		  if (boot0 == GPIO_PIN_SET) {
 8004f18:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d13b      	bne.n	8004f98 <main+0x3d0>
			  display_dfu();
 8004f20:	f7fd fbd8 	bl	80026d4 <display_dfu>
			  boot0_pressed = true;
 8004f24:	2301      	movs	r3, #1
 8004f26:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8004f2a:	e03e      	b.n	8004faa <main+0x3e2>
 8004f2c:	200011b4 	.word	0x200011b4
 8004f30:	0801c074 	.word	0x0801c074
 8004f34:	48000400 	.word	0x48000400
 8004f38:	0801c084 	.word	0x0801c084
 8004f3c:	0801c0a4 	.word	0x0801c0a4
 8004f40:	0801c0bc 	.word	0x0801c0bc
 8004f44:	0801c0d8 	.word	0x0801c0d8
 8004f48:	0801c154 	.word	0x0801c154
 8004f4c:	0801c15c 	.word	0x0801c15c
 8004f50:	0801c164 	.word	0x0801c164
 8004f54:	0801c16c 	.word	0x0801c16c
 8004f58:	08003445 	.word	0x08003445
 8004f5c:	0801c174 	.word	0x0801c174
 8004f60:	0801c17c 	.word	0x0801c17c
 8004f64:	0801c184 	.word	0x0801c184
 8004f68:	0801c18c 	.word	0x0801c18c
 8004f6c:	08003519 	.word	0x08003519
 8004f70:	08003a61 	.word	0x08003a61
 8004f74:	04300002 	.word	0x04300002
 8004f78:	08003fe9 	.word	0x08003fe9
 8004f7c:	08600004 	.word	0x08600004
 8004f80:	2e300800 	.word	0x2e300800
 8004f84:	3ac04000 	.word	0x3ac04000
 8004f88:	08002bc9 	.word	0x08002bc9
 8004f8c:	08002c09 	.word	0x08002c09
 8004f90:	48000800 	.word	0x48000800
 8004f94:	0801c0f8 	.word	0x0801c0f8
		  } else if (boot0_pressed) {
 8004f98:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d004      	beq.n	8004faa <main+0x3e2>
			  display_StatusPage();
 8004fa0:	f7fc fcde 	bl	8001960 <display_StatusPage>
			  boot0_pressed = false;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
		  }
	  }


	  // Every second
	  if ((HAL_GetTick() - lastTimeTick1000ms) >= 1000 || (HAL_GetTick() < lastTimeTick1000ms)) { // wraparound-safe comparison
 8004faa:	f004 fa33 	bl	8009414 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fb8:	d205      	bcs.n	8004fc6 <main+0x3fe>
 8004fba:	f004 fa2b 	bl	8009414 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d94a      	bls.n	800505c <main+0x494>
		  lastTimeTick1000ms = HAL_GetTick();
 8004fc6:	f004 fa25 	bl	8009414 <HAL_GetTick>
 8004fca:	6538      	str	r0, [r7, #80]	@ 0x50

		  loopCounter = 0;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	65bb      	str	r3, [r7, #88]	@ 0x58

		  if (displayingSDStatus) {
 8004fd0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d018      	beq.n	800500a <main+0x442>
			  usb_serial_println("displayingSDstatus");
 8004fd8:	4831      	ldr	r0, [pc, #196]	@ (80050a0 <main+0x4d8>)
 8004fda:	f000 fee5 	bl	8005da8 <usb_serial_println>
			  if (sdSecondCount >= 3) {
 8004fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d90e      	bls.n	8005002 <main+0x43a>
				  displayingSDStatus = false;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
				  sdSecondCount = 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	64fb      	str	r3, [r7, #76]	@ 0x4c

				  // Update display if boot0 is not pressed
				  if (boot0_pressed == false) {
 8004fee:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004ff2:	f083 0301 	eor.w	r3, r3, #1
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d02f      	beq.n	800505c <main+0x494>
					  display_StatusPage();
 8004ffc:	f7fc fcb0 	bl	8001960 <display_StatusPage>
 8005000:	e02c      	b.n	800505c <main+0x494>
				  }
			  } else {
				  sdSecondCount++;
 8005002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005004:	3301      	adds	r3, #1
 8005006:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005008:	e028      	b.n	800505c <main+0x494>
			  }
		  } else {
			  usb_serial_println("sd status triggered 1");
 800500a:	4826      	ldr	r0, [pc, #152]	@ (80050a4 <main+0x4dc>)
 800500c:	f000 fecc 	bl	8005da8 <usb_serial_println>
			  // Check for SD card insertion/removal
			  SD_Status sd_status = SD_Detect(); // Will automatically mount/unmount
 8005010:	f003 fb38 	bl	8008684 <SD_Detect>
 8005014:	4603      	mov	r3, r0
 8005016:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
			  if (sd_status == SD_INSERTED_MOUNT_FAILURE || sd_status == SD_INSERTED_MOUNT_SUCCESS || sd_status == SD_REMOVED) {
 800501a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800501e:	2b01      	cmp	r3, #1
 8005020:	d007      	beq.n	8005032 <main+0x46a>
 8005022:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005026:	2b02      	cmp	r3, #2
 8005028:	d003      	beq.n	8005032 <main+0x46a>
 800502a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800502e:	2b03      	cmp	r3, #3
 8005030:	d10b      	bne.n	800504a <main+0x482>
				  usb_serial_println("sd status triggered 2");
 8005032:	481d      	ldr	r0, [pc, #116]	@ (80050a8 <main+0x4e0>)
 8005034:	f000 feb8 	bl	8005da8 <usb_serial_println>
				  display_sd_status(sd_status);
 8005038:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800503c:	4618      	mov	r0, r3
 800503e:	f7fd fbb1 	bl	80027a4 <display_sd_status>
				  displayingSDStatus = true;
 8005042:	2301      	movs	r3, #1
 8005044:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8005048:	e008      	b.n	800505c <main+0x494>
			  } else {
				  // Update display if boot0 is not pressed
				  if (boot0_pressed == false) {
 800504a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800504e:	f083 0301 	eor.w	r3, r3, #1
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d001      	beq.n	800505c <main+0x494>
					  display_StatusPage();
 8005058:	f7fc fc82 	bl	8001960 <display_StatusPage>
			  }
		  }
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 800505c:	f004 f9da 	bl	8009414 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	f242 720f 	movw	r2, #9999	@ 0x270f
 800506a:	4293      	cmp	r3, r2
 800506c:	d806      	bhi.n	800507c <main+0x4b4>
 800506e:	f004 f9d1 	bl	8009414 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005076:	4293      	cmp	r3, r2
 8005078:	f67f aefc 	bls.w	8004e74 <main+0x2ac>
		  if (!displayingSDStatus) {
 800507c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005080:	f083 0301 	eor.w	r3, r3, #1
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	f43f aef4 	beq.w	8004e74 <main+0x2ac>
			  display_setPage(0);
 800508c:	2000      	movs	r0, #0
 800508e:	f7fd fb71 	bl	8002774 <display_setPage>
  {
 8005092:	e6ef      	b.n	8004e74 <main+0x2ac>
		  break; // Do not continue with main loop.
 8005094:	bf00      	nop
 8005096:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 8005098:	4618      	mov	r0, r3
 800509a:	3768      	adds	r7, #104	@ 0x68
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	0801c110 	.word	0x0801c110
 80050a4:	0801c124 	.word	0x0801c124
 80050a8:	0801c13c 	.word	0x0801c13c

080050ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b094      	sub	sp, #80	@ 0x50
 80050b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80050b2:	f107 0318 	add.w	r3, r7, #24
 80050b6:	2238      	movs	r2, #56	@ 0x38
 80050b8:	2100      	movs	r1, #0
 80050ba:	4618      	mov	r0, r3
 80050bc:	f014 fd3f 	bl	8019b3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80050c0:	1d3b      	adds	r3, r7, #4
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	605a      	str	r2, [r3, #4]
 80050c8:	609a      	str	r2, [r3, #8]
 80050ca:	60da      	str	r2, [r3, #12]
 80050cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80050ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80050d2:	f009 fab7 	bl	800e644 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80050d6:	2302      	movs	r3, #2
 80050d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80050da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80050de:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80050e0:	2340      	movs	r3, #64	@ 0x40
 80050e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80050e4:	2302      	movs	r3, #2
 80050e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80050e8:	2302      	movs	r3, #2
 80050ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80050ec:	2301      	movs	r3, #1
 80050ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80050f0:	230c      	movs	r3, #12
 80050f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80050f4:	2302      	movs	r3, #2
 80050f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80050f8:	2304      	movs	r3, #4
 80050fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80050fc:	2302      	movs	r3, #2
 80050fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005100:	f107 0318 	add.w	r3, r7, #24
 8005104:	4618      	mov	r0, r3
 8005106:	f009 fb51 	bl	800e7ac <HAL_RCC_OscConfig>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8005110:	f000 fa8c 	bl	800562c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005114:	230f      	movs	r3, #15
 8005116:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8005118:	2301      	movs	r3, #1
 800511a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800511c:	2300      	movs	r3, #0
 800511e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005120:	2300      	movs	r3, #0
 8005122:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005124:	2300      	movs	r3, #0
 8005126:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005128:	1d3b      	adds	r3, r7, #4
 800512a:	2100      	movs	r1, #0
 800512c:	4618      	mov	r0, r3
 800512e:	f009 fe4f 	bl	800edd0 <HAL_RCC_ClockConfig>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005138:	f000 fa78 	bl	800562c <Error_Handler>
  }
}
 800513c:	bf00      	nop
 800513e:	3750      	adds	r7, #80	@ 0x50
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b08c      	sub	sp, #48	@ 0x30
 8005148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800514a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800514e:	2200      	movs	r2, #0
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	605a      	str	r2, [r3, #4]
 8005154:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005156:	1d3b      	adds	r3, r7, #4
 8005158:	2220      	movs	r2, #32
 800515a:	2100      	movs	r1, #0
 800515c:	4618      	mov	r0, r3
 800515e:	f014 fcee 	bl	8019b3e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005162:	4b32      	ldr	r3, [pc, #200]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005164:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005168:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800516a:	4b30      	ldr	r3, [pc, #192]	@ (800522c <MX_ADC1_Init+0xe8>)
 800516c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005170:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005172:	4b2e      	ldr	r3, [pc, #184]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005174:	2200      	movs	r2, #0
 8005176:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005178:	4b2c      	ldr	r3, [pc, #176]	@ (800522c <MX_ADC1_Init+0xe8>)
 800517a:	2200      	movs	r2, #0
 800517c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800517e:	4b2b      	ldr	r3, [pc, #172]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005180:	2200      	movs	r2, #0
 8005182:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005184:	4b29      	ldr	r3, [pc, #164]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005186:	2200      	movs	r2, #0
 8005188:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800518a:	4b28      	ldr	r3, [pc, #160]	@ (800522c <MX_ADC1_Init+0xe8>)
 800518c:	2204      	movs	r2, #4
 800518e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005190:	4b26      	ldr	r3, [pc, #152]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005192:	2200      	movs	r2, #0
 8005194:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005196:	4b25      	ldr	r3, [pc, #148]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005198:	2200      	movs	r2, #0
 800519a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800519c:	4b23      	ldr	r3, [pc, #140]	@ (800522c <MX_ADC1_Init+0xe8>)
 800519e:	2201      	movs	r2, #1
 80051a0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80051a2:	4b22      	ldr	r3, [pc, #136]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80051aa:	4b20      	ldr	r3, [pc, #128]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80051b0:	4b1e      	ldr	r3, [pc, #120]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80051b6:	4b1d      	ldr	r3, [pc, #116]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80051be:	4b1b      	ldr	r3, [pc, #108]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80051c4:	4b19      	ldr	r3, [pc, #100]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80051cc:	4817      	ldr	r0, [pc, #92]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051ce:	f004 fbc9 	bl	8009964 <HAL_ADC_Init>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80051d8:	f000 fa28 	bl	800562c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80051dc:	2300      	movs	r3, #0
 80051de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80051e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051e4:	4619      	mov	r1, r3
 80051e6:	4811      	ldr	r0, [pc, #68]	@ (800522c <MX_ADC1_Init+0xe8>)
 80051e8:	f005 fcce 	bl	800ab88 <HAL_ADCEx_MultiModeConfigChannel>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80051f2:	f000 fa1b 	bl	800562c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80051f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005230 <MX_ADC1_Init+0xec>)
 80051f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80051fa:	2306      	movs	r3, #6
 80051fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80051fe:	2300      	movs	r3, #0
 8005200:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005202:	237f      	movs	r3, #127	@ 0x7f
 8005204:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005206:	2304      	movs	r3, #4
 8005208:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800520a:	2300      	movs	r3, #0
 800520c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800520e:	1d3b      	adds	r3, r7, #4
 8005210:	4619      	mov	r1, r3
 8005212:	4806      	ldr	r0, [pc, #24]	@ (800522c <MX_ADC1_Init+0xe8>)
 8005214:	f004 ff00 	bl	800a018 <HAL_ADC_ConfigChannel>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800521e:	f000 fa05 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005222:	bf00      	nop
 8005224:	3730      	adds	r7, #48	@ 0x30
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	20001134 	.word	0x20001134
 8005230:	04300002 	.word	0x04300002

08005234 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08c      	sub	sp, #48	@ 0x30
 8005238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800523a:	463b      	mov	r3, r7
 800523c:	2230      	movs	r2, #48	@ 0x30
 800523e:	2100      	movs	r1, #0
 8005240:	4618      	mov	r0, r3
 8005242:	f014 fc7c 	bl	8019b3e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8005246:	4b1b      	ldr	r3, [pc, #108]	@ (80052b4 <MX_DAC1_Init+0x80>)
 8005248:	4a1b      	ldr	r2, [pc, #108]	@ (80052b8 <MX_DAC1_Init+0x84>)
 800524a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800524c:	4819      	ldr	r0, [pc, #100]	@ (80052b4 <MX_DAC1_Init+0x80>)
 800524e:	f005 fe4e 	bl	800aeee <HAL_DAC_Init>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8005258:	f000 f9e8 	bl	800562c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800525c:	2302      	movs	r3, #2
 800525e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005260:	2300      	movs	r3, #0
 8005262:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8005264:	2300      	movs	r3, #0
 8005266:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005268:	2300      	movs	r3, #0
 800526a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800526c:	2300      	movs	r3, #0
 800526e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8005270:	2300      	movs	r3, #0
 8005272:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005274:	2300      	movs	r3, #0
 8005276:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8005278:	2301      	movs	r3, #1
 800527a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800527c:	2300      	movs	r3, #0
 800527e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005280:	463b      	mov	r3, r7
 8005282:	2200      	movs	r2, #0
 8005284:	4619      	mov	r1, r3
 8005286:	480b      	ldr	r0, [pc, #44]	@ (80052b4 <MX_DAC1_Init+0x80>)
 8005288:	f005 feee 	bl	800b068 <HAL_DAC_ConfigChannel>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8005292:	f000 f9cb 	bl	800562c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005296:	463b      	mov	r3, r7
 8005298:	2210      	movs	r2, #16
 800529a:	4619      	mov	r1, r3
 800529c:	4805      	ldr	r0, [pc, #20]	@ (80052b4 <MX_DAC1_Init+0x80>)
 800529e:	f005 fee3 	bl	800b068 <HAL_DAC_ConfigChannel>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80052a8:	f000 f9c0 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80052ac:	bf00      	nop
 80052ae:	3730      	adds	r7, #48	@ 0x30
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	200011a0 	.word	0x200011a0
 80052b8:	50000800 	.word	0x50000800

080052bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80052c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005334 <MX_I2C1_Init+0x78>)
 80052c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80052c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005338 <MX_I2C1_Init+0x7c>)
 80052ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80052cc:	4b18      	ldr	r3, [pc, #96]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052d2:	4b17      	ldr	r3, [pc, #92]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052d8:	4b15      	ldr	r3, [pc, #84]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052da:	2200      	movs	r2, #0
 80052dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80052de:	4b14      	ldr	r3, [pc, #80]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80052e4:	4b12      	ldr	r3, [pc, #72]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052ea:	4b11      	ldr	r3, [pc, #68]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052f6:	480e      	ldr	r0, [pc, #56]	@ (8005330 <MX_I2C1_Init+0x74>)
 80052f8:	f006 fd54 	bl	800bda4 <HAL_I2C_Init>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005302:	f000 f993 	bl	800562c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005306:	2100      	movs	r1, #0
 8005308:	4809      	ldr	r0, [pc, #36]	@ (8005330 <MX_I2C1_Init+0x74>)
 800530a:	f007 fc03 	bl	800cb14 <HAL_I2CEx_ConfigAnalogFilter>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005314:	f000 f98a 	bl	800562c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005318:	2100      	movs	r1, #0
 800531a:	4805      	ldr	r0, [pc, #20]	@ (8005330 <MX_I2C1_Init+0x74>)
 800531c:	f007 fc45 	bl	800cbaa <HAL_I2CEx_ConfigDigitalFilter>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8005326:	f000 f981 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800532a:	bf00      	nop
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	200011b4 	.word	0x200011b4
 8005334:	40005400 	.word	0x40005400
 8005338:	00300617 	.word	0x00300617

0800533c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005340:	4b1b      	ldr	r3, [pc, #108]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005342:	4a1c      	ldr	r2, [pc, #112]	@ (80053b4 <MX_SPI1_Init+0x78>)
 8005344:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005346:	4b1a      	ldr	r3, [pc, #104]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005348:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800534c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800534e:	4b18      	ldr	r3, [pc, #96]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005350:	2200      	movs	r2, #0
 8005352:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005354:	4b16      	ldr	r3, [pc, #88]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005356:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800535a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800535c:	4b14      	ldr	r3, [pc, #80]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800535e:	2200      	movs	r2, #0
 8005360:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005362:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005364:	2200      	movs	r2, #0
 8005366:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005368:	4b11      	ldr	r3, [pc, #68]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800536a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800536e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005370:	4b0f      	ldr	r3, [pc, #60]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005372:	2228      	movs	r2, #40	@ 0x28
 8005374:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005376:	4b0e      	ldr	r3, [pc, #56]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005378:	2200      	movs	r2, #0
 800537a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800537c:	4b0c      	ldr	r3, [pc, #48]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800537e:	2200      	movs	r2, #0
 8005380:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005382:	4b0b      	ldr	r3, [pc, #44]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005384:	2200      	movs	r2, #0
 8005386:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800538a:	2207      	movs	r2, #7
 800538c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800538e:	4b08      	ldr	r3, [pc, #32]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005390:	2200      	movs	r2, #0
 8005392:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005394:	4b06      	ldr	r3, [pc, #24]	@ (80053b0 <MX_SPI1_Init+0x74>)
 8005396:	2208      	movs	r2, #8
 8005398:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800539a:	4805      	ldr	r0, [pc, #20]	@ (80053b0 <MX_SPI1_Init+0x74>)
 800539c:	f00a f924 	bl	800f5e8 <HAL_SPI_Init>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80053a6:	f000 f941 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20001208 	.word	0x20001208
 80053b4:	40013000 	.word	0x40013000

080053b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80053bc:	4b23      	ldr	r3, [pc, #140]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053be:	4a24      	ldr	r2, [pc, #144]	@ (8005450 <MX_USART1_UART_Init+0x98>)
 80053c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80053c2:	4b22      	ldr	r3, [pc, #136]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053c4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80053c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80053ca:	4b20      	ldr	r3, [pc, #128]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80053d0:	4b1e      	ldr	r3, [pc, #120]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80053d6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80053d8:	4b1c      	ldr	r3, [pc, #112]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053da:	2200      	movs	r2, #0
 80053dc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80053de:	4b1b      	ldr	r3, [pc, #108]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053e0:	220c      	movs	r2, #12
 80053e2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053e4:	4b19      	ldr	r3, [pc, #100]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80053ea:	4b18      	ldr	r3, [pc, #96]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80053f0:	4b16      	ldr	r3, [pc, #88]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80053f6:	4b15      	ldr	r3, [pc, #84]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80053fc:	4b13      	ldr	r3, [pc, #76]	@ (800544c <MX_USART1_UART_Init+0x94>)
 80053fe:	2200      	movs	r2, #0
 8005400:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005402:	4812      	ldr	r0, [pc, #72]	@ (800544c <MX_USART1_UART_Init+0x94>)
 8005404:	f00a fe94 	bl	8010130 <HAL_UART_Init>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800540e:	f000 f90d 	bl	800562c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005412:	2100      	movs	r1, #0
 8005414:	480d      	ldr	r0, [pc, #52]	@ (800544c <MX_USART1_UART_Init+0x94>)
 8005416:	f00c fa7c 	bl	8011912 <HAL_UARTEx_SetTxFifoThreshold>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8005420:	f000 f904 	bl	800562c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005424:	2100      	movs	r1, #0
 8005426:	4809      	ldr	r0, [pc, #36]	@ (800544c <MX_USART1_UART_Init+0x94>)
 8005428:	f00c fab1 	bl	801198e <HAL_UARTEx_SetRxFifoThreshold>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8005432:	f000 f8fb 	bl	800562c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005436:	4805      	ldr	r0, [pc, #20]	@ (800544c <MX_USART1_UART_Init+0x94>)
 8005438:	f00c fa32 	bl	80118a0 <HAL_UARTEx_DisableFifoMode>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8005442:	f000 f8f3 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	2000126c 	.word	0x2000126c
 8005450:	40013800 	.word	0x40013800

08005454 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800545a:	4b16      	ldr	r3, [pc, #88]	@ (80054b4 <MX_DMA_Init+0x60>)
 800545c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800545e:	4a15      	ldr	r2, [pc, #84]	@ (80054b4 <MX_DMA_Init+0x60>)
 8005460:	f043 0304 	orr.w	r3, r3, #4
 8005464:	6493      	str	r3, [r2, #72]	@ 0x48
 8005466:	4b13      	ldr	r3, [pc, #76]	@ (80054b4 <MX_DMA_Init+0x60>)
 8005468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800546a:	f003 0304 	and.w	r3, r3, #4
 800546e:	607b      	str	r3, [r7, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005472:	4b10      	ldr	r3, [pc, #64]	@ (80054b4 <MX_DMA_Init+0x60>)
 8005474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005476:	4a0f      	ldr	r2, [pc, #60]	@ (80054b4 <MX_DMA_Init+0x60>)
 8005478:	f043 0301 	orr.w	r3, r3, #1
 800547c:	6493      	str	r3, [r2, #72]	@ 0x48
 800547e:	4b0d      	ldr	r3, [pc, #52]	@ (80054b4 <MX_DMA_Init+0x60>)
 8005480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	603b      	str	r3, [r7, #0]
 8005488:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800548a:	2200      	movs	r2, #0
 800548c:	2100      	movs	r1, #0
 800548e:	200b      	movs	r0, #11
 8005490:	f005 fcf9 	bl	800ae86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005494:	200b      	movs	r0, #11
 8005496:	f005 fd10 	bl	800aeba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800549a:	2200      	movs	r2, #0
 800549c:	2100      	movs	r1, #0
 800549e:	200c      	movs	r0, #12
 80054a0:	f005 fcf1 	bl	800ae86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80054a4:	200c      	movs	r0, #12
 80054a6:	f005 fd08 	bl	800aeba <HAL_NVIC_EnableIRQ>

}
 80054aa:	bf00      	nop
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	40021000 	.word	0x40021000

080054b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b088      	sub	sp, #32
 80054bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054be:	f107 030c 	add.w	r3, r7, #12
 80054c2:	2200      	movs	r2, #0
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	605a      	str	r2, [r3, #4]
 80054c8:	609a      	str	r2, [r3, #8]
 80054ca:	60da      	str	r2, [r3, #12]
 80054cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80054ce:	4b54      	ldr	r3, [pc, #336]	@ (8005620 <MX_GPIO_Init+0x168>)
 80054d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054d2:	4a53      	ldr	r2, [pc, #332]	@ (8005620 <MX_GPIO_Init+0x168>)
 80054d4:	f043 0304 	orr.w	r3, r3, #4
 80054d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80054da:	4b51      	ldr	r3, [pc, #324]	@ (8005620 <MX_GPIO_Init+0x168>)
 80054dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054de:	f003 0304 	and.w	r3, r3, #4
 80054e2:	60bb      	str	r3, [r7, #8]
 80054e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80054e6:	4b4e      	ldr	r3, [pc, #312]	@ (8005620 <MX_GPIO_Init+0x168>)
 80054e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054ea:	4a4d      	ldr	r2, [pc, #308]	@ (8005620 <MX_GPIO_Init+0x168>)
 80054ec:	f043 0301 	orr.w	r3, r3, #1
 80054f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80054f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005620 <MX_GPIO_Init+0x168>)
 80054f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	607b      	str	r3, [r7, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80054fe:	4b48      	ldr	r3, [pc, #288]	@ (8005620 <MX_GPIO_Init+0x168>)
 8005500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005502:	4a47      	ldr	r2, [pc, #284]	@ (8005620 <MX_GPIO_Init+0x168>)
 8005504:	f043 0302 	orr.w	r3, r3, #2
 8005508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800550a:	4b45      	ldr	r3, [pc, #276]	@ (8005620 <MX_GPIO_Init+0x168>)
 800550c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	603b      	str	r3, [r7, #0]
 8005514:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8005516:	2200      	movs	r2, #0
 8005518:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 800551c:	4841      	ldr	r0, [pc, #260]	@ (8005624 <MX_GPIO_Init+0x16c>)
 800551e:	f006 fc29 	bl	800bd74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8005522:	2200      	movs	r2, #0
 8005524:	2107      	movs	r1, #7
 8005526:	4840      	ldr	r0, [pc, #256]	@ (8005628 <MX_GPIO_Init+0x170>)
 8005528:	f006 fc24 	bl	800bd74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800552c:	2200      	movs	r2, #0
 800552e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005532:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005536:	f006 fc1d 	bl	800bd74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 800553a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800553e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005540:	2300      	movs	r3, #0
 8005542:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005544:	2302      	movs	r3, #2
 8005546:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8005548:	f107 030c 	add.w	r3, r7, #12
 800554c:	4619      	mov	r1, r3
 800554e:	4835      	ldr	r0, [pc, #212]	@ (8005624 <MX_GPIO_Init+0x16c>)
 8005550:	f006 fa76 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8005554:	230c      	movs	r3, #12
 8005556:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005558:	2300      	movs	r3, #0
 800555a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005560:	f107 030c 	add.w	r3, r7, #12
 8005564:	4619      	mov	r1, r3
 8005566:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800556a:	f006 fa69 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 800556e:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8005572:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005574:	2301      	movs	r3, #1
 8005576:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005578:	2300      	movs	r3, #0
 800557a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800557c:	2300      	movs	r3, #0
 800557e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005580:	f107 030c 	add.w	r3, r7, #12
 8005584:	4619      	mov	r1, r3
 8005586:	4827      	ldr	r0, [pc, #156]	@ (8005624 <MX_GPIO_Init+0x16c>)
 8005588:	f006 fa5a 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 800558c:	2307      	movs	r3, #7
 800558e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005590:	2301      	movs	r3, #1
 8005592:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005594:	2300      	movs	r3, #0
 8005596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005598:	2300      	movs	r3, #0
 800559a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800559c:	f107 030c 	add.w	r3, r7, #12
 80055a0:	4619      	mov	r1, r3
 80055a2:	4821      	ldr	r0, [pc, #132]	@ (8005628 <MX_GPIO_Init+0x170>)
 80055a4:	f006 fa4c 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin BOOT0_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin|BOOT0_Pin;
 80055a8:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 80055ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055b2:	2300      	movs	r3, #0
 80055b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055b6:	f107 030c 	add.w	r3, r7, #12
 80055ba:	4619      	mov	r1, r3
 80055bc:	481a      	ldr	r0, [pc, #104]	@ (8005628 <MX_GPIO_Init+0x170>)
 80055be:	f006 fa3f 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 80055c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80055c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055c8:	2301      	movs	r3, #1
 80055ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055cc:	2300      	movs	r3, #0
 80055ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055d0:	2300      	movs	r3, #0
 80055d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80055d4:	f107 030c 	add.w	r3, r7, #12
 80055d8:	4619      	mov	r1, r3
 80055da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80055de:	f006 fa2f 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 80055e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055e8:	2300      	movs	r3, #0
 80055ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055ec:	2301      	movs	r3, #1
 80055ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80055f0:	f107 030c 	add.w	r3, r7, #12
 80055f4:	4619      	mov	r1, r3
 80055f6:	480b      	ldr	r0, [pc, #44]	@ (8005624 <MX_GPIO_Init+0x16c>)
 80055f8:	f006 fa22 	bl	800ba40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80055fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005600:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005602:	2300      	movs	r3, #0
 8005604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005606:	2302      	movs	r3, #2
 8005608:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 800560a:	f107 030c 	add.w	r3, r7, #12
 800560e:	4619      	mov	r1, r3
 8005610:	4805      	ldr	r0, [pc, #20]	@ (8005628 <MX_GPIO_Init+0x170>)
 8005612:	f006 fa15 	bl	800ba40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8005616:	bf00      	nop
 8005618:	3720      	adds	r7, #32
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40021000 	.word	0x40021000
 8005624:	48000800 	.word	0x48000800
 8005628:	48000400 	.word	0x48000400

0800562c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005630:	b672      	cpsid	i
}
 8005632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005634:	bf00      	nop
 8005636:	e7fd      	b.n	8005634 <Error_Handler+0x8>

08005638 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800563e:	4b0f      	ldr	r3, [pc, #60]	@ (800567c <HAL_MspInit+0x44>)
 8005640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005642:	4a0e      	ldr	r2, [pc, #56]	@ (800567c <HAL_MspInit+0x44>)
 8005644:	f043 0301 	orr.w	r3, r3, #1
 8005648:	6613      	str	r3, [r2, #96]	@ 0x60
 800564a:	4b0c      	ldr	r3, [pc, #48]	@ (800567c <HAL_MspInit+0x44>)
 800564c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	607b      	str	r3, [r7, #4]
 8005654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005656:	4b09      	ldr	r3, [pc, #36]	@ (800567c <HAL_MspInit+0x44>)
 8005658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800565a:	4a08      	ldr	r2, [pc, #32]	@ (800567c <HAL_MspInit+0x44>)
 800565c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005660:	6593      	str	r3, [r2, #88]	@ 0x58
 8005662:	4b06      	ldr	r3, [pc, #24]	@ (800567c <HAL_MspInit+0x44>)
 8005664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800566e:	f009 f88d 	bl	800e78c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	40021000 	.word	0x40021000

08005680 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b09c      	sub	sp, #112	@ 0x70
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005688:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	605a      	str	r2, [r3, #4]
 8005692:	609a      	str	r2, [r3, #8]
 8005694:	60da      	str	r2, [r3, #12]
 8005696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005698:	f107 0318 	add.w	r3, r7, #24
 800569c:	2244      	movs	r2, #68	@ 0x44
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f014 fa4c 	bl	8019b3e <memset>
  if(hadc->Instance==ADC1)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056ae:	d14d      	bne.n	800574c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80056b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80056b6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80056ba:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80056bc:	f107 0318 	add.w	r3, r7, #24
 80056c0:	4618      	mov	r0, r3
 80056c2:	f009 fda1 	bl	800f208 <HAL_RCCEx_PeriphCLKConfig>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80056cc:	f7ff ffae 	bl	800562c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80056d0:	4b20      	ldr	r3, [pc, #128]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 80056d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 80056d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80056da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 80056de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 80056ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ec:	4a19      	ldr	r2, [pc, #100]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 80056ee:	f043 0301 	orr.w	r3, r3, #1
 80056f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056f4:	4b17      	ldr	r3, [pc, #92]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 80056f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f8:	f003 0301 	and.w	r3, r3, #1
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005700:	4b14      	ldr	r3, [pc, #80]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 8005702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005704:	4a13      	ldr	r2, [pc, #76]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 8005706:	f043 0302 	orr.w	r3, r3, #2
 800570a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800570c:	4b11      	ldr	r3, [pc, #68]	@ (8005754 <HAL_ADC_MspInit+0xd4>)
 800570e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8005718:	2303      	movs	r3, #3
 800571a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800571c:	2303      	movs	r3, #3
 800571e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005720:	2300      	movs	r3, #0
 8005722:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005724:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005728:	4619      	mov	r1, r3
 800572a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800572e:	f006 f987 	bl	800ba40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8005732:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005736:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005738:	2303      	movs	r3, #3
 800573a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800573c:	2300      	movs	r3, #0
 800573e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005740:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005744:	4619      	mov	r1, r3
 8005746:	4804      	ldr	r0, [pc, #16]	@ (8005758 <HAL_ADC_MspInit+0xd8>)
 8005748:	f006 f97a 	bl	800ba40 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800574c:	bf00      	nop
 800574e:	3770      	adds	r7, #112	@ 0x70
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	40021000 	.word	0x40021000
 8005758:	48000400 	.word	0x48000400

0800575c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b08a      	sub	sp, #40	@ 0x28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005764:	f107 0314 	add.w	r3, r7, #20
 8005768:	2200      	movs	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
 800576c:	605a      	str	r2, [r3, #4]
 800576e:	609a      	str	r2, [r3, #8]
 8005770:	60da      	str	r2, [r3, #12]
 8005772:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a15      	ldr	r2, [pc, #84]	@ (80057d0 <HAL_DAC_MspInit+0x74>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d124      	bne.n	80057c8 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800577e:	4b15      	ldr	r3, [pc, #84]	@ (80057d4 <HAL_DAC_MspInit+0x78>)
 8005780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005782:	4a14      	ldr	r2, [pc, #80]	@ (80057d4 <HAL_DAC_MspInit+0x78>)
 8005784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800578a:	4b12      	ldr	r3, [pc, #72]	@ (80057d4 <HAL_DAC_MspInit+0x78>)
 800578c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800578e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005792:	613b      	str	r3, [r7, #16]
 8005794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005796:	4b0f      	ldr	r3, [pc, #60]	@ (80057d4 <HAL_DAC_MspInit+0x78>)
 8005798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800579a:	4a0e      	ldr	r2, [pc, #56]	@ (80057d4 <HAL_DAC_MspInit+0x78>)
 800579c:	f043 0301 	orr.w	r3, r3, #1
 80057a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057a2:	4b0c      	ldr	r3, [pc, #48]	@ (80057d4 <HAL_DAC_MspInit+0x78>)
 80057a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80057ae:	2330      	movs	r3, #48	@ 0x30
 80057b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057b2:	2303      	movs	r3, #3
 80057b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b6:	2300      	movs	r3, #0
 80057b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057ba:	f107 0314 	add.w	r3, r7, #20
 80057be:	4619      	mov	r1, r3
 80057c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80057c4:	f006 f93c 	bl	800ba40 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80057c8:	bf00      	nop
 80057ca:	3728      	adds	r7, #40	@ 0x28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	50000800 	.word	0x50000800
 80057d4:	40021000 	.word	0x40021000

080057d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b09c      	sub	sp, #112	@ 0x70
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80057e4:	2200      	movs	r2, #0
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	605a      	str	r2, [r3, #4]
 80057ea:	609a      	str	r2, [r3, #8]
 80057ec:	60da      	str	r2, [r3, #12]
 80057ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80057f0:	f107 0318 	add.w	r3, r7, #24
 80057f4:	2244      	movs	r2, #68	@ 0x44
 80057f6:	2100      	movs	r1, #0
 80057f8:	4618      	mov	r0, r3
 80057fa:	f014 f9a0 	bl	8019b3e <memset>
  if(hi2c->Instance==I2C1)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2d      	ldr	r2, [pc, #180]	@ (80058b8 <HAL_I2C_MspInit+0xe0>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d153      	bne.n	80058b0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005808:	2340      	movs	r3, #64	@ 0x40
 800580a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800580c:	2300      	movs	r3, #0
 800580e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005810:	f107 0318 	add.w	r3, r7, #24
 8005814:	4618      	mov	r0, r3
 8005816:	f009 fcf7 	bl	800f208 <HAL_RCCEx_PeriphCLKConfig>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005820:	f7ff ff04 	bl	800562c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005824:	4b25      	ldr	r3, [pc, #148]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 8005826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005828:	4a24      	ldr	r2, [pc, #144]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 800582a:	f043 0301 	orr.w	r3, r3, #1
 800582e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005830:	4b22      	ldr	r3, [pc, #136]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 8005832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800583c:	4b1f      	ldr	r3, [pc, #124]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 800583e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005840:	4a1e      	ldr	r2, [pc, #120]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 8005842:	f043 0302 	orr.w	r3, r3, #2
 8005846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005848:	4b1c      	ldr	r3, [pc, #112]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 800584a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	613b      	str	r3, [r7, #16]
 8005852:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005854:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005858:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800585a:	2312      	movs	r3, #18
 800585c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800585e:	2300      	movs	r3, #0
 8005860:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005862:	2300      	movs	r3, #0
 8005864:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005866:	2304      	movs	r3, #4
 8005868:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800586a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800586e:	4619      	mov	r1, r3
 8005870:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005874:	f006 f8e4 	bl	800ba40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005878:	2380      	movs	r3, #128	@ 0x80
 800587a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800587c:	2312      	movs	r3, #18
 800587e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005880:	2300      	movs	r3, #0
 8005882:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005884:	2300      	movs	r3, #0
 8005886:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005888:	2304      	movs	r3, #4
 800588a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800588c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005890:	4619      	mov	r1, r3
 8005892:	480b      	ldr	r0, [pc, #44]	@ (80058c0 <HAL_I2C_MspInit+0xe8>)
 8005894:	f006 f8d4 	bl	800ba40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005898:	4b08      	ldr	r3, [pc, #32]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 800589a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800589c:	4a07      	ldr	r2, [pc, #28]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 800589e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80058a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80058a4:	4b05      	ldr	r3, [pc, #20]	@ (80058bc <HAL_I2C_MspInit+0xe4>)
 80058a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058ac:	60fb      	str	r3, [r7, #12]
 80058ae:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80058b0:	bf00      	nop
 80058b2:	3770      	adds	r7, #112	@ 0x70
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40005400 	.word	0x40005400
 80058bc:	40021000 	.word	0x40021000
 80058c0:	48000400 	.word	0x48000400

080058c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b08a      	sub	sp, #40	@ 0x28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058cc:	f107 0314 	add.w	r3, r7, #20
 80058d0:	2200      	movs	r2, #0
 80058d2:	601a      	str	r2, [r3, #0]
 80058d4:	605a      	str	r2, [r3, #4]
 80058d6:	609a      	str	r2, [r3, #8]
 80058d8:	60da      	str	r2, [r3, #12]
 80058da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a25      	ldr	r2, [pc, #148]	@ (8005978 <HAL_SPI_MspInit+0xb4>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d144      	bne.n	8005970 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80058e6:	4b25      	ldr	r3, [pc, #148]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 80058e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ea:	4a24      	ldr	r2, [pc, #144]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 80058ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80058f2:	4b22      	ldr	r3, [pc, #136]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 80058f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058fa:	613b      	str	r3, [r7, #16]
 80058fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058fe:	4b1f      	ldr	r3, [pc, #124]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 8005900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005902:	4a1e      	ldr	r2, [pc, #120]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 8005904:	f043 0301 	orr.w	r3, r3, #1
 8005908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800590a:	4b1c      	ldr	r3, [pc, #112]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 800590c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005916:	4b19      	ldr	r3, [pc, #100]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 8005918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800591a:	4a18      	ldr	r2, [pc, #96]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 800591c:	f043 0302 	orr.w	r3, r3, #2
 8005920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005922:	4b16      	ldr	r3, [pc, #88]	@ (800597c <HAL_SPI_MspInit+0xb8>)
 8005924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	60bb      	str	r3, [r7, #8]
 800592c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800592e:	23c0      	movs	r3, #192	@ 0xc0
 8005930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005932:	2302      	movs	r3, #2
 8005934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005936:	2300      	movs	r3, #0
 8005938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800593a:	2300      	movs	r3, #0
 800593c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800593e:	2305      	movs	r3, #5
 8005940:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005942:	f107 0314 	add.w	r3, r7, #20
 8005946:	4619      	mov	r1, r3
 8005948:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800594c:	f006 f878 	bl	800ba40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005950:	2308      	movs	r3, #8
 8005952:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005954:	2302      	movs	r3, #2
 8005956:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005958:	2300      	movs	r3, #0
 800595a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800595c:	2300      	movs	r3, #0
 800595e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005960:	2305      	movs	r3, #5
 8005962:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005964:	f107 0314 	add.w	r3, r7, #20
 8005968:	4619      	mov	r1, r3
 800596a:	4805      	ldr	r0, [pc, #20]	@ (8005980 <HAL_SPI_MspInit+0xbc>)
 800596c:	f006 f868 	bl	800ba40 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005970:	bf00      	nop
 8005972:	3728      	adds	r7, #40	@ 0x28
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	40013000 	.word	0x40013000
 800597c:	40021000 	.word	0x40021000
 8005980:	48000400 	.word	0x48000400

08005984 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b09a      	sub	sp, #104	@ 0x68
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800598c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005990:	2200      	movs	r2, #0
 8005992:	601a      	str	r2, [r3, #0]
 8005994:	605a      	str	r2, [r3, #4]
 8005996:	609a      	str	r2, [r3, #8]
 8005998:	60da      	str	r2, [r3, #12]
 800599a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800599c:	f107 0310 	add.w	r3, r7, #16
 80059a0:	2244      	movs	r2, #68	@ 0x44
 80059a2:	2100      	movs	r1, #0
 80059a4:	4618      	mov	r0, r3
 80059a6:	f014 f8ca 	bl	8019b3e <memset>
  if(huart->Instance==USART1)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a4d      	ldr	r2, [pc, #308]	@ (8005ae4 <HAL_UART_MspInit+0x160>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	f040 8093 	bne.w	8005adc <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80059b6:	2301      	movs	r3, #1
 80059b8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80059ba:	2300      	movs	r3, #0
 80059bc:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80059be:	f107 0310 	add.w	r3, r7, #16
 80059c2:	4618      	mov	r0, r3
 80059c4:	f009 fc20 	bl	800f208 <HAL_RCCEx_PeriphCLKConfig>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80059ce:	f7ff fe2d 	bl	800562c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80059d2:	4b45      	ldr	r3, [pc, #276]	@ (8005ae8 <HAL_UART_MspInit+0x164>)
 80059d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059d6:	4a44      	ldr	r2, [pc, #272]	@ (8005ae8 <HAL_UART_MspInit+0x164>)
 80059d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80059de:	4b42      	ldr	r3, [pc, #264]	@ (8005ae8 <HAL_UART_MspInit+0x164>)
 80059e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059ea:	4b3f      	ldr	r3, [pc, #252]	@ (8005ae8 <HAL_UART_MspInit+0x164>)
 80059ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ee:	4a3e      	ldr	r2, [pc, #248]	@ (8005ae8 <HAL_UART_MspInit+0x164>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80059f6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ae8 <HAL_UART_MspInit+0x164>)
 80059f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	60bb      	str	r3, [r7, #8]
 8005a00:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8005a02:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005a06:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a08:	2302      	movs	r3, #2
 8005a0a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a10:	2300      	movs	r3, #0
 8005a12:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005a14:	2307      	movs	r3, #7
 8005a16:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a22:	f006 f80d 	bl	800ba40 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8005a26:	4b31      	ldr	r3, [pc, #196]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a28:	4a31      	ldr	r2, [pc, #196]	@ (8005af0 <HAL_UART_MspInit+0x16c>)
 8005a2a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a2e:	2218      	movs	r2, #24
 8005a30:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a32:	4b2e      	ldr	r3, [pc, #184]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a38:	4b2c      	ldr	r3, [pc, #176]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a40:	2280      	movs	r2, #128	@ 0x80
 8005a42:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a44:	4b29      	ldr	r3, [pc, #164]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a4a:	4b28      	ldr	r3, [pc, #160]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005a50:	4b26      	ldr	r3, [pc, #152]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005a56:	4b25      	ldr	r3, [pc, #148]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005a5c:	4823      	ldr	r0, [pc, #140]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a5e:	f005 fcbd 	bl	800b3dc <HAL_DMA_Init>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8005a68:	f7ff fde0 	bl	800562c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a1f      	ldr	r2, [pc, #124]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005a74:	4a1d      	ldr	r2, [pc, #116]	@ (8005aec <HAL_UART_MspInit+0x168>)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8005a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005a7c:	4a1e      	ldr	r2, [pc, #120]	@ (8005af8 <HAL_UART_MspInit+0x174>)
 8005a7e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005a80:	4b1c      	ldr	r3, [pc, #112]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005a82:	2219      	movs	r2, #25
 8005a84:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a86:	4b1b      	ldr	r3, [pc, #108]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005a88:	2210      	movs	r2, #16
 8005a8a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a8c:	4b19      	ldr	r3, [pc, #100]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005a8e:	2200      	movs	r2, #0
 8005a90:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a92:	4b18      	ldr	r3, [pc, #96]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005a94:	2280      	movs	r2, #128	@ 0x80
 8005a96:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a98:	4b16      	ldr	r3, [pc, #88]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a9e:	4b15      	ldr	r3, [pc, #84]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005aa4:	4b13      	ldr	r3, [pc, #76]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005aaa:	4b12      	ldr	r3, [pc, #72]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005ab0:	4810      	ldr	r0, [pc, #64]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005ab2:	f005 fc93 	bl	800b3dc <HAL_DMA_Init>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d001      	beq.n	8005ac0 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8005abc:	f7ff fdb6 	bl	800562c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005ac4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005ac6:	4a0b      	ldr	r2, [pc, #44]	@ (8005af4 <HAL_UART_MspInit+0x170>)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005acc:	2200      	movs	r2, #0
 8005ace:	2100      	movs	r1, #0
 8005ad0:	2025      	movs	r0, #37	@ 0x25
 8005ad2:	f005 f9d8 	bl	800ae86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005ad6:	2025      	movs	r0, #37	@ 0x25
 8005ad8:	f005 f9ef 	bl	800aeba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8005adc:	bf00      	nop
 8005ade:	3768      	adds	r7, #104	@ 0x68
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	40013800 	.word	0x40013800
 8005ae8:	40021000 	.word	0x40021000
 8005aec:	20001300 	.word	0x20001300
 8005af0:	40020008 	.word	0x40020008
 8005af4:	20001360 	.word	0x20001360
 8005af8:	4002001c 	.word	0x4002001c

08005afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005b00:	bf00      	nop
 8005b02:	e7fd      	b.n	8005b00 <NMI_Handler+0x4>

08005b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b04:	b480      	push	{r7}
 8005b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b08:	bf00      	nop
 8005b0a:	e7fd      	b.n	8005b08 <HardFault_Handler+0x4>

08005b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b10:	bf00      	nop
 8005b12:	e7fd      	b.n	8005b10 <MemManage_Handler+0x4>

08005b14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b14:	b480      	push	{r7}
 8005b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b18:	bf00      	nop
 8005b1a:	e7fd      	b.n	8005b18 <BusFault_Handler+0x4>

08005b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b20:	bf00      	nop
 8005b22:	e7fd      	b.n	8005b20 <UsageFault_Handler+0x4>

08005b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b28:	bf00      	nop
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b32:	b480      	push	{r7}
 8005b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b36:	bf00      	nop
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b44:	bf00      	nop
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b52:	f003 fc4d 	bl	80093f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b56:	bf00      	nop
 8005b58:	bd80      	pop	{r7, pc}
	...

08005b5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005b60:	4802      	ldr	r0, [pc, #8]	@ (8005b6c <DMA1_Channel1_IRQHandler+0x10>)
 8005b62:	f005 fe1e 	bl	800b7a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005b66:	bf00      	nop
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20001300 	.word	0x20001300

08005b70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005b74:	4802      	ldr	r0, [pc, #8]	@ (8005b80 <DMA1_Channel2_IRQHandler+0x10>)
 8005b76:	f005 fe14 	bl	800b7a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005b7a:	bf00      	nop
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	20001360 	.word	0x20001360

08005b84 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005b88:	4802      	ldr	r0, [pc, #8]	@ (8005b94 <USB_LP_IRQHandler+0x10>)
 8005b8a:	f007 f94a 	bl	800ce22 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8005b8e:	bf00      	nop
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	200038b0 	.word	0x200038b0

08005b98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005b9c:	480c      	ldr	r0, [pc, #48]	@ (8005bd0 <USART1_IRQHandler+0x38>)
 8005b9e:	f00a fb97 	bl	80102d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8005ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd0 <USART1_IRQHandler+0x38>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	69db      	ldr	r3, [r3, #28]
 8005ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bac:	2b40      	cmp	r3, #64	@ 0x40
 8005bae:	d10d      	bne.n	8005bcc <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8005bb0:	4b07      	ldr	r3, [pc, #28]	@ (8005bd0 <USART1_IRQHandler+0x38>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2240      	movs	r2, #64	@ 0x40
 8005bb6:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005bb8:	4b05      	ldr	r3, [pc, #20]	@ (8005bd0 <USART1_IRQHandler+0x38>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	4b04      	ldr	r3, [pc, #16]	@ (8005bd0 <USART1_IRQHandler+0x38>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bc6:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8005bc8:	f002 fb0a 	bl	80081e0 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8005bcc:	bf00      	nop
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	2000126c 	.word	0x2000126c

08005bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	af00      	add	r7, sp, #0
  return 1;
 8005bd8:	2301      	movs	r3, #1
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <_kill>:

int _kill(int pid, int sig)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005bee:	f013 fff9 	bl	8019be4 <__errno>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2216      	movs	r2, #22
 8005bf6:	601a      	str	r2, [r3, #0]
  return -1;
 8005bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3708      	adds	r7, #8
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <_exit>:

void _exit (int status)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff ffe7 	bl	8005be4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005c16:	bf00      	nop
 8005c18:	e7fd      	b.n	8005c16 <_exit+0x12>

08005c1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b086      	sub	sp, #24
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	60f8      	str	r0, [r7, #12]
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c26:	2300      	movs	r3, #0
 8005c28:	617b      	str	r3, [r7, #20]
 8005c2a:	e00a      	b.n	8005c42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005c2c:	f3af 8000 	nop.w
 8005c30:	4601      	mov	r1, r0
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	60ba      	str	r2, [r7, #8]
 8005c38:	b2ca      	uxtb	r2, r1
 8005c3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	617b      	str	r3, [r7, #20]
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	dbf0      	blt.n	8005c2c <_read+0x12>
  }

  return len;
 8005c4a:	687b      	ldr	r3, [r7, #4]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3718      	adds	r7, #24
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c60:	2300      	movs	r3, #0
 8005c62:	617b      	str	r3, [r7, #20]
 8005c64:	e009      	b.n	8005c7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	1c5a      	adds	r2, r3, #1
 8005c6a:	60ba      	str	r2, [r7, #8]
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	3301      	adds	r3, #1
 8005c78:	617b      	str	r3, [r7, #20]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	dbf1      	blt.n	8005c66 <_write+0x12>
  }
  return len;
 8005c82:	687b      	ldr	r3, [r7, #4]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3718      	adds	r7, #24
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <_close>:

int _close(int file)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005c94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005cb4:	605a      	str	r2, [r3, #4]
  return 0;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <_isatty>:

int _isatty(int file)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005ccc:	2301      	movs	r3, #1
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b085      	sub	sp, #20
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	60f8      	str	r0, [r7, #12]
 8005ce2:	60b9      	str	r1, [r7, #8]
 8005ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005cfc:	4a14      	ldr	r2, [pc, #80]	@ (8005d50 <_sbrk+0x5c>)
 8005cfe:	4b15      	ldr	r3, [pc, #84]	@ (8005d54 <_sbrk+0x60>)
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005d08:	4b13      	ldr	r3, [pc, #76]	@ (8005d58 <_sbrk+0x64>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d102      	bne.n	8005d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005d10:	4b11      	ldr	r3, [pc, #68]	@ (8005d58 <_sbrk+0x64>)
 8005d12:	4a12      	ldr	r2, [pc, #72]	@ (8005d5c <_sbrk+0x68>)
 8005d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005d16:	4b10      	ldr	r3, [pc, #64]	@ (8005d58 <_sbrk+0x64>)
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d207      	bcs.n	8005d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005d24:	f013 ff5e 	bl	8019be4 <__errno>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	220c      	movs	r2, #12
 8005d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d32:	e009      	b.n	8005d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005d34:	4b08      	ldr	r3, [pc, #32]	@ (8005d58 <_sbrk+0x64>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005d3a:	4b07      	ldr	r3, [pc, #28]	@ (8005d58 <_sbrk+0x64>)
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4413      	add	r3, r2
 8005d42:	4a05      	ldr	r2, [pc, #20]	@ (8005d58 <_sbrk+0x64>)
 8005d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005d46:	68fb      	ldr	r3, [r7, #12]
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3718      	adds	r7, #24
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	20008000 	.word	0x20008000
 8005d54:	00000400 	.word	0x00000400
 8005d58:	200013c0 	.word	0x200013c0
 8005d5c:	20003ef8 	.word	0x20003ef8

08005d60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005d60:	b480      	push	{r7}
 8005d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <SystemInit+0x20>)
 8005d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d6a:	4a05      	ldr	r2, [pc, #20]	@ (8005d80 <SystemInit+0x20>)
 8005d6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005d74:	bf00      	nop
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	e000ed00 	.word	0xe000ed00

08005d84 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7fa fa97 	bl	80002c0 <strlen>
 8005d92:	4603      	mov	r3, r0
 8005d94:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8005d96:	89fb      	ldrh	r3, [r7, #14]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f012 fc4a 	bl	8018634 <CDC_Transmit_FS>
}
 8005da0:	bf00      	nop
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b0a2      	sub	sp, #136	@ 0x88
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8005db0:	f107 0008 	add.w	r0, r7, #8
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a06      	ldr	r2, [pc, #24]	@ (8005dd0 <usb_serial_println+0x28>)
 8005db8:	2180      	movs	r1, #128	@ 0x80
 8005dba:	f013 fe0b 	bl	80199d4 <sniprintf>
	usb_serial_print(buffer);
 8005dbe:	f107 0308 	add.w	r3, r7, #8
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff ffde 	bl	8005d84 <usb_serial_print>
}
 8005dc8:	bf00      	nop
 8005dca:	3788      	adds	r7, #136	@ 0x88
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	0801c194 	.word	0x0801c194

08005dd4 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	4603      	mov	r3, r0
 8005ddc:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8005dde:	79fb      	ldrb	r3, [r7, #7]
 8005de0:	2b03      	cmp	r3, #3
 8005de2:	d813      	bhi.n	8005e0c <get_function_code+0x38>
 8005de4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dec <get_function_code+0x18>)
 8005de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dea:	bf00      	nop
 8005dec:	08005dfd 	.word	0x08005dfd
 8005df0:	08005e01 	.word	0x08005e01
 8005df4:	08005e05 	.word	0x08005e05
 8005df8:	08005e09 	.word	0x08005e09
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e006      	b.n	8005e0e <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8005e00:	2302      	movs	r3, #2
 8005e02:	e004      	b.n	8005e0e <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e002      	b.n	8005e0e <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8005e08:	2304      	movs	r3, #4
 8005e0a:	e000      	b.n	8005e0e <get_function_code+0x3a>
		default: return 0x00;
 8005e0c:	2300      	movs	r3, #0
	}
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop

08005e1c <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8005e28:	4b36      	ldr	r3, [pc, #216]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	f083 0301 	eor.w	r3, r3, #1
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d15a      	bne.n	8005eec <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8005e36:	887b      	ldrh	r3, [r7, #2]
 8005e38:	2b04      	cmp	r3, #4
 8005e3a:	d959      	bls.n	8005ef0 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	785b      	ldrb	r3, [r3, #1]
 8005e46:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8005e48:	4b2e      	ldr	r3, [pc, #184]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005e4a:	785b      	ldrb	r3, [r3, #1]
 8005e4c:	7bfa      	ldrb	r2, [r7, #15]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d150      	bne.n	8005ef4 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8005e52:	887b      	ldrh	r3, [r7, #2]
 8005e54:	3b01      	subs	r3, #1
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	4413      	add	r3, r2
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	b21b      	sxth	r3, r3
 8005e5e:	021b      	lsls	r3, r3, #8
 8005e60:	b21a      	sxth	r2, r3
 8005e62:	887b      	ldrh	r3, [r7, #2]
 8005e64:	3b02      	subs	r3, #2
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	440b      	add	r3, r1
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	b21b      	sxth	r3, r3
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	b21b      	sxth	r3, r3
 8005e72:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005e74:	887b      	ldrh	r3, [r7, #2]
 8005e76:	3b02      	subs	r3, #2
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 fe93 	bl	8006ba8 <modbus_crc16>
 8005e82:	4603      	mov	r3, r0
 8005e84:	461a      	mov	r2, r3
 8005e86:	89bb      	ldrh	r3, [r7, #12]
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d135      	bne.n	8005ef8 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8005e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005e8e:	789b      	ldrb	r3, [r3, #2]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff ff9f 	bl	8005dd4 <get_function_code>
 8005e96:	4603      	mov	r3, r0
 8005e98:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8005e9a:	7bba      	ldrb	r2, [r7, #14]
 8005e9c:	7afb      	ldrb	r3, [r7, #11]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d12c      	bne.n	8005efc <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8005ea2:	4b18      	ldr	r3, [pc, #96]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8005eaa:	4b16      	ldr	r3, [pc, #88]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	701a      	strb	r2, [r3, #0]
		return;
 8005eb0:	e025      	b.n	8005efe <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 8005eb2:	887b      	ldrh	r3, [r7, #2]
 8005eb4:	2b04      	cmp	r3, #4
 8005eb6:	d915      	bls.n	8005ee4 <modbus_master_handle_frame+0xc8>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3302      	adds	r3, #2
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d910      	bls.n	8005ee4 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3303      	adds	r3, #3
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	b21b      	sxth	r3, r3
 8005eca:	021b      	lsls	r3, r3, #8
 8005ecc:	b21a      	sxth	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	b21b      	sxth	r3, r3
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	b21b      	sxth	r3, r3
 8005eda:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8005edc:	4b09      	ldr	r3, [pc, #36]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	893a      	ldrh	r2, [r7, #8]
 8005ee2:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8005ee4:	4b07      	ldr	r3, [pc, #28]	@ (8005f04 <modbus_master_handle_frame+0xe8>)
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	701a      	strb	r2, [r3, #0]
 8005eea:	e008      	b.n	8005efe <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 8005eec:	bf00      	nop
 8005eee:	e006      	b.n	8005efe <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 8005ef0:	bf00      	nop
 8005ef2:	e004      	b.n	8005efe <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 8005ef4:	bf00      	nop
 8005ef6:	e002      	b.n	8005efe <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005ef8:	bf00      	nop
 8005efa:	e000      	b.n	8005efe <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8005efc:	bf00      	nop
}
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	200013c4 	.word	0x200013c4

08005f08 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	603b      	str	r3, [r7, #0]
 8005f10:	4603      	mov	r3, r0
 8005f12:	71fb      	strb	r3, [r7, #7]
 8005f14:	460b      	mov	r3, r1
 8005f16:	71bb      	strb	r3, [r7, #6]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8005f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <modbus_master_request_read+0x20>
 8005f24:	2300      	movs	r3, #0
 8005f26:	e030      	b.n	8005f8a <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8005f28:	79bb      	ldrb	r3, [r7, #6]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7ff ff52 	bl	8005dd4 <get_function_code>
 8005f30:	4603      	mov	r3, r0
 8005f32:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8005f34:	79fb      	ldrb	r3, [r7, #7]
 8005f36:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8005f38:	7dfb      	ldrb	r3, [r7, #23]
 8005f3a:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8005f3c:	88bb      	ldrh	r3, [r7, #4]
 8005f3e:	0a1b      	lsrs	r3, r3, #8
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8005f46:	88bb      	ldrh	r3, [r7, #4]
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8005f50:	2301      	movs	r3, #1
 8005f52:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005f54:	f107 030c 	add.w	r3, r7, #12
 8005f58:	2108      	movs	r1, #8
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 fe62 	bl	8006c24 <modbus_send_response>

	current_request.active = true;
 8005f60:	4b0c      	ldr	r3, [pc, #48]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f62:	2201      	movs	r2, #1
 8005f64:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8005f66:	4a0b      	ldr	r2, [pc, #44]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f68:	79fb      	ldrb	r3, [r7, #7]
 8005f6a:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005f6c:	4a09      	ldr	r2, [pc, #36]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f6e:	79bb      	ldrb	r3, [r7, #6]
 8005f70:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8005f72:	4a08      	ldr	r2, [pc, #32]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f74:	88bb      	ldrh	r3, [r7, #4]
 8005f76:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005f78:	4a06      	ldr	r2, [pc, #24]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8005f7e:	f000 fea7 	bl	8006cd0 <get_ms>
 8005f82:	4603      	mov	r3, r0
 8005f84:	4a03      	ldr	r2, [pc, #12]	@ (8005f94 <modbus_master_request_read+0x8c>)
 8005f86:	6093      	str	r3, [r2, #8]

	return true;
 8005f88:	2301      	movs	r3, #1
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	200013c4 	.word	0x200013c4

08005f98 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 8005f9e:	f000 fe97 	bl	8006cd0 <get_ms>
 8005fa2:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8005fa4:	4b08      	ldr	r3, [pc, #32]	@ (8005fc8 <modbus_master_poll_timeout+0x30>)
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d008      	beq.n	8005fbe <modbus_master_poll_timeout+0x26>
 8005fac:	4b06      	ldr	r3, [pc, #24]	@ (8005fc8 <modbus_master_poll_timeout+0x30>)
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	2bc8      	cmp	r3, #200	@ 0xc8
 8005fb6:	d902      	bls.n	8005fbe <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8005fb8:	4b03      	ldr	r3, [pc, #12]	@ (8005fc8 <modbus_master_poll_timeout+0x30>)
 8005fba:	2200      	movs	r2, #0
 8005fbc:	701a      	strb	r2, [r3, #0]
	}
}
 8005fbe:	bf00      	nop
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	200013c4 	.word	0x200013c4

08005fcc <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
	return current_request.active;
 8005fd0:	4b03      	ldr	r3, [pc, #12]	@ (8005fe0 <modbus_master_is_busy+0x14>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	200013c4 	.word	0x200013c4

08005fe4 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	4603      	mov	r3, r0
 8005fec:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8005fee:	4a04      	ldr	r2, [pc, #16]	@ (8006000 <modbus_Setup+0x1c>)
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	7013      	strb	r3, [r2, #0]
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr
 8006000:	200013d4 	.word	0x200013d4

08006004 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8006004:	b580      	push	{r7, lr}
 8006006:	b0e0      	sub	sp, #384	@ 0x180
 8006008:	af00      	add	r7, sp, #0
 800600a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800600e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006012:	6018      	str	r0, [r3, #0]
 8006014:	460a      	mov	r2, r1
 8006016:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800601a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800601e:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8006020:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006024:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	2b05      	cmp	r3, #5
 800602c:	f240 85a5 	bls.w	8006b7a <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8006030:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006034:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8006040:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006044:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	785b      	ldrb	r3, [r3, #1]
 800604c:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8006050:	4bcb      	ldr	r3, [pc, #812]	@ (8006380 <modbus_slave_handle_frame+0x37c>)
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8006058:	429a      	cmp	r2, r3
 800605a:	f040 8590 	bne.w	8006b7e <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800605e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006062:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8006066:	881b      	ldrh	r3, [r3, #0]
 8006068:	3b01      	subs	r3, #1
 800606a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800606e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8006072:	6812      	ldr	r2, [r2, #0]
 8006074:	4413      	add	r3, r2
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	b21b      	sxth	r3, r3
 800607a:	021b      	lsls	r3, r3, #8
 800607c:	b21a      	sxth	r2, r3
 800607e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006082:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	3b02      	subs	r3, #2
 800608a:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800608e:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8006092:	6809      	ldr	r1, [r1, #0]
 8006094:	440b      	add	r3, r1
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	b21b      	sxth	r3, r3
 800609a:	4313      	orrs	r3, r2
 800609c:	b21b      	sxth	r3, r3
 800609e:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80060a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060a6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80060aa:	881b      	ldrh	r3, [r3, #0]
 80060ac:	3b02      	subs	r3, #2
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80060b8:	4611      	mov	r1, r2
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	f000 fd74 	bl	8006ba8 <modbus_crc16>
 80060c0:	4603      	mov	r3, r0
 80060c2:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80060c6:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80060ca:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80060ce:	429a      	cmp	r2, r3
 80060d0:	f040 8557 	bne.w	8006b82 <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80060d4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80060d8:	3b01      	subs	r3, #1
 80060da:	2b0f      	cmp	r3, #15
 80060dc:	f200 853f 	bhi.w	8006b5e <modbus_slave_handle_frame+0xb5a>
 80060e0:	a201      	add	r2, pc, #4	@ (adr r2, 80060e8 <modbus_slave_handle_frame+0xe4>)
 80060e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e6:	bf00      	nop
 80060e8:	08006129 	.word	0x08006129
 80060ec:	080062d1 	.word	0x080062d1
 80060f0:	08006485 	.word	0x08006485
 80060f4:	080065ef 	.word	0x080065ef
 80060f8:	08006765 	.word	0x08006765
 80060fc:	08006811 	.word	0x08006811
 8006100:	08006b5f 	.word	0x08006b5f
 8006104:	08006b5f 	.word	0x08006b5f
 8006108:	08006b5f 	.word	0x08006b5f
 800610c:	08006b5f 	.word	0x08006b5f
 8006110:	08006b5f 	.word	0x08006b5f
 8006114:	08006b5f 	.word	0x08006b5f
 8006118:	08006b5f 	.word	0x08006b5f
 800611c:	08006b5f 	.word	0x08006b5f
 8006120:	080068a9 	.word	0x080068a9
 8006124:	08006a1d 	.word	0x08006a1d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8006128:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800612c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	3302      	adds	r3, #2
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	b21b      	sxth	r3, r3
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	b21a      	sxth	r2, r3
 800613c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006140:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3303      	adds	r3, #3
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	b21b      	sxth	r3, r3
 800614c:	4313      	orrs	r3, r2
 800614e:	b21b      	sxth	r3, r3
 8006150:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8006154:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006158:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3304      	adds	r3, #4
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	b21b      	sxth	r3, r3
 8006164:	021b      	lsls	r3, r3, #8
 8006166:	b21a      	sxth	r2, r3
 8006168:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800616c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3305      	adds	r3, #5
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	b21b      	sxth	r3, r3
 8006178:	4313      	orrs	r3, r2
 800617a:	b21b      	sxth	r3, r3
 800617c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8006180:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8006184:	2b00      	cmp	r3, #0
 8006186:	d003      	beq.n	8006190 <modbus_slave_handle_frame+0x18c>
 8006188:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800618c:	2b20      	cmp	r3, #32
 800618e:	d909      	bls.n	80061a4 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006190:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006194:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006198:	2203      	movs	r2, #3
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fd6c 	bl	8006c78 <modbus_send_exception>
				return;
 80061a0:	f000 bcf0 	b.w	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80061a4:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80061a8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80061ac:	4413      	add	r3, r2
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	3b01      	subs	r3, #1
 80061b2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80061b6:	4b73      	ldr	r3, [pc, #460]	@ (8006384 <modbus_slave_handle_frame+0x380>)
 80061b8:	881b      	ldrh	r3, [r3, #0]
 80061ba:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80061be:	429a      	cmp	r2, r3
 80061c0:	d309      	bcc.n	80061d6 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80061c2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80061c6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80061ca:	2202      	movs	r2, #2
 80061cc:	4618      	mov	r0, r3
 80061ce:	f000 fd53 	bl	8006c78 <modbus_send_exception>
				return;
 80061d2:	f000 bcd7 	b.w	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80061d6:	4b6a      	ldr	r3, [pc, #424]	@ (8006380 <modbus_slave_handle_frame+0x37c>)
 80061d8:	781a      	ldrb	r2, [r3, #0]
 80061da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80061e2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80061e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80061ec:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80061f0:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80061f2:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80061f6:	3307      	adds	r3, #7
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	da00      	bge.n	80061fe <modbus_slave_handle_frame+0x1fa>
 80061fc:	3307      	adds	r3, #7
 80061fe:	10db      	asrs	r3, r3, #3
 8006200:	b2da      	uxtb	r2, r3
 8006202:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006206:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800620a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800620c:	2303      	movs	r3, #3
 800620e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8006212:	2300      	movs	r3, #0
 8006214:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8006218:	2300      	movs	r3, #0
 800621a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800621e:	2300      	movs	r3, #0
 8006220:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8006224:	e044      	b.n	80062b0 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8006226:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800622a:	4618      	mov	r0, r3
 800622c:	f7fd f894 	bl	8003358 <io_coil_read>
 8006230:	4603      	mov	r3, r0
 8006232:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8006236:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800623a:	2b01      	cmp	r3, #1
 800623c:	d10b      	bne.n	8006256 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800623e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8006242:	2201      	movs	r2, #1
 8006244:	fa02 f303 	lsl.w	r3, r2, r3
 8006248:	b25a      	sxtb	r2, r3
 800624a:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 800624e:	4313      	orrs	r3, r2
 8006250:	b25b      	sxtb	r3, r3
 8006252:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8006256:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800625a:	3301      	adds	r3, #1
 800625c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8006260:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8006264:	2b08      	cmp	r3, #8
 8006266:	d006      	beq.n	8006276 <modbus_slave_handle_frame+0x272>
 8006268:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800626c:	3b01      	subs	r3, #1
 800626e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8006272:	429a      	cmp	r2, r3
 8006274:	d112      	bne.n	800629c <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8006276:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800627a:	1c5a      	adds	r2, r3, #1
 800627c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8006280:	4619      	mov	r1, r3
 8006282:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006286:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800628a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800628e:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8006290:	2300      	movs	r3, #0
 8006292:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8006296:	2300      	movs	r3, #0
 8006298:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 800629c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80062a0:	3301      	adds	r3, #1
 80062a2:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80062a6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80062aa:	3301      	adds	r3, #1
 80062ac:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80062b0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80062b4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80062b8:	429a      	cmp	r2, r3
 80062ba:	dbb4      	blt.n	8006226 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80062bc:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80062c0:	f107 030c 	add.w	r3, r7, #12
 80062c4:	4611      	mov	r1, r2
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 fcac 	bl	8006c24 <modbus_send_response>
 80062cc:	f000 bc5a 	b.w	8006b84 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80062d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80062d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3302      	adds	r3, #2
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	b21b      	sxth	r3, r3
 80062e0:	021b      	lsls	r3, r3, #8
 80062e2:	b21a      	sxth	r2, r3
 80062e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80062e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	3303      	adds	r3, #3
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	b21b      	sxth	r3, r3
 80062f4:	4313      	orrs	r3, r2
 80062f6:	b21b      	sxth	r3, r3
 80062f8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 80062fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006300:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3304      	adds	r3, #4
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	b21b      	sxth	r3, r3
 800630c:	021b      	lsls	r3, r3, #8
 800630e:	b21a      	sxth	r2, r3
 8006310:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006314:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3305      	adds	r3, #5
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	b21b      	sxth	r3, r3
 8006320:	4313      	orrs	r3, r2
 8006322:	b21b      	sxth	r3, r3
 8006324:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8006328:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800632c:	2b00      	cmp	r3, #0
 800632e:	d003      	beq.n	8006338 <modbus_slave_handle_frame+0x334>
 8006330:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8006334:	2b04      	cmp	r3, #4
 8006336:	d909      	bls.n	800634c <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006338:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800633c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006340:	2203      	movs	r2, #3
 8006342:	4618      	mov	r0, r3
 8006344:	f000 fc98 	bl	8006c78 <modbus_send_exception>
				return;
 8006348:	f000 bc1c 	b.w	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 800634c:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8006350:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8006354:	4413      	add	r3, r2
 8006356:	b29b      	uxth	r3, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 800635e:	4b0a      	ldr	r3, [pc, #40]	@ (8006388 <modbus_slave_handle_frame+0x384>)
 8006360:	881b      	ldrh	r3, [r3, #0]
 8006362:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8006366:	429a      	cmp	r2, r3
 8006368:	d310      	bcc.n	800638c <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800636a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800636e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006372:	2202      	movs	r2, #2
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fc7f 	bl	8006c78 <modbus_send_exception>
				return;
 800637a:	f000 bc03 	b.w	8006b84 <modbus_slave_handle_frame+0xb80>
 800637e:	bf00      	nop
 8006380:	200013d4 	.word	0x200013d4
 8006384:	20000c40 	.word	0x20000c40
 8006388:	20000c64 	.word	0x20000c64
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800638c:	4bc3      	ldr	r3, [pc, #780]	@ (800669c <modbus_slave_handle_frame+0x698>)
 800638e:	781a      	ldrb	r2, [r3, #0]
 8006390:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006394:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006398:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800639a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800639e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80063a2:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80063a6:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80063a8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80063ac:	3307      	adds	r3, #7
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	da00      	bge.n	80063b4 <modbus_slave_handle_frame+0x3b0>
 80063b2:	3307      	adds	r3, #7
 80063b4:	10db      	asrs	r3, r3, #3
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80063bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80063c0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80063c2:	2303      	movs	r3, #3
 80063c4:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80063c8:	2300      	movs	r3, #0
 80063ca:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80063ce:	2300      	movs	r3, #0
 80063d0:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80063d4:	2300      	movs	r3, #0
 80063d6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80063da:	e044      	b.n	8006466 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80063dc:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7fd f879 	bl	80034d8 <io_discrete_in_read>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80063ec:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d10b      	bne.n	800640c <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80063f4:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80063f8:	2201      	movs	r2, #1
 80063fa:	fa02 f303 	lsl.w	r3, r2, r3
 80063fe:	b25a      	sxtb	r2, r3
 8006400:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8006404:	4313      	orrs	r3, r2
 8006406:	b25b      	sxtb	r3, r3
 8006408:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 800640c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8006410:	3301      	adds	r3, #1
 8006412:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8006416:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800641a:	2b08      	cmp	r3, #8
 800641c:	d006      	beq.n	800642c <modbus_slave_handle_frame+0x428>
 800641e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8006422:	3b01      	subs	r3, #1
 8006424:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8006428:	429a      	cmp	r2, r3
 800642a:	d112      	bne.n	8006452 <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800642c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8006430:	1c5a      	adds	r2, r3, #1
 8006432:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8006436:	4619      	mov	r1, r3
 8006438:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800643c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006440:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8006444:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8006446:	2300      	movs	r3, #0
 8006448:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 800644c:	2300      	movs	r3, #0
 800644e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8006452:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006456:	3301      	adds	r3, #1
 8006458:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 800645c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8006460:	3301      	adds	r3, #1
 8006462:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8006466:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800646a:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800646e:	429a      	cmp	r2, r3
 8006470:	dbb4      	blt.n	80063dc <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8006472:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006476:	f107 030c 	add.w	r3, r7, #12
 800647a:	4611      	mov	r1, r2
 800647c:	4618      	mov	r0, r3
 800647e:	f000 fbd1 	bl	8006c24 <modbus_send_response>
 8006482:	e37f      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8006484:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006488:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	3302      	adds	r3, #2
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	b21b      	sxth	r3, r3
 8006494:	021b      	lsls	r3, r3, #8
 8006496:	b21a      	sxth	r2, r3
 8006498:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800649c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	3303      	adds	r3, #3
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	b21b      	sxth	r3, r3
 80064a8:	4313      	orrs	r3, r2
 80064aa:	b21b      	sxth	r3, r3
 80064ac:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80064b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80064b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	3304      	adds	r3, #4
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	b21b      	sxth	r3, r3
 80064c0:	021b      	lsls	r3, r3, #8
 80064c2:	b21a      	sxth	r2, r3
 80064c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80064c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3305      	adds	r3, #5
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	b21b      	sxth	r3, r3
 80064d4:	4313      	orrs	r3, r2
 80064d6:	b21b      	sxth	r3, r3
 80064d8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80064dc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <modbus_slave_handle_frame+0x4ec>
 80064e4:	4b6e      	ldr	r3, [pc, #440]	@ (80066a0 <modbus_slave_handle_frame+0x69c>)
 80064e6:	881b      	ldrh	r3, [r3, #0]
 80064e8:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d908      	bls.n	8006502 <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064f0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80064f4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80064f8:	2203      	movs	r2, #3
 80064fa:	4618      	mov	r0, r3
 80064fc:	f000 fbbc 	bl	8006c78 <modbus_send_exception>
				return;
 8006500:	e340      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8006502:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8006506:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800650a:	4413      	add	r3, r2
 800650c:	b29b      	uxth	r3, r3
 800650e:	3b01      	subs	r3, #1
 8006510:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8006514:	4b62      	ldr	r3, [pc, #392]	@ (80066a0 <modbus_slave_handle_frame+0x69c>)
 8006516:	881b      	ldrh	r3, [r3, #0]
 8006518:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 800651c:	429a      	cmp	r2, r3
 800651e:	d308      	bcc.n	8006532 <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006520:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006524:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006528:	2202      	movs	r2, #2
 800652a:	4618      	mov	r0, r3
 800652c:	f000 fba4 	bl	8006c78 <modbus_send_exception>
				return;
 8006530:	e328      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006532:	4b5a      	ldr	r3, [pc, #360]	@ (800669c <modbus_slave_handle_frame+0x698>)
 8006534:	781a      	ldrb	r2, [r3, #0]
 8006536:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800653a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800653e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8006540:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006544:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006548:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800654c:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 800654e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006552:	b2db      	uxtb	r3, r3
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	b2da      	uxtb	r2, r3
 8006558:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800655c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006560:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8006562:	2303      	movs	r3, #3
 8006564:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8006568:	2300      	movs	r3, #0
 800656a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800656e:	e02f      	b.n	80065d0 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8006570:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8006574:	4618      	mov	r0, r3
 8006576:	f7fd f9f7 	bl	8003968 <io_holding_reg_read>
 800657a:	4603      	mov	r3, r0
 800657c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8006580:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006584:	0a1b      	lsrs	r3, r3, #8
 8006586:	b299      	uxth	r1, r3
 8006588:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8006592:	461a      	mov	r2, r3
 8006594:	b2c9      	uxtb	r1, r1
 8006596:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800659a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800659e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80065a0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80065aa:	461a      	mov	r2, r3
 80065ac:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80065b0:	b2d9      	uxtb	r1, r3
 80065b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80065b6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80065ba:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80065bc:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80065c0:	3301      	adds	r3, #1
 80065c2:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80065c6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80065ca:	3301      	adds	r3, #1
 80065cc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80065d0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80065d4:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80065d8:	429a      	cmp	r2, r3
 80065da:	dbc9      	blt.n	8006570 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80065dc:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80065e0:	f107 030c 	add.w	r3, r7, #12
 80065e4:	4611      	mov	r1, r2
 80065e6:	4618      	mov	r0, r3
 80065e8:	f000 fb1c 	bl	8006c24 <modbus_send_response>
 80065ec:	e2ca      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80065ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80065f2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3302      	adds	r3, #2
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	b21b      	sxth	r3, r3
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	b21a      	sxth	r2, r3
 8006602:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006606:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3303      	adds	r3, #3
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	b21b      	sxth	r3, r3
 8006612:	4313      	orrs	r3, r2
 8006614:	b21b      	sxth	r3, r3
 8006616:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800661a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800661e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3304      	adds	r3, #4
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	b21b      	sxth	r3, r3
 800662a:	021b      	lsls	r3, r3, #8
 800662c:	b21a      	sxth	r2, r3
 800662e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006632:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3305      	adds	r3, #5
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	b21b      	sxth	r3, r3
 800663e:	4313      	orrs	r3, r2
 8006640:	b21b      	sxth	r3, r3
 8006642:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8006646:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800664a:	2b00      	cmp	r3, #0
 800664c:	d005      	beq.n	800665a <modbus_slave_handle_frame+0x656>
 800664e:	4b15      	ldr	r3, [pc, #84]	@ (80066a4 <modbus_slave_handle_frame+0x6a0>)
 8006650:	881b      	ldrh	r3, [r3, #0]
 8006652:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8006656:	429a      	cmp	r2, r3
 8006658:	d908      	bls.n	800666c <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800665a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800665e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006662:	2203      	movs	r2, #3
 8006664:	4618      	mov	r0, r3
 8006666:	f000 fb07 	bl	8006c78 <modbus_send_exception>
				return;
 800666a:	e28b      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800666c:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8006670:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8006674:	4413      	add	r3, r2
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800667e:	4b09      	ldr	r3, [pc, #36]	@ (80066a4 <modbus_slave_handle_frame+0x6a0>)
 8006680:	881b      	ldrh	r3, [r3, #0]
 8006682:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8006686:	429a      	cmp	r2, r3
 8006688:	d30e      	bcc.n	80066a8 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800668a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800668e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006692:	2202      	movs	r2, #2
 8006694:	4618      	mov	r0, r3
 8006696:	f000 faef 	bl	8006c78 <modbus_send_exception>
				return;
 800669a:	e273      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
 800669c:	200013d4 	.word	0x200013d4
 80066a0:	20000df0 	.word	0x20000df0
 80066a4:	20000f74 	.word	0x20000f74
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80066a8:	4bb2      	ldr	r3, [pc, #712]	@ (8006974 <modbus_slave_handle_frame+0x970>)
 80066aa:	781a      	ldrb	r2, [r3, #0]
 80066ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80066b0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80066b4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80066b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80066ba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80066be:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80066c2:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80066c4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	005b      	lsls	r3, r3, #1
 80066cc:	b2da      	uxtb	r2, r3
 80066ce:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80066d2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80066d6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80066d8:	2303      	movs	r3, #3
 80066da:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80066de:	2300      	movs	r3, #0
 80066e0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80066e4:	e02f      	b.n	8006746 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80066e6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fd fc4a 	bl	8003f84 <io_input_reg_read>
 80066f0:	4603      	mov	r3, r0
 80066f2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80066f6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80066fa:	0a1b      	lsrs	r3, r3, #8
 80066fc:	b299      	uxth	r1, r3
 80066fe:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8006702:	1c5a      	adds	r2, r3, #1
 8006704:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8006708:	461a      	mov	r2, r3
 800670a:	b2c9      	uxtb	r1, r1
 800670c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006710:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006714:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8006716:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8006720:	461a      	mov	r2, r3
 8006722:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006726:	b2d9      	uxtb	r1, r3
 8006728:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800672c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006730:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8006732:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8006736:	3301      	adds	r3, #1
 8006738:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 800673c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8006740:	3301      	adds	r3, #1
 8006742:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8006746:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800674a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800674e:	429a      	cmp	r2, r3
 8006750:	dbc9      	blt.n	80066e6 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8006752:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8006756:	f107 030c 	add.w	r3, r7, #12
 800675a:	4611      	mov	r1, r2
 800675c:	4618      	mov	r0, r3
 800675e:	f000 fa61 	bl	8006c24 <modbus_send_response>
 8006762:	e20f      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8006764:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006768:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	3302      	adds	r3, #2
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	b21b      	sxth	r3, r3
 8006774:	021b      	lsls	r3, r3, #8
 8006776:	b21a      	sxth	r2, r3
 8006778:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800677c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3303      	adds	r3, #3
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	b21b      	sxth	r3, r3
 8006788:	4313      	orrs	r3, r2
 800678a:	b21b      	sxth	r3, r3
 800678c:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8006790:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006794:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3304      	adds	r3, #4
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	b21b      	sxth	r3, r3
 80067a0:	021b      	lsls	r3, r3, #8
 80067a2:	b21a      	sxth	r2, r3
 80067a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80067a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3305      	adds	r3, #5
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	b21b      	sxth	r3, r3
 80067b4:	4313      	orrs	r3, r2
 80067b6:	b21b      	sxth	r3, r3
 80067b8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80067bc:	4b6e      	ldr	r3, [pc, #440]	@ (8006978 <modbus_slave_handle_frame+0x974>)
 80067be:	881b      	ldrh	r3, [r3, #0]
 80067c0:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d308      	bcc.n	80067da <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80067c8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80067cc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80067d0:	2202      	movs	r2, #2
 80067d2:	4618      	mov	r0, r3
 80067d4:	f000 fa50 	bl	8006c78 <modbus_send_exception>
				return;
 80067d8:	e1d4      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80067da:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80067de:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80067e2:	bf0c      	ite	eq
 80067e4:	2301      	moveq	r3, #1
 80067e6:	2300      	movne	r3, #0
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80067ee:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80067f2:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80067f6:	4611      	mov	r1, r2
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7fc fdcd 	bl	8003398 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80067fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006802:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006806:	2106      	movs	r1, #6
 8006808:	6818      	ldr	r0, [r3, #0]
 800680a:	f000 fa0b 	bl	8006c24 <modbus_send_response>
			break;
 800680e:	e1b9      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8006810:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006814:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3302      	adds	r3, #2
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	b21b      	sxth	r3, r3
 8006820:	021b      	lsls	r3, r3, #8
 8006822:	b21a      	sxth	r2, r3
 8006824:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006828:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	3303      	adds	r3, #3
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	b21b      	sxth	r3, r3
 8006834:	4313      	orrs	r3, r2
 8006836:	b21b      	sxth	r3, r3
 8006838:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800683c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006840:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	3304      	adds	r3, #4
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	b21b      	sxth	r3, r3
 800684c:	021b      	lsls	r3, r3, #8
 800684e:	b21a      	sxth	r2, r3
 8006850:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006854:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3305      	adds	r3, #5
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	b21b      	sxth	r3, r3
 8006860:	4313      	orrs	r3, r2
 8006862:	b21b      	sxth	r3, r3
 8006864:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8006868:	4b44      	ldr	r3, [pc, #272]	@ (800697c <modbus_slave_handle_frame+0x978>)
 800686a:	881b      	ldrh	r3, [r3, #0]
 800686c:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8006870:	429a      	cmp	r2, r3
 8006872:	d308      	bcc.n	8006886 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006874:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006878:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800687c:	2202      	movs	r2, #2
 800687e:	4618      	mov	r0, r3
 8006880:	f000 f9fa 	bl	8006c78 <modbus_send_exception>
				return;
 8006884:	e17e      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8006886:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800688a:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800688e:	4611      	mov	r1, r2
 8006890:	4618      	mov	r0, r3
 8006892:	f7fd f889 	bl	80039a8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006896:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800689a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800689e:	2106      	movs	r1, #6
 80068a0:	6818      	ldr	r0, [r3, #0]
 80068a2:	f000 f9bf 	bl	8006c24 <modbus_send_response>
			break;
 80068a6:	e16d      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80068a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80068ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	3302      	adds	r3, #2
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	b21b      	sxth	r3, r3
 80068b8:	021b      	lsls	r3, r3, #8
 80068ba:	b21a      	sxth	r2, r3
 80068bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80068c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3303      	adds	r3, #3
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	b21b      	sxth	r3, r3
 80068cc:	4313      	orrs	r3, r2
 80068ce:	b21b      	sxth	r3, r3
 80068d0:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80068d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80068d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	3304      	adds	r3, #4
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	b21b      	sxth	r3, r3
 80068e4:	021b      	lsls	r3, r3, #8
 80068e6:	b21a      	sxth	r2, r3
 80068e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80068ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3305      	adds	r3, #5
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	b21b      	sxth	r3, r3
 80068f8:	4313      	orrs	r3, r2
 80068fa:	b21b      	sxth	r3, r3
 80068fc:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8006900:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006904:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	799b      	ldrb	r3, [r3, #6]
 800690c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8006910:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006914:	3307      	adds	r3, #7
 8006916:	2b00      	cmp	r3, #0
 8006918:	da00      	bge.n	800691c <modbus_slave_handle_frame+0x918>
 800691a:	3307      	adds	r3, #7
 800691c:	10db      	asrs	r3, r3, #3
 800691e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8006922:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006926:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800692a:	4413      	add	r3, r2
 800692c:	4a12      	ldr	r2, [pc, #72]	@ (8006978 <modbus_slave_handle_frame+0x974>)
 800692e:	8812      	ldrh	r2, [r2, #0]
 8006930:	4293      	cmp	r3, r2
 8006932:	dd08      	ble.n	8006946 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006934:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006938:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800693c:	2202      	movs	r2, #2
 800693e:	4618      	mov	r0, r3
 8006940:	f000 f99a 	bl	8006c78 <modbus_send_exception>
				return;
 8006944:	e11e      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8006946:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800694a:	b29b      	uxth	r3, r3
 800694c:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8006950:	429a      	cmp	r2, r3
 8006952:	d008      	beq.n	8006966 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006954:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006958:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800695c:	2203      	movs	r2, #3
 800695e:	4618      	mov	r0, r3
 8006960:	f000 f98a 	bl	8006c78 <modbus_send_exception>
				return;
 8006964:	e10e      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8006966:	2307      	movs	r3, #7
 8006968:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 800696c:	2300      	movs	r3, #0
 800696e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8006972:	e044      	b.n	80069fe <modbus_slave_handle_frame+0x9fa>
 8006974:	200013d4 	.word	0x200013d4
 8006978:	20000c40 	.word	0x20000c40
 800697c:	20000df0 	.word	0x20000df0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8006980:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006984:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006988:	4413      	add	r3, r2
 800698a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 800698e:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006992:	08db      	lsrs	r3, r3, #3
 8006994:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8006998:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800699c:	f003 0307 	and.w	r3, r3, #7
 80069a0:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80069a4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80069a8:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80069ac:	4413      	add	r3, r2
 80069ae:	461a      	mov	r2, r3
 80069b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80069b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4413      	add	r3, r2
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	461a      	mov	r2, r3
 80069c0:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80069c4:	fa42 f303 	asr.w	r3, r2, r3
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80069d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	bf14      	ite	ne
 80069da:	2301      	movne	r3, #1
 80069dc:	2300      	moveq	r3, #0
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80069e4:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80069e8:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80069ec:	4611      	mov	r1, r2
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fc fcd2 	bl	8003398 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80069f4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80069f8:	3301      	adds	r3, #1
 80069fa:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80069fe:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8006a02:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d3ba      	bcc.n	8006980 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006a0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006a0e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006a12:	2106      	movs	r1, #6
 8006a14:	6818      	ldr	r0, [r3, #0]
 8006a16:	f000 f905 	bl	8006c24 <modbus_send_response>
			break;
 8006a1a:	e0b3      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8006a1c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006a20:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	3302      	adds	r3, #2
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	b21b      	sxth	r3, r3
 8006a2c:	021b      	lsls	r3, r3, #8
 8006a2e:	b21a      	sxth	r2, r3
 8006a30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006a34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3303      	adds	r3, #3
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	b21b      	sxth	r3, r3
 8006a40:	4313      	orrs	r3, r2
 8006a42:	b21b      	sxth	r3, r3
 8006a44:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8006a48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006a4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3304      	adds	r3, #4
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	b21b      	sxth	r3, r3
 8006a58:	021b      	lsls	r3, r3, #8
 8006a5a:	b21a      	sxth	r2, r3
 8006a5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006a60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3305      	adds	r3, #5
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	b21b      	sxth	r3, r3
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	b21b      	sxth	r3, r3
 8006a70:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8006a74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006a78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	799b      	ldrb	r3, [r3, #6]
 8006a80:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8006a84:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8006a88:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006a8c:	4413      	add	r3, r2
 8006a8e:	4a3f      	ldr	r2, [pc, #252]	@ (8006b8c <modbus_slave_handle_frame+0xb88>)
 8006a90:	8812      	ldrh	r2, [r2, #0]
 8006a92:	4293      	cmp	r3, r2
 8006a94:	dd08      	ble.n	8006aa8 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006a96:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006a9a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f000 f8e9 	bl	8006c78 <modbus_send_exception>
				return;
 8006aa6:	e06d      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8006aa8:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8006aac:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006ab0:	005b      	lsls	r3, r3, #1
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d008      	beq.n	8006ac8 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ab6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006aba:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006abe:	2203      	movs	r2, #3
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f000 f8d9 	bl	8006c78 <modbus_send_exception>
				return;
 8006ac6:	e05d      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8006ac8:	2307      	movs	r3, #7
 8006aca:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006ad4:	e034      	b.n	8006b40 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8006ad6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8006ae0:	4413      	add	r3, r2
 8006ae2:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8006ae6:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006aea:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006aee:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8006af2:	6812      	ldr	r2, [r2, #0]
 8006af4:	4413      	add	r3, r2
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	b21b      	sxth	r3, r3
 8006afa:	021b      	lsls	r3, r3, #8
 8006afc:	b21a      	sxth	r2, r3
 8006afe:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006b02:	3301      	adds	r3, #1
 8006b04:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006b08:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8006b0c:	6809      	ldr	r1, [r1, #0]
 8006b0e:	440b      	add	r3, r1
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	b21b      	sxth	r3, r3
 8006b14:	4313      	orrs	r3, r2
 8006b16:	b21b      	sxth	r3, r3
 8006b18:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8006b1c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8006b20:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8006b24:	4611      	mov	r1, r2
 8006b26:	4618      	mov	r0, r3
 8006b28:	f7fc ff3e 	bl	80039a8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8006b2c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006b30:	3302      	adds	r3, #2
 8006b32:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8006b36:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006b40:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006b44:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	dbc4      	blt.n	8006ad6 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006b4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006b50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006b54:	2106      	movs	r1, #6
 8006b56:	6818      	ldr	r0, [r3, #0]
 8006b58:	f000 f864 	bl	8006c24 <modbus_send_response>
			break;
 8006b5c:	e012      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8006b5e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006b62:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8006b66:	881a      	ldrh	r2, [r3, #0]
 8006b68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006b6c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006b70:	4611      	mov	r1, r2
 8006b72:	6818      	ldr	r0, [r3, #0]
 8006b74:	f000 f8b4 	bl	8006ce0 <modbus_vendor_handle_frame>
			break;
 8006b78:	e004      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8006b7a:	bf00      	nop
 8006b7c:	e002      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8006b7e:	bf00      	nop
 8006b80:	e000      	b.n	8006b84 <modbus_slave_handle_frame+0xb80>
		return;
 8006b82:	bf00      	nop
		}
	}
}
 8006b84:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	20000df0 	.word	0x20000df0

08006b90 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8006b90:	b480      	push	{r7}
 8006b92:	af00      	add	r7, sp, #0
	return slave_address;
 8006b94:	4b03      	ldr	r3, [pc, #12]	@ (8006ba4 <modbusGetSlaveAddress+0x14>)
 8006b96:	781b      	ldrb	r3, [r3, #0]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	200013d4 	.word	0x200013d4

08006ba8 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8006bb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006bb8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8006bba:	2300      	movs	r3, #0
 8006bbc:	81bb      	strh	r3, [r7, #12]
 8006bbe:	e026      	b.n	8006c0e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8006bc0:	89bb      	ldrh	r3, [r7, #12]
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	461a      	mov	r2, r3
 8006bca:	89fb      	ldrh	r3, [r7, #14]
 8006bcc:	4053      	eors	r3, r2
 8006bce:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	72fb      	strb	r3, [r7, #11]
 8006bd4:	e015      	b.n	8006c02 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8006bd6:	89fb      	ldrh	r3, [r7, #14]
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00a      	beq.n	8006bf6 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8006be0:	89fb      	ldrh	r3, [r7, #14]
 8006be2:	085b      	lsrs	r3, r3, #1
 8006be4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8006be6:	89fb      	ldrh	r3, [r7, #14]
 8006be8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8006bec:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8006bf0:	43db      	mvns	r3, r3
 8006bf2:	81fb      	strh	r3, [r7, #14]
 8006bf4:	e002      	b.n	8006bfc <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8006bf6:	89fb      	ldrh	r3, [r7, #14]
 8006bf8:	085b      	lsrs	r3, r3, #1
 8006bfa:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8006bfc:	7afb      	ldrb	r3, [r7, #11]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	72fb      	strb	r3, [r7, #11]
 8006c02:	7afb      	ldrb	r3, [r7, #11]
 8006c04:	2b07      	cmp	r3, #7
 8006c06:	d9e6      	bls.n	8006bd6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8006c08:	89bb      	ldrh	r3, [r7, #12]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	81bb      	strh	r3, [r7, #12]
 8006c0e:	89ba      	ldrh	r2, [r7, #12]
 8006c10:	887b      	ldrh	r3, [r7, #2]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d3d4      	bcc.n	8006bc0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8006c16:	89fb      	ldrh	r3, [r7, #14]
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8006c30:	887b      	ldrh	r3, [r7, #2]
 8006c32:	4619      	mov	r1, r3
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f7ff ffb7 	bl	8006ba8 <modbus_crc16>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8006c3e:	887b      	ldrh	r3, [r7, #2]
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	807a      	strh	r2, [r7, #2]
 8006c44:	461a      	mov	r2, r3
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4413      	add	r3, r2
 8006c4a:	89fa      	ldrh	r2, [r7, #14]
 8006c4c:	b2d2      	uxtb	r2, r2
 8006c4e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8006c50:	89fb      	ldrh	r3, [r7, #14]
 8006c52:	0a1b      	lsrs	r3, r3, #8
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	887b      	ldrh	r3, [r7, #2]
 8006c58:	1c59      	adds	r1, r3, #1
 8006c5a:	8079      	strh	r1, [r7, #2]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	440b      	add	r3, r1
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8006c66:	887b      	ldrh	r3, [r7, #2]
 8006c68:	4619      	mov	r1, r3
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f001 fa02 	bl	8008074 <RS485_Transmit>
}
 8006c70:	bf00      	nop
 8006c72:	3710      	adds	r7, #16
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b084      	sub	sp, #16
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	4603      	mov	r3, r0
 8006c80:	71fb      	strb	r3, [r7, #7]
 8006c82:	460b      	mov	r3, r1
 8006c84:	71bb      	strb	r3, [r7, #6]
 8006c86:	4613      	mov	r3, r2
 8006c88:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8006c8a:	79fb      	ldrb	r3, [r7, #7]
 8006c8c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8006c8e:	79bb      	ldrb	r3, [r7, #6]
 8006c90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8006c98:	797b      	ldrb	r3, [r7, #5]
 8006c9a:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8006c9c:	f107 0308 	add.w	r3, r7, #8
 8006ca0:	2103      	movs	r1, #3
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7ff ff80 	bl	8006ba8 <modbus_crc16>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8006cac:	89fb      	ldrh	r3, [r7, #14]
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8006cb2:	89fb      	ldrh	r3, [r7, #14]
 8006cb4:	0a1b      	lsrs	r3, r3, #8
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8006cbc:	f107 0308 	add.w	r3, r7, #8
 8006cc0:	2105      	movs	r1, #5
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f001 f9d6 	bl	8008074 <RS485_Transmit>
}
 8006cc8:	bf00      	nop
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <get_ms>:



uint32_t get_ms(void) {
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8006cd4:	f002 fb9e 	bl	8009414 <HAL_GetTick>
 8006cd8:	4603      	mov	r3, r0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	bd80      	pop	{r7, pc}
	...

08006ce0 <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b0f8      	sub	sp, #480	@ 0x1e0
 8006ce4:	af02      	add	r7, sp, #8
 8006ce6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cee:	6018      	str	r0, [r3, #0]
 8006cf0:	460a      	mov	r2, r1
 8006cf2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cf6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006cfa:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8006cfc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d00:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	785b      	ldrb	r3, [r3, #1]
 8006d08:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
	uint8_t slave_address = modbusGetSlaveAddress();
 8006d0c:	f7ff ff40 	bl	8006b90 <modbusGetSlaveAddress>
 8006d10:	4603      	mov	r3, r0
 8006d12:	f887 31d1 	strb.w	r3, [r7, #465]	@ 0x1d1

	switch (function) {
 8006d16:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 8006d1a:	3b65      	subs	r3, #101	@ 0x65
 8006d1c:	2b0e      	cmp	r3, #14
 8006d1e:	f201 812a 	bhi.w	8007f76 <modbus_vendor_handle_frame+0x1296>
 8006d22:	a201      	add	r2, pc, #4	@ (adr r2, 8006d28 <modbus_vendor_handle_frame+0x48>)
 8006d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d28:	08006d65 	.word	0x08006d65
 8006d2c:	080070ef 	.word	0x080070ef
 8006d30:	0800715d 	.word	0x0800715d
 8006d34:	080073af 	.word	0x080073af
 8006d38:	0800746f 	.word	0x0800746f
 8006d3c:	0800753d 	.word	0x0800753d
 8006d40:	080076c7 	.word	0x080076c7
 8006d44:	08007803 	.word	0x08007803
 8006d48:	08007905 	.word	0x08007905
 8006d4c:	080079b1 	.word	0x080079b1
 8006d50:	08007aa9 	.word	0x08007aa9
 8006d54:	08007bab 	.word	0x08007bab
 8006d58:	08007cad 	.word	0x08007cad
 8006d5c:	08007dcb 	.word	0x08007dcb
 8006d60:	08007ecd 	.word	0x08007ecd
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8006d64:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d68:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006d6c:	881b      	ldrh	r3, [r3, #0]
 8006d6e:	2b16      	cmp	r3, #22
 8006d70:	d009      	beq.n	8006d86 <modbus_vendor_handle_frame+0xa6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d72:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d76:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d7a:	2203      	movs	r2, #3
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7ff ff7b 	bl	8006c78 <modbus_send_exception>
				return;
 8006d82:	f001 b901 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8006d86:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d8a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	789b      	ldrb	r3, [r3, #2]
 8006d92:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8006d96:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3303      	adds	r3, #3
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	b21b      	sxth	r3, r3
 8006da6:	021b      	lsls	r3, r3, #8
 8006da8:	b21a      	sxth	r2, r3
 8006daa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3304      	adds	r3, #4
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	b21b      	sxth	r3, r3
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	b21b      	sxth	r3, r3
 8006dbe:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 8006dc2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dc6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	795b      	ldrb	r3, [r3, #5]
 8006dce:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8006dd2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dd6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	3306      	adds	r3, #6
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	b21b      	sxth	r3, r3
 8006de2:	021b      	lsls	r3, r3, #8
 8006de4:	b21a      	sxth	r2, r3
 8006de6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	3307      	adds	r3, #7
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	b21b      	sxth	r3, r3
 8006df6:	4313      	orrs	r3, r2
 8006df8:	b21b      	sxth	r3, r3
 8006dfa:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 8006dfe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e02:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	7a1b      	ldrb	r3, [r3, #8]
 8006e0a:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8006e0e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e12:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	3309      	adds	r3, #9
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	b21b      	sxth	r3, r3
 8006e1e:	021b      	lsls	r3, r3, #8
 8006e20:	b21a      	sxth	r2, r3
 8006e22:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e26:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	330a      	adds	r3, #10
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	b21b      	sxth	r3, r3
 8006e32:	4313      	orrs	r3, r2
 8006e34:	b21b      	sxth	r3, r3
 8006e36:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 8006e3a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e3e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	7adb      	ldrb	r3, [r3, #11]
 8006e46:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8006e4a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e4e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	330c      	adds	r3, #12
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	b21b      	sxth	r3, r3
 8006e5a:	021b      	lsls	r3, r3, #8
 8006e5c:	b21a      	sxth	r2, r3
 8006e5e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e62:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	330d      	adds	r3, #13
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	b21b      	sxth	r3, r3
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	b21b      	sxth	r3, r3
 8006e72:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 8006e76:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e7a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	7b9b      	ldrb	r3, [r3, #14]
 8006e82:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 8006e86:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e8a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	7bdb      	ldrb	r3, [r3, #15]
 8006e92:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8006e96:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3310      	adds	r3, #16
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	b21b      	sxth	r3, r3
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	b21a      	sxth	r2, r3
 8006eaa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006eae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3311      	adds	r3, #17
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	b21b      	sxth	r3, r3
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	b21b      	sxth	r3, r3
 8006ebe:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8006ec2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ec6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3312      	adds	r3, #18
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	b21b      	sxth	r3, r3
 8006ed2:	021b      	lsls	r3, r3, #8
 8006ed4:	b21a      	sxth	r2, r3
 8006ed6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006eda:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3313      	adds	r3, #19
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	b21b      	sxth	r3, r3
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	b21b      	sxth	r3, r3
 8006eea:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8006eee:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00b      	beq.n	8006f0e <modbus_vendor_handle_frame+0x22e>
 8006ef6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8006efa:	2b06      	cmp	r3, #6
 8006efc:	d807      	bhi.n	8006f0e <modbus_vendor_handle_frame+0x22e>
 8006efe:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d003      	beq.n	8006f0e <modbus_vendor_handle_frame+0x22e>
 8006f06:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006f0a:	2b06      	cmp	r3, #6
 8006f0c:	d909      	bls.n	8006f22 <modbus_vendor_handle_frame+0x242>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f0e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f12:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f16:	2203      	movs	r2, #3
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7ff fead 	bl	8006c78 <modbus_send_exception>
				return;
 8006f1e:	f001 b833 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8006f22:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d011      	beq.n	8006f4e <modbus_vendor_handle_frame+0x26e>
 8006f2a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <modbus_vendor_handle_frame+0x25a>
 8006f32:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006f36:	2b06      	cmp	r3, #6
 8006f38:	d909      	bls.n	8006f4e <modbus_vendor_handle_frame+0x26e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f3a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f3e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f42:	2203      	movs	r2, #3
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff fe97 	bl	8006c78 <modbus_send_exception>
				return;
 8006f4a:	f001 b81d 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8006f4e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d003      	beq.n	8006f5e <modbus_vendor_handle_frame+0x27e>
 8006f56:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006f5a:	2b06      	cmp	r3, #6
 8006f5c:	d909      	bls.n	8006f72 <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f5e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f62:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f66:	2203      	movs	r2, #3
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7ff fe85 	bl	8006c78 <modbus_send_exception>
				return;
 8006f6e:	f001 b80b 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8006f72:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d011      	beq.n	8006f9e <modbus_vendor_handle_frame+0x2be>
 8006f7a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d003      	beq.n	8006f8a <modbus_vendor_handle_frame+0x2aa>
 8006f82:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006f86:	2b06      	cmp	r3, #6
 8006f88:	d909      	bls.n	8006f9e <modbus_vendor_handle_frame+0x2be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f8a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f8e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f92:	2203      	movs	r2, #3
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7ff fe6f 	bl	8006c78 <modbus_send_exception>
				return;
 8006f9a:	f000 bff5 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8006f9e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <modbus_vendor_handle_frame+0x2ce>
 8006fa6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006faa:	2b03      	cmp	r3, #3
 8006fac:	d909      	bls.n	8006fc2 <modbus_vendor_handle_frame+0x2e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006fae:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006fb2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006fb6:	2203      	movs	r2, #3
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f7ff fe5d 	bl	8006c78 <modbus_send_exception>
				return;
 8006fbe:	f000 bfe3 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8006fc2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 8006fcc:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 8006fd6:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 8006fe0:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 8006fea:	2300      	movs	r3, #0
 8006fec:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			ComparisonOp op2 = 0;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			if (joinRaw != 1) {
 8006ff6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d009      	beq.n	8007012 <modbus_vendor_handle_frame+0x332>
				input_type2 = input_type2Raw - 1;
 8006ffe:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8007002:	3b01      	subs	r3, #1
 8007004:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
				op2 = op2Raw - 1;
 8007008:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800700c:	3b01      	subs	r3, #1
 800700e:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			}


			LogicRule newRule = {
 8007012:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 8007016:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 800701a:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 800701e:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8007022:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8007026:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 800702a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800702e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8007032:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 8007036:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800703a:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800703e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8007042:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 8007046:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800704a:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 800704e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8007052:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8007056:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 800705a:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 800705e:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8007062:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8007066:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800706a:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 800706e:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8007072:	2301      	movs	r3, #1
 8007074:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5

			bool status = automation_add_rule(newRule);
 8007078:	466b      	mov	r3, sp
 800707a:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 800707e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007082:	6018      	str	r0, [r3, #0]
 8007084:	3304      	adds	r3, #4
 8007086:	8019      	strh	r1, [r3, #0]
 8007088:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800708c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800708e:	f7fa f8bd 	bl	800120c <automation_add_rule>
 8007092:	4603      	mov	r3, r0
 8007094:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 8007098:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 800709c:	f083 0301 	eor.w	r3, r3, #1
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d002      	beq.n	80070ac <modbus_vendor_handle_frame+0x3cc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 80070a6:	2300      	movs	r3, #0
 80070a8:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80070ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070b0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070b4:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80070b8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80070ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070be:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070c2:	2265      	movs	r2, #101	@ 0x65
 80070c4:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80070c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070ca:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070ce:	f897 21d5 	ldrb.w	r2, [r7, #469]	@ 0x1d5
 80070d2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80070d4:	2303      	movs	r3, #3
 80070d6:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80070da:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80070de:	f107 030c 	add.w	r3, r7, #12
 80070e2:	4611      	mov	r1, r2
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7ff fd9d 	bl	8006c24 <modbus_send_response>
 80070ea:	f000 bf4d 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80070ee:	f7fa f8cd 	bl	800128c <automation_get_rule_count>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 80070f8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070fc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007100:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007104:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8007106:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800710a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800710e:	2265      	movs	r2, #101	@ 0x65
 8007110:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8007112:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007116:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800711a:	2202      	movs	r2, #2
 800711c:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800711e:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8007122:	0a1b      	lsrs	r3, r3, #8
 8007124:	b29b      	uxth	r3, r3
 8007126:	b2da      	uxtb	r2, r3
 8007128:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800712c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007130:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8007132:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8007136:	b2da      	uxtb	r2, r3
 8007138:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800713c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007140:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8007142:	2305      	movs	r3, #5
 8007144:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8007148:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800714c:	f107 030c 	add.w	r3, r7, #12
 8007150:	4611      	mov	r1, r2
 8007152:	4618      	mov	r0, r3
 8007154:	f7ff fd66 	bl	8006c24 <modbus_send_response>
			break;
 8007158:	f000 bf16 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 800715c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007160:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	2b06      	cmp	r3, #6
 8007168:	d009      	beq.n	800717e <modbus_vendor_handle_frame+0x49e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800716a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800716e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007172:	2203      	movs	r2, #3
 8007174:	4618      	mov	r0, r3
 8007176:	f7ff fd7f 	bl	8006c78 <modbus_send_exception>
				return;
 800717a:	f000 bf05 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800717e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007182:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3302      	adds	r3, #2
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	b21b      	sxth	r3, r3
 800718e:	021b      	lsls	r3, r3, #8
 8007190:	b21a      	sxth	r2, r3
 8007192:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007196:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	3303      	adds	r3, #3
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	b21b      	sxth	r3, r3
 80071a2:	4313      	orrs	r3, r2
 80071a4:	b21b      	sxth	r3, r3
 80071a6:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80071aa:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 80071ae:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 80071b2:	4611      	mov	r1, r2
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fa f875 	bl	80012a4 <automation_get_rule>
 80071ba:	4603      	mov	r3, r0
 80071bc:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 80071c0:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80071c4:	f083 0301 	eor.w	r3, r3, #1
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d009      	beq.n	80071e2 <modbus_vendor_handle_frame+0x502>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80071ce:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80071d2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80071d6:	2204      	movs	r2, #4
 80071d8:	4618      	mov	r0, r3
 80071da:	f7ff fd4d 	bl	8006c78 <modbus_send_exception>
				return;
 80071de:	f000 bed3 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80071e2:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 80071e6:	3301      	adds	r3, #1
 80071e8:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80071ec:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80071f0:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80071f4:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 80071f8:	3301      	adds	r3, #1
 80071fa:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80071fe:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8007202:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8007206:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800720a:	3301      	adds	r3, #1
 800720c:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8007210:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8007214:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8007218:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 800721c:	3301      	adds	r3, #1
 800721e:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8007222:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8007226:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 800722a:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 800722e:	3301      	adds	r3, #1
 8007230:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8007234:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8007238:	3301      	adds	r3, #1
 800723a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 800723e:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8007242:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 8007246:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 800724a:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 800724e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007252:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007256:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800725a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 800725c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007260:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007264:	2267      	movs	r2, #103	@ 0x67
 8007266:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8007268:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800726c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007270:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8007274:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8007276:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800727a:	0a1b      	lsrs	r3, r3, #8
 800727c:	b29b      	uxth	r3, r3
 800727e:	b2da      	uxtb	r2, r3
 8007280:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007284:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007288:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800728a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800728e:	b2da      	uxtb	r2, r3
 8007290:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007294:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007298:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800729a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800729e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80072a2:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 80072a6:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80072a8:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80072ac:	0a1b      	lsrs	r3, r3, #8
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	b2da      	uxtb	r2, r3
 80072b2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072b6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80072ba:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80072bc:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072c6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80072ca:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80072cc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072d0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80072d4:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80072d8:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80072da:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80072de:	0a1b      	lsrs	r3, r3, #8
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	b2da      	uxtb	r2, r3
 80072e4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072e8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80072ec:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 80072ee:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80072f2:	b2da      	uxtb	r2, r3
 80072f4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072f8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80072fc:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80072fe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007302:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007306:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800730a:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 800730c:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8007310:	0a1b      	lsrs	r3, r3, #8
 8007312:	b29b      	uxth	r3, r3
 8007314:	b2da      	uxtb	r2, r3
 8007316:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800731a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800731e:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8007320:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8007324:	b2da      	uxtb	r2, r3
 8007326:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800732a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800732e:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8007330:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007334:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007338:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800733c:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 800733e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007342:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007346:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 800734a:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 800734c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8007350:	0a1b      	lsrs	r3, r3, #8
 8007352:	b29b      	uxth	r3, r3
 8007354:	b2da      	uxtb	r2, r3
 8007356:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800735a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800735e:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8007360:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8007364:	b2da      	uxtb	r2, r3
 8007366:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800736a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800736e:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8007370:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8007374:	0a1b      	lsrs	r3, r3, #8
 8007376:	b29b      	uxth	r3, r3
 8007378:	b2da      	uxtb	r2, r3
 800737a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800737e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007382:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8007384:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8007388:	b2da      	uxtb	r2, r3
 800738a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800738e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007392:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8007394:	2314      	movs	r3, #20
 8007396:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 800739a:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 800739e:	f107 030c 	add.w	r3, r7, #12
 80073a2:	4611      	mov	r1, r2
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff fc3d 	bl	8006c24 <modbus_send_response>
 80073aa:	f000 bded 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80073ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073b2:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80073b6:	881b      	ldrh	r3, [r3, #0]
 80073b8:	2b06      	cmp	r3, #6
 80073ba:	d009      	beq.n	80073d0 <modbus_vendor_handle_frame+0x6f0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80073bc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80073c0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80073c4:	2203      	movs	r2, #3
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7ff fc56 	bl	8006c78 <modbus_send_exception>
				return;
 80073cc:	f000 bddc 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80073d0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073d4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	3302      	adds	r3, #2
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	b21b      	sxth	r3, r3
 80073e0:	021b      	lsls	r3, r3, #8
 80073e2:	b21a      	sxth	r2, r3
 80073e4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073e8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	3303      	adds	r3, #3
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	b21b      	sxth	r3, r3
 80073f4:	4313      	orrs	r3, r2
 80073f6:	b21b      	sxth	r3, r3
 80073f8:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 80073fc:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8007400:	4618      	mov	r0, r3
 8007402:	f7f9 ff7b 	bl	80012fc <automation_delete_rule>
 8007406:	4603      	mov	r3, r0
 8007408:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 800740c:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8007410:	f083 0301 	eor.w	r3, r3, #1
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d009      	beq.n	800742e <modbus_vendor_handle_frame+0x74e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800741a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800741e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007422:	2204      	movs	r2, #4
 8007424:	4618      	mov	r0, r3
 8007426:	f7ff fc27 	bl	8006c78 <modbus_send_exception>
				return;
 800742a:	f000 bdad 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800742e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007432:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007436:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800743a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 800743c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007440:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007444:	2268      	movs	r2, #104	@ 0x68
 8007446:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8007448:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800744c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007450:	2201      	movs	r2, #1
 8007452:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007454:	2303      	movs	r3, #3
 8007456:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 800745a:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 800745e:	f107 030c 	add.w	r3, r7, #12
 8007462:	4611      	mov	r1, r2
 8007464:	4618      	mov	r0, r3
 8007466:	f7ff fbdd 	bl	8006c24 <modbus_send_response>
 800746a:	f000 bd8d 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800746e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007472:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007476:	881b      	ldrh	r3, [r3, #0]
 8007478:	2b06      	cmp	r3, #6
 800747a:	d009      	beq.n	8007490 <modbus_vendor_handle_frame+0x7b0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800747c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007480:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007484:	2203      	movs	r2, #3
 8007486:	4618      	mov	r0, r3
 8007488:	f7ff fbf6 	bl	8006c78 <modbus_send_exception>
				return;
 800748c:	f000 bd7c 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8007490:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007494:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3302      	adds	r3, #2
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d008      	beq.n	80074b4 <modbus_vendor_handle_frame+0x7d4>
 80074a2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074a6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	3302      	adds	r3, #2
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d909      	bls.n	80074c8 <modbus_vendor_handle_frame+0x7e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074b4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074b8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074bc:	2203      	movs	r2, #3
 80074be:	4618      	mov	r0, r3
 80074c0:	f7ff fbda 	bl	8006c78 <modbus_send_exception>
				return;
 80074c4:	f000 bd60 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80074c8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	3302      	adds	r3, #2
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 80074dc:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7fd f86d 	bl	80045c0 <io_virtual_add>
 80074e6:	4603      	mov	r3, r0
 80074e8:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 80074ec:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 80074f0:	f083 0301 	eor.w	r3, r3, #1
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d009      	beq.n	800750e <modbus_vendor_handle_frame+0x82e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80074fa:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074fe:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007502:	2204      	movs	r2, #4
 8007504:	4618      	mov	r0, r3
 8007506:	f7ff fbb7 	bl	8006c78 <modbus_send_exception>
				return;
 800750a:	f000 bd3d 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800750e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007512:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8007516:	2369      	movs	r3, #105	@ 0x69
 8007518:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 800751c:	2301      	movs	r3, #1
 800751e:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8007522:	2303      	movs	r3, #3
 8007524:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8007528:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 800752c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8007530:	4611      	mov	r1, r2
 8007532:	4618      	mov	r0, r3
 8007534:	f7ff fb76 	bl	8006c24 <modbus_send_response>
 8007538:	f000 bd26 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 800753c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007540:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	2b07      	cmp	r3, #7
 8007548:	d009      	beq.n	800755e <modbus_vendor_handle_frame+0x87e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800754a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800754e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007552:	2203      	movs	r2, #3
 8007554:	4618      	mov	r0, r3
 8007556:	f7ff fb8f 	bl	8006c78 <modbus_send_exception>
				return;
 800755a:	f000 bd15 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800755e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007562:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3302      	adds	r3, #2
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d008      	beq.n	8007582 <modbus_vendor_handle_frame+0x8a2>
 8007570:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007574:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	3302      	adds	r3, #2
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d909      	bls.n	8007596 <modbus_vendor_handle_frame+0x8b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007582:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007586:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800758a:	2203      	movs	r2, #3
 800758c:	4618      	mov	r0, r3
 800758e:	f7ff fb73 	bl	8006c78 <modbus_send_exception>
				return;
 8007592:	f000 bcf9 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007596:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800759a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	3302      	adds	r3, #2
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	3b01      	subs	r3, #1
 80075a6:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80075aa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075ae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3303      	adds	r3, #3
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	b21b      	sxth	r3, r3
 80075ba:	021b      	lsls	r3, r3, #8
 80075bc:	b21a      	sxth	r2, r3
 80075be:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075c2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3304      	adds	r3, #4
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	b21b      	sxth	r3, r3
 80075ce:	4313      	orrs	r3, r2
 80075d0:	b21b      	sxth	r3, r3
 80075d2:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80075d6:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 80075da:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 80075de:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fd f860 	bl	80046a8 <io_virtual_read>
 80075e8:	4603      	mov	r3, r0
 80075ea:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 80075ee:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80075f2:	f083 0301 	eor.w	r3, r3, #1
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d009      	beq.n	8007610 <modbus_vendor_handle_frame+0x930>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80075fc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007600:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007604:	2204      	movs	r2, #4
 8007606:	4618      	mov	r0, r3
 8007608:	f7ff fb36 	bl	8006c78 <modbus_send_exception>
				return;
 800760c:	f000 bcbc 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8007610:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8007614:	2b00      	cmp	r3, #0
 8007616:	d002      	beq.n	800761e <modbus_vendor_handle_frame+0x93e>
 8007618:	2b01      	cmp	r3, #1
 800761a:	d004      	beq.n	8007626 <modbus_vendor_handle_frame+0x946>
 800761c:	e007      	b.n	800762e <modbus_vendor_handle_frame+0x94e>
				case VIR_COIL:
					byteCount = 1;
 800761e:	2301      	movs	r3, #1
 8007620:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8007624:	e003      	b.n	800762e <modbus_vendor_handle_frame+0x94e>
				case VIR_HOLDING:
					byteCount = 2;
 8007626:	2302      	movs	r3, #2
 8007628:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 800762c:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800762e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007632:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007636:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800763a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 800763c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007640:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007644:	226a      	movs	r2, #106	@ 0x6a
 8007646:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8007648:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800764c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007650:	f897 21d4 	ldrb.w	r2, [r7, #468]	@ 0x1d4
 8007654:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8007656:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <modbus_vendor_handle_frame+0x984>
 800765e:	2b01      	cmp	r3, #1
 8007660:	d00e      	beq.n	8007680 <modbus_vendor_handle_frame+0x9a0>
 8007662:	e020      	b.n	80076a6 <modbus_vendor_handle_frame+0x9c6>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8007664:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8007668:	2b00      	cmp	r3, #0
 800766a:	bf14      	ite	ne
 800766c:	2301      	movne	r3, #1
 800766e:	2300      	moveq	r3, #0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	461a      	mov	r2, r3
 8007674:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007678:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800767c:	70da      	strb	r2, [r3, #3]
					break;
 800767e:	e012      	b.n	80076a6 <modbus_vendor_handle_frame+0x9c6>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8007680:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8007684:	0a1b      	lsrs	r3, r3, #8
 8007686:	b29b      	uxth	r3, r3
 8007688:	b2da      	uxtb	r2, r3
 800768a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800768e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007692:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8007694:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8007698:	b2da      	uxtb	r2, r3
 800769a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800769e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80076a2:	711a      	strb	r2, [r3, #4]
					break;
 80076a4:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80076a6:	f897 31d4 	ldrb.w	r3, [r7, #468]	@ 0x1d4
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	3303      	adds	r3, #3
 80076ae:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 80076b2:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 80076b6:	f107 030c 	add.w	r3, r7, #12
 80076ba:	4611      	mov	r1, r2
 80076bc:	4618      	mov	r0, r3
 80076be:	f7ff fab1 	bl	8006c24 <modbus_send_response>
 80076c2:	f000 bc61 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80076c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076ca:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80076ce:	881b      	ldrh	r3, [r3, #0]
 80076d0:	2b09      	cmp	r3, #9
 80076d2:	d009      	beq.n	80076e8 <modbus_vendor_handle_frame+0xa08>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80076d4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80076d8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80076dc:	2203      	movs	r2, #3
 80076de:	4618      	mov	r0, r3
 80076e0:	f7ff faca 	bl	8006c78 <modbus_send_exception>
				return;
 80076e4:	f000 bc50 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80076e8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076ec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3302      	adds	r3, #2
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d008      	beq.n	800770c <modbus_vendor_handle_frame+0xa2c>
 80076fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076fe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	3302      	adds	r3, #2
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	2b02      	cmp	r3, #2
 800770a:	d909      	bls.n	8007720 <modbus_vendor_handle_frame+0xa40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800770c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007710:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007714:	2203      	movs	r2, #3
 8007716:	4618      	mov	r0, r3
 8007718:	f7ff faae 	bl	8006c78 <modbus_send_exception>
				return;
 800771c:	f000 bc34 	b.w	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007720:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007724:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3302      	adds	r3, #2
 800772c:	781b      	ldrb	r3, [r3, #0]
 800772e:	3b01      	subs	r3, #1
 8007730:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8007734:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007738:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	3303      	adds	r3, #3
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	b21b      	sxth	r3, r3
 8007744:	021b      	lsls	r3, r3, #8
 8007746:	b21a      	sxth	r2, r3
 8007748:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800774c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	3304      	adds	r3, #4
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	b21b      	sxth	r3, r3
 8007758:	4313      	orrs	r3, r2
 800775a:	b21b      	sxth	r3, r3
 800775c:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8007760:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007764:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3305      	adds	r3, #5
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	b21b      	sxth	r3, r3
 8007770:	021b      	lsls	r3, r3, #8
 8007772:	b21a      	sxth	r2, r3
 8007774:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007778:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	3306      	adds	r3, #6
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	b21b      	sxth	r3, r3
 8007784:	4313      	orrs	r3, r2
 8007786:	b21b      	sxth	r3, r3
 8007788:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 800778c:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8007790:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8007794:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8007798:	4618      	mov	r0, r3
 800779a:	f7fc ffc5 	bl	8004728 <io_virtual_write>
 800779e:	4603      	mov	r3, r0
 80077a0:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 80077a4:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80077a8:	f083 0301 	eor.w	r3, r3, #1
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d008      	beq.n	80077c4 <modbus_vendor_handle_frame+0xae4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80077b2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80077b6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80077ba:	2204      	movs	r2, #4
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff fa5b 	bl	8006c78 <modbus_send_exception>
				return;
 80077c2:	e3e1      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80077c4:	2303      	movs	r3, #3
 80077c6:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80077ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077ce:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80077d2:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80077d6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80077d8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077dc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80077e0:	226b      	movs	r2, #107	@ 0x6b
 80077e2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80077e4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077e8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80077ec:	2201      	movs	r2, #1
 80077ee:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80077f0:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80077f4:	f107 030c 	add.w	r3, r7, #12
 80077f8:	4611      	mov	r1, r2
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7ff fa12 	bl	8006c24 <modbus_send_response>
 8007800:	e3c2      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8007802:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007806:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800780a:	881b      	ldrh	r3, [r3, #0]
 800780c:	2b06      	cmp	r3, #6
 800780e:	d008      	beq.n	8007822 <modbus_vendor_handle_frame+0xb42>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007810:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007814:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007818:	2203      	movs	r2, #3
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff fa2c 	bl	8006c78 <modbus_send_exception>
				return;
 8007820:	e3b2      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8007822:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007826:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3302      	adds	r3, #2
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d008      	beq.n	8007846 <modbus_vendor_handle_frame+0xb66>
 8007834:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007838:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3302      	adds	r3, #2
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	2b02      	cmp	r3, #2
 8007844:	d908      	bls.n	8007858 <modbus_vendor_handle_frame+0xb78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007846:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800784a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800784e:	2203      	movs	r2, #3
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff fa11 	bl	8006c78 <modbus_send_exception>
				return;
 8007856:	e397      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007858:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800785c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3302      	adds	r3, #2
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	3b01      	subs	r3, #1
 8007868:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 800786c:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8007870:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8007874:	4611      	mov	r1, r2
 8007876:	4618      	mov	r0, r3
 8007878:	f7fc feee 	bl	8004658 <io_virtual_get_count>
 800787c:	4603      	mov	r3, r0
 800787e:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8007882:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8007886:	f083 0301 	eor.w	r3, r3, #1
 800788a:	b2db      	uxtb	r3, r3
 800788c:	2b00      	cmp	r3, #0
 800788e:	d008      	beq.n	80078a2 <modbus_vendor_handle_frame+0xbc2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007890:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007894:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007898:	2204      	movs	r2, #4
 800789a:	4618      	mov	r0, r3
 800789c:	f7ff f9ec 	bl	8006c78 <modbus_send_exception>
				return;
 80078a0:	e372      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80078a2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078a6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078aa:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80078ae:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80078b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078b4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078b8:	226c      	movs	r2, #108	@ 0x6c
 80078ba:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80078bc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078c0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078c4:	2202      	movs	r2, #2
 80078c6:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80078c8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80078cc:	0a1b      	lsrs	r3, r3, #8
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078d6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078da:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80078dc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80078e6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80078ea:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80078ec:	2305      	movs	r3, #5
 80078ee:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 80078f2:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80078f6:	f107 030c 	add.w	r3, r7, #12
 80078fa:	4611      	mov	r1, r2
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7ff f991 	bl	8006c24 <modbus_send_response>
 8007902:	e341      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8007904:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007908:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800790c:	881b      	ldrh	r3, [r3, #0]
 800790e:	2b06      	cmp	r3, #6
 8007910:	d008      	beq.n	8007924 <modbus_vendor_handle_frame+0xc44>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007912:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007916:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800791a:	2203      	movs	r2, #3
 800791c:	4618      	mov	r0, r3
 800791e:	f7ff f9ab 	bl	8006c78 <modbus_send_exception>
				return;
 8007922:	e331      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8007924:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007928:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3302      	adds	r3, #2
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d108      	bne.n	8007948 <modbus_vendor_handle_frame+0xc68>
 8007936:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800793a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	3303      	adds	r3, #3
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	2b01      	cmp	r3, #1
 8007946:	d008      	beq.n	800795a <modbus_vendor_handle_frame+0xc7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007948:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800794c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007950:	2203      	movs	r2, #3
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff f990 	bl	8006c78 <modbus_send_exception>
				return;
 8007958:	e316      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}


			bool status = io_virtual_clear();
 800795a:	f7fd f8e7 	bl	8004b2c <io_virtual_clear>
 800795e:	4603      	mov	r3, r0
 8007960:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8007964:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8007968:	f083 0301 	eor.w	r3, r3, #1
 800796c:	b2db      	uxtb	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	d008      	beq.n	8007984 <modbus_vendor_handle_frame+0xca4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007972:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007976:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800797a:	2204      	movs	r2, #4
 800797c:	4618      	mov	r0, r3
 800797e:	f7ff f97b 	bl	8006c78 <modbus_send_exception>
				return;
 8007982:	e301      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8007984:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007988:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 800798c:	236d      	movs	r3, #109	@ 0x6d
 800798e:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8007992:	2301      	movs	r3, #1
 8007994:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8007998:	2303      	movs	r3, #3
 800799a:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 800799e:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 80079a2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80079a6:	4611      	mov	r1, r2
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7ff f93b 	bl	8006c24 <modbus_send_response>
 80079ae:	e2eb      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80079b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80079b4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80079b8:	881b      	ldrh	r3, [r3, #0]
 80079ba:	2b0b      	cmp	r3, #11
 80079bc:	d008      	beq.n	80079d0 <modbus_vendor_handle_frame+0xcf0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80079be:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80079c2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80079c6:	2203      	movs	r2, #3
 80079c8:	4618      	mov	r0, r3
 80079ca:	f7ff f955 	bl	8006c78 <modbus_send_exception>
				return;
 80079ce:	e2db      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80079d0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80079d4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	789b      	ldrb	r3, [r3, #2]
 80079dc:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 80079e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80079e4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	78db      	ldrb	r3, [r3, #3]
 80079ec:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 80079f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80079f4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	791b      	ldrb	r3, [r3, #4]
 80079fc:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8007a00:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a04:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	795b      	ldrb	r3, [r3, #5]
 8007a0c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8007a10:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a14:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	799b      	ldrb	r3, [r3, #6]
 8007a1c:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8007a20:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a24:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	79db      	ldrb	r3, [r3, #7]
 8007a2c:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8007a30:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a34:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	7a1b      	ldrb	r3, [r3, #8]
 8007a3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8007a40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007a44:	4618      	mov	r0, r3
 8007a46:	f000 fd83 	bl	8008550 <DS3231_SetTime>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8007a50:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d008      	beq.n	8007a6a <modbus_vendor_handle_frame+0xd8a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007a58:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007a5c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007a60:	2204      	movs	r2, #4
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff f908 	bl	8006c78 <modbus_send_exception>
				return;
 8007a68:	e28e      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007a6a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a6e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007a72:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007a76:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8007a78:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a7c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007a80:	226e      	movs	r2, #110	@ 0x6e
 8007a82:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007a84:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007a88:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007a90:	2303      	movs	r3, #3
 8007a92:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8007a96:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8007a9a:	f107 030c 	add.w	r3, r7, #12
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f7ff f8bf 	bl	8006c24 <modbus_send_response>
 8007aa6:	e26f      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007aa8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007aac:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3302      	adds	r3, #2
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	b21b      	sxth	r3, r3
 8007ab8:	021b      	lsls	r3, r3, #8
 8007aba:	b21a      	sxth	r2, r3
 8007abc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007ac0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3303      	adds	r3, #3
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	b21b      	sxth	r3, r3
 8007acc:	4313      	orrs	r3, r2
 8007ace:	b21b      	sxth	r3, r3
 8007ad0:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8007ad4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007ad8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3304      	adds	r3, #4
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8007ae8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007aec:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007af0:	881b      	ldrh	r3, [r3, #0]
 8007af2:	2b07      	cmp	r3, #7
 8007af4:	d008      	beq.n	8007b08 <modbus_vendor_handle_frame+0xe28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007af6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007afa:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007afe:	2203      	movs	r2, #3
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7ff f8b9 	bl	8006c78 <modbus_send_exception>
				return;
 8007b06:	e23f      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8007b08:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007b0c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3304      	adds	r3, #4
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d008      	beq.n	8007b2c <modbus_vendor_handle_frame+0xe4c>
 8007b1a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007b1e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	3304      	adds	r3, #4
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d908      	bls.n	8007b3e <modbus_vendor_handle_frame+0xe5e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007b2c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007b30:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007b34:	2203      	movs	r2, #3
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff f89e 	bl	8006c78 <modbus_send_exception>
			    return;
 8007b3c:	e224      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8007b3e:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8007b42:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 8007b46:	4611      	mov	r1, r2
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f7fb ffcb 	bl	8003ae4 <io_holding_reg_set_mode>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	f083 0301 	eor.w	r3, r3, #1
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d008      	beq.n	8007b6c <modbus_vendor_handle_frame+0xe8c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007b5a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007b5e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007b62:	2204      	movs	r2, #4
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7ff f887 	bl	8006c78 <modbus_send_exception>
				return;
 8007b6a:	e20d      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007b6c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007b70:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007b74:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007b78:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8007b7a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007b7e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007b82:	226f      	movs	r2, #111	@ 0x6f
 8007b84:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007b86:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007b8a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007b8e:	2201      	movs	r2, #1
 8007b90:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007b92:	2303      	movs	r3, #3
 8007b94:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8007b98:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8007b9c:	f107 030c 	add.w	r3, r7, #12
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7ff f83e 	bl	8006c24 <modbus_send_response>
 8007ba8:	e1ee      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007baa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007bae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	3302      	adds	r3, #2
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	b21b      	sxth	r3, r3
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	b21a      	sxth	r2, r3
 8007bbe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007bc2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	3303      	adds	r3, #3
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	b21b      	sxth	r3, r3
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	b21b      	sxth	r3, r3
 8007bd2:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8007bd6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007bda:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	3304      	adds	r3, #4
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8007bea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007bee:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	2b07      	cmp	r3, #7
 8007bf6:	d008      	beq.n	8007c0a <modbus_vendor_handle_frame+0xf2a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007bf8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007bfc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007c00:	2203      	movs	r2, #3
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff f838 	bl	8006c78 <modbus_send_exception>
				return;
 8007c08:	e1be      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8007c0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007c0e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	3304      	adds	r3, #4
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d008      	beq.n	8007c2e <modbus_vendor_handle_frame+0xf4e>
 8007c1c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007c20:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3304      	adds	r3, #4
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	2b02      	cmp	r3, #2
 8007c2c:	d908      	bls.n	8007c40 <modbus_vendor_handle_frame+0xf60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007c2e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007c32:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007c36:	2203      	movs	r2, #3
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7ff f81d 	bl	8006c78 <modbus_send_exception>
				return;
 8007c3e:	e1a3      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8007c40:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8007c44:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8007c48:	4611      	mov	r1, r2
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fc fa42 	bl	80040d4 <io_input_reg_set_mode>
 8007c50:	4603      	mov	r3, r0
 8007c52:	f083 0301 	eor.w	r3, r3, #1
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d008      	beq.n	8007c6e <modbus_vendor_handle_frame+0xf8e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007c5c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007c60:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007c64:	2204      	movs	r2, #4
 8007c66:	4618      	mov	r0, r3
 8007c68:	f7ff f806 	bl	8006c78 <modbus_send_exception>
				return;
 8007c6c:	e18c      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007c6e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007c72:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007c76:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007c7a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8007c7c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007c80:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007c84:	2270      	movs	r2, #112	@ 0x70
 8007c86:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007c88:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007c8c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007c90:	2201      	movs	r2, #1
 8007c92:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007c94:	2303      	movs	r3, #3
 8007c96:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8007c9a:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 8007c9e:	f107 030c 	add.w	r3, r7, #12
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7fe ffbd 	bl	8006c24 <modbus_send_response>
 8007caa:	e16d      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007cac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007cb0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	3302      	adds	r3, #2
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	b21b      	sxth	r3, r3
 8007cbc:	021b      	lsls	r3, r3, #8
 8007cbe:	b21a      	sxth	r2, r3
 8007cc0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007cc4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	3303      	adds	r3, #3
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	b21b      	sxth	r3, r3
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	b21b      	sxth	r3, r3
 8007cd4:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8007cd8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007cdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	791b      	ldrb	r3, [r3, #4]
 8007ce4:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 8007ce8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007cec:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007cf0:	881b      	ldrh	r3, [r3, #0]
 8007cf2:	2b07      	cmp	r3, #7
 8007cf4:	d008      	beq.n	8007d08 <modbus_vendor_handle_frame+0x1028>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007cf6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007cfa:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007cfe:	2203      	movs	r2, #3
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7fe ffb9 	bl	8006c78 <modbus_send_exception>
				return;
 8007d06:	e13f      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 8007d08:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007d0c:	2b03      	cmp	r3, #3
 8007d0e:	d11b      	bne.n	8007d48 <modbus_vendor_handle_frame+0x1068>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8007d10:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8007d14:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007d18:	4611      	mov	r1, r2
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7fb ff06 	bl	8003b2c <io_holding_reg_get_mode>
 8007d20:	4603      	mov	r3, r0
 8007d22:	f083 0301 	eor.w	r3, r3, #1
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d008      	beq.n	8007d3e <modbus_vendor_handle_frame+0x105e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007d2c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007d30:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007d34:	2204      	movs	r2, #4
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7fe ff9e 	bl	8006c78 <modbus_send_exception>
				return;
 8007d3c:	e124      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007d3e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8007d42:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 8007d46:	e01e      	b.n	8007d86 <modbus_vendor_handle_frame+0x10a6>
			} else if (type == 4) {
 8007d48:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007d4c:	2b04      	cmp	r3, #4
 8007d4e:	d11a      	bne.n	8007d86 <modbus_vendor_handle_frame+0x10a6>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8007d50:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8007d54:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007d58:	4611      	mov	r1, r2
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7fc f9de 	bl	800411c <io_input_reg_get_mode>
 8007d60:	4603      	mov	r3, r0
 8007d62:	f083 0301 	eor.w	r3, r3, #1
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d008      	beq.n	8007d7e <modbus_vendor_handle_frame+0x109e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007d6c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007d70:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007d74:	2204      	movs	r2, #4
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7fe ff7e 	bl	8006c78 <modbus_send_exception>
				return;
 8007d7c:	e104      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007d7e:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8007d82:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007d86:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007d8a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007d8e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007d92:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8007d94:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007d98:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007d9c:	2271      	movs	r2, #113	@ 0x71
 8007d9e:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8007da0:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8007da4:	3301      	adds	r3, #1
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007dac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007db0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007db2:	2303      	movs	r3, #3
 8007db4:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 8007db8:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 8007dbc:	f107 030c 	add.w	r3, r7, #12
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7fe ff2e 	bl	8006c24 <modbus_send_response>
 8007dc8:	e0de      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP: {
			uint16_t channel = (frame[2] << 8) | frame[3];
 8007dca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007dce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	3302      	adds	r3, #2
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	b21b      	sxth	r3, r3
 8007dda:	021b      	lsls	r3, r3, #8
 8007ddc:	b21a      	sxth	r2, r3
 8007dde:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007de2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3303      	adds	r3, #3
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	b21b      	sxth	r3, r3
 8007dee:	4313      	orrs	r3, r2
 8007df0:	b21b      	sxth	r3, r3
 8007df2:	f8a7 31cc 	strh.w	r3, [r7, #460]	@ 0x1cc
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 8007df6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007dfa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3304      	adds	r3, #4
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	3b01      	subs	r3, #1
 8007e06:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb

			// Check request length (Slave Address, Function Code, Index High, Index Low, Input Mode [1 = NO, 2 = NC], CRC Low, CRC High)
			if (len != 7) {
 8007e0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007e0e:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007e12:	881b      	ldrh	r3, [r3, #0]
 8007e14:	2b07      	cmp	r3, #7
 8007e16:	d008      	beq.n	8007e2a <modbus_vendor_handle_frame+0x114a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007e18:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007e1c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007e20:	2203      	movs	r2, #3
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fe ff28 	bl	8006c78 <modbus_send_exception>
				return;
 8007e28:	e0ae      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check inputMode
			if (frame[4] < 1 || frame[4] > 2) {
 8007e2a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007e2e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3304      	adds	r3, #4
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d008      	beq.n	8007e4e <modbus_vendor_handle_frame+0x116e>
 8007e3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007e40:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3304      	adds	r3, #4
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	2b02      	cmp	r3, #2
 8007e4c:	d908      	bls.n	8007e60 <modbus_vendor_handle_frame+0x1180>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007e4e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007e52:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007e56:	2203      	movs	r2, #3
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7fe ff0d 	bl	8006c78 <modbus_send_exception>
				return;
 8007e5e:	e093      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the emergency stop configuration
			if (!emergencyStop_setInput(channel, inputMode)) {
 8007e60:	f897 21cb 	ldrb.w	r2, [r7, #459]	@ 0x1cb
 8007e64:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	@ 0x1cc
 8007e68:	4611      	mov	r1, r2
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fb fb7e 	bl	800356c <emergencyStop_setInput>
 8007e70:	4603      	mov	r3, r0
 8007e72:	f083 0301 	eor.w	r3, r3, #1
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d008      	beq.n	8007e8e <modbus_vendor_handle_frame+0x11ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007e7c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007e80:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007e84:	2204      	movs	r2, #4
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe fef6 	bl	8006c78 <modbus_send_exception>
				return;
 8007e8c:	e07c      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007e8e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007e92:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007e96:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007e9a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 8007e9c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007ea0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007ea4:	2272      	movs	r2, #114	@ 0x72
 8007ea6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007ea8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007eac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8

			modbus_send_response(responseData, responseLen);
 8007eba:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 8007ebe:	f107 030c 	add.w	r3, r7, #12
 8007ec2:	4611      	mov	r1, r2
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7fe fead 	bl	8006c24 <modbus_send_response>
 8007eca:	e05d      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_FACTORY_RESET: {
			uint8_t confirmation = frame[2];
 8007ecc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007ed0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	789b      	ldrb	r3, [r3, #2]
 8007ed8:	f887 31d0 	strb.w	r3, [r7, #464]	@ 0x1d0

			// Check request length (Slave Address, Function Code, Confirmation, Padding, CRC Low, CRC High)
			if (len != 6) {
 8007edc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007ee0:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	2b06      	cmp	r3, #6
 8007ee8:	d008      	beq.n	8007efc <modbus_vendor_handle_frame+0x121c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007eea:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007eee:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007ef2:	2203      	movs	r2, #3
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f7fe febf 	bl	8006c78 <modbus_send_exception>
				return;
 8007efa:	e045      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check confirmation
			if (confirmation != 1) {
 8007efc:	f897 31d0 	ldrb.w	r3, [r7, #464]	@ 0x1d0
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d008      	beq.n	8007f16 <modbus_vendor_handle_frame+0x1236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007f04:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007f08:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007f0c:	2203      	movs	r2, #3
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fe feb2 	bl	8006c78 <modbus_send_exception>
				return;
 8007f14:	e038      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Factory Reset
			if (!automation_factory_reset()) {
 8007f16:	f7f9 fae1 	bl	80014dc <automation_factory_reset>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	f083 0301 	eor.w	r3, r3, #1
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d008      	beq.n	8007f38 <modbus_vendor_handle_frame+0x1258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007f26:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007f2a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007f2e:	2204      	movs	r2, #4
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7fe fea1 	bl	8006c78 <modbus_send_exception>
				return;
 8007f36:	e027      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007f38:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007f3c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007f40:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007f44:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 8007f46:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007f4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007f4e:	2273      	movs	r2, #115	@ 0x73
 8007f50:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007f52:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007f56:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

			modbus_send_response(responseData, responseLen);
 8007f64:	f8b7 21ce 	ldrh.w	r2, [r7, #462]	@ 0x1ce
 8007f68:	f107 030c 	add.w	r3, r7, #12
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7fe fe58 	bl	8006c24 <modbus_send_response>
 8007f74:	e008      	b.n	8007f88 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8007f76:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007f7a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007f7e:	2201      	movs	r2, #1
 8007f80:	4618      	mov	r0, r3
 8007f82:	f7fe fe79 	bl	8006c78 <modbus_send_exception>
			break;
 8007f86:	bf00      	nop
		}
	}
}
 8007f88:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8007f90:	b580      	push	{r7, lr}
 8007f92:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8007f94:	4b07      	ldr	r3, [pc, #28]	@ (8007fb4 <RS485_SetTransmitMode+0x24>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a07      	ldr	r2, [pc, #28]	@ (8007fb8 <RS485_SetTransmitMode+0x28>)
 8007f9a:	8811      	ldrh	r1, [r2, #0]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f003 fee8 	bl	800bd74 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	2140      	movs	r1, #64	@ 0x40
 8007fa8:	4804      	ldr	r0, [pc, #16]	@ (8007fbc <RS485_SetTransmitMode+0x2c>)
 8007faa:	f003 fee3 	bl	800bd74 <HAL_GPIO_WritePin>
#endif
}
 8007fae:	bf00      	nop
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	200013d8 	.word	0x200013d8
 8007fb8:	200013dc 	.word	0x200013dc
 8007fbc:	48000800 	.word	0x48000800

08007fc0 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8007fc4:	4b07      	ldr	r3, [pc, #28]	@ (8007fe4 <RS485_SetReceiveMode+0x24>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a07      	ldr	r2, [pc, #28]	@ (8007fe8 <RS485_SetReceiveMode+0x28>)
 8007fca:	8811      	ldrh	r1, [r2, #0]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f003 fed0 	bl	800bd74 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	2140      	movs	r1, #64	@ 0x40
 8007fd8:	4804      	ldr	r0, [pc, #16]	@ (8007fec <RS485_SetReceiveMode+0x2c>)
 8007fda:	f003 fecb 	bl	800bd74 <HAL_GPIO_WritePin>
#endif
}
 8007fde:	bf00      	nop
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	200013d8 	.word	0x200013d8
 8007fe8:	200013dc 	.word	0x200013dc
 8007fec:	48000800 	.word	0x48000800

08007ff0 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8007ffc:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8008000:	2100      	movs	r1, #0
 8008002:	4813      	ldr	r0, [pc, #76]	@ (8008050 <RS485_Setup+0x60>)
 8008004:	f011 fd9b 	bl	8019b3e <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8008008:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 800800c:	2100      	movs	r1, #0
 800800e:	4811      	ldr	r0, [pc, #68]	@ (8008054 <RS485_Setup+0x64>)
 8008010:	f011 fd95 	bl	8019b3e <memset>
	rs485_tx_frame_head = 0;
 8008014:	4b10      	ldr	r3, [pc, #64]	@ (8008058 <RS485_Setup+0x68>)
 8008016:	2200      	movs	r2, #0
 8008018:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800801a:	4b10      	ldr	r3, [pc, #64]	@ (800805c <RS485_Setup+0x6c>)
 800801c:	2200      	movs	r2, #0
 800801e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8008020:	4a0f      	ldr	r2, [pc, #60]	@ (8008060 <RS485_Setup+0x70>)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8008026:	4a0f      	ldr	r2, [pc, #60]	@ (8008064 <RS485_Setup+0x74>)
 8008028:	887b      	ldrh	r3, [r7, #2]
 800802a:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 800802c:	f7fe fdb0 	bl	8006b90 <modbusGetSlaveAddress>
 8008030:	4603      	mov	r3, r0
 8008032:	461a      	mov	r2, r3
 8008034:	4b0c      	ldr	r3, [pc, #48]	@ (8008068 <RS485_Setup+0x78>)
 8008036:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8008038:	f7ff ffc2 	bl	8007fc0 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800803c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008040:	490a      	ldr	r1, [pc, #40]	@ (800806c <RS485_Setup+0x7c>)
 8008042:	480b      	ldr	r0, [pc, #44]	@ (8008070 <RS485_Setup+0x80>)
 8008044:	f009 fce1 	bl	8011a0a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8008048:	bf00      	nop
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	200014e0 	.word	0x200014e0
 8008054:	20001cf0 	.word	0x20001cf0
 8008058:	20002502 	.word	0x20002502
 800805c:	20002503 	.word	0x20002503
 8008060:	200013d8 	.word	0x200013d8
 8008064:	200013dc 	.word	0x200013dc
 8008068:	20002508 	.word	0x20002508
 800806c:	200013e0 	.word	0x200013e0
 8008070:	2000126c 	.word	0x2000126c

08008074 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	460b      	mov	r3, r1
 800807e:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8008080:	887b      	ldrh	r3, [r7, #2]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d03a      	beq.n	80080fc <RS485_Transmit+0x88>
 8008086:	887b      	ldrh	r3, [r7, #2]
 8008088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800808c:	d836      	bhi.n	80080fc <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800808e:	4b1d      	ldr	r3, [pc, #116]	@ (8008104 <RS485_Transmit+0x90>)
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	b2db      	uxtb	r3, r3
 8008094:	3301      	adds	r3, #1
 8008096:	425a      	negs	r2, r3
 8008098:	f003 0307 	and.w	r3, r3, #7
 800809c:	f002 0207 	and.w	r2, r2, #7
 80080a0:	bf58      	it	pl
 80080a2:	4253      	negpl	r3, r2
 80080a4:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 80080a6:	4b18      	ldr	r3, [pc, #96]	@ (8008108 <RS485_Transmit+0x94>)
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	7bfa      	ldrb	r2, [r7, #15]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d020      	beq.n	80080f4 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80080b2:	4b14      	ldr	r3, [pc, #80]	@ (8008104 <RS485_Transmit+0x90>)
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	461a      	mov	r2, r3
 80080ba:	4613      	mov	r3, r2
 80080bc:	01db      	lsls	r3, r3, #7
 80080be:	4413      	add	r3, r2
 80080c0:	005b      	lsls	r3, r3, #1
 80080c2:	4a12      	ldr	r2, [pc, #72]	@ (800810c <RS485_Transmit+0x98>)
 80080c4:	4413      	add	r3, r2
 80080c6:	887a      	ldrh	r2, [r7, #2]
 80080c8:	6879      	ldr	r1, [r7, #4]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f011 fdb7 	bl	8019c3e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80080d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008104 <RS485_Transmit+0x90>)
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	4619      	mov	r1, r3
 80080d8:	4a0c      	ldr	r2, [pc, #48]	@ (800810c <RS485_Transmit+0x98>)
 80080da:	460b      	mov	r3, r1
 80080dc:	01db      	lsls	r3, r3, #7
 80080de:	440b      	add	r3, r1
 80080e0:	005b      	lsls	r3, r3, #1
 80080e2:	4413      	add	r3, r2
 80080e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80080e8:	887a      	ldrh	r2, [r7, #2]
 80080ea:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80080ec:	4a05      	ldr	r2, [pc, #20]	@ (8008104 <RS485_Transmit+0x90>)
 80080ee:	7bfb      	ldrb	r3, [r7, #15]
 80080f0:	7013      	strb	r3, [r2, #0]
 80080f2:	e004      	b.n	80080fe <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80080f4:	4806      	ldr	r0, [pc, #24]	@ (8008110 <RS485_Transmit+0x9c>)
 80080f6:	f7fd fe57 	bl	8005da8 <usb_serial_println>
 80080fa:	e000      	b.n	80080fe <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80080fc:	bf00      	nop
    }
}
 80080fe:	3710      	adds	r7, #16
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}
 8008104:	20002502 	.word	0x20002502
 8008108:	20002503 	.word	0x20002503
 800810c:	20001cf0 	.word	0x20001cf0
 8008110:	0801c19c 	.word	0x0801c19c

08008114 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a26      	ldr	r2, [pc, #152]	@ (80081c0 <HAL_UARTEx_RxEventCallback+0xac>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d145      	bne.n	80081b6 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800812a:	4b26      	ldr	r3, [pc, #152]	@ (80081c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	b2db      	uxtb	r3, r3
 8008130:	3301      	adds	r3, #1
 8008132:	425a      	negs	r2, r3
 8008134:	f003 0307 	and.w	r3, r3, #7
 8008138:	f002 0207 	and.w	r2, r2, #7
 800813c:	bf58      	it	pl
 800813e:	4253      	negpl	r3, r2
 8008140:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8008142:	4b21      	ldr	r3, [pc, #132]	@ (80081c8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	b2db      	uxtb	r3, r3
 8008148:	7bfa      	ldrb	r2, [r7, #15]
 800814a:	429a      	cmp	r2, r3
 800814c:	d024      	beq.n	8008198 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 800814e:	887b      	ldrh	r3, [r7, #2]
 8008150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008154:	d823      	bhi.n	800819e <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8008156:	4b1b      	ldr	r3, [pc, #108]	@ (80081c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	b2db      	uxtb	r3, r3
 800815c:	461a      	mov	r2, r3
 800815e:	4613      	mov	r3, r2
 8008160:	01db      	lsls	r3, r3, #7
 8008162:	4413      	add	r3, r2
 8008164:	005b      	lsls	r3, r3, #1
 8008166:	4a19      	ldr	r2, [pc, #100]	@ (80081cc <HAL_UARTEx_RxEventCallback+0xb8>)
 8008168:	4413      	add	r3, r2
 800816a:	887a      	ldrh	r2, [r7, #2]
 800816c:	4918      	ldr	r1, [pc, #96]	@ (80081d0 <HAL_UARTEx_RxEventCallback+0xbc>)
 800816e:	4618      	mov	r0, r3
 8008170:	f011 fd65 	bl	8019c3e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8008174:	4b13      	ldr	r3, [pc, #76]	@ (80081c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	b2db      	uxtb	r3, r3
 800817a:	4619      	mov	r1, r3
 800817c:	4a13      	ldr	r2, [pc, #76]	@ (80081cc <HAL_UARTEx_RxEventCallback+0xb8>)
 800817e:	460b      	mov	r3, r1
 8008180:	01db      	lsls	r3, r3, #7
 8008182:	440b      	add	r3, r1
 8008184:	005b      	lsls	r3, r3, #1
 8008186:	4413      	add	r3, r2
 8008188:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800818c:	887a      	ldrh	r2, [r7, #2]
 800818e:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8008190:	4a0c      	ldr	r2, [pc, #48]	@ (80081c4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8008192:	7bfb      	ldrb	r3, [r7, #15]
 8008194:	7013      	strb	r3, [r2, #0]
 8008196:	e002      	b.n	800819e <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8008198:	480e      	ldr	r0, [pc, #56]	@ (80081d4 <HAL_UARTEx_RxEventCallback+0xc0>)
 800819a:	f7fd fe05 	bl	8005da8 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 800819e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081a2:	490b      	ldr	r1, [pc, #44]	@ (80081d0 <HAL_UARTEx_RxEventCallback+0xbc>)
 80081a4:	480c      	ldr	r0, [pc, #48]	@ (80081d8 <HAL_UARTEx_RxEventCallback+0xc4>)
 80081a6:	f009 fc30 	bl	8011a0a <HAL_UARTEx_ReceiveToIdle_DMA>
 80081aa:	4603      	mov	r3, r0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80081b0:	480a      	ldr	r0, [pc, #40]	@ (80081dc <HAL_UARTEx_RxEventCallback+0xc8>)
 80081b2:	f7fd fdf9 	bl	8005da8 <usb_serial_println>
		}
	}
}
 80081b6:	bf00      	nop
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	40013800 	.word	0x40013800
 80081c4:	20002500 	.word	0x20002500
 80081c8:	20002501 	.word	0x20002501
 80081cc:	200014e0 	.word	0x200014e0
 80081d0:	200013e0 	.word	0x200013e0
 80081d4:	0801c1b0 	.word	0x0801c1b0
 80081d8:	2000126c 	.word	0x2000126c
 80081dc:	0801c1c4 	.word	0x0801c1c4

080081e0 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80081e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008210 <RS485_TCCallback+0x30>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80081ea:	f7ff fee9 	bl	8007fc0 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80081ee:	4b09      	ldr	r3, [pc, #36]	@ (8008214 <RS485_TCCallback+0x34>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	4b07      	ldr	r3, [pc, #28]	@ (8008214 <RS485_TCCallback+0x34>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081fc:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80081fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008202:	4905      	ldr	r1, [pc, #20]	@ (8008218 <RS485_TCCallback+0x38>)
 8008204:	4803      	ldr	r0, [pc, #12]	@ (8008214 <RS485_TCCallback+0x34>)
 8008206:	f009 fc00 	bl	8011a0a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 800820a:	bf00      	nop
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	20002504 	.word	0x20002504
 8008214:	2000126c 	.word	0x2000126c
 8008218:	200013e0 	.word	0x200013e0

0800821c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8008222:	e039      	b.n	8008298 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8008224:	4b23      	ldr	r3, [pc, #140]	@ (80082b4 <RS485_ProcessPendingFrames+0x98>)
 8008226:	781b      	ldrb	r3, [r3, #0]
 8008228:	b2db      	uxtb	r3, r3
 800822a:	461a      	mov	r2, r3
 800822c:	4613      	mov	r3, r2
 800822e:	01db      	lsls	r3, r3, #7
 8008230:	4413      	add	r3, r2
 8008232:	005b      	lsls	r3, r3, #1
 8008234:	4a20      	ldr	r2, [pc, #128]	@ (80082b8 <RS485_ProcessPendingFrames+0x9c>)
 8008236:	4413      	add	r3, r2
 8008238:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800823a:	4b1e      	ldr	r3, [pc, #120]	@ (80082b4 <RS485_ProcessPendingFrames+0x98>)
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	b2db      	uxtb	r3, r3
 8008240:	4619      	mov	r1, r3
 8008242:	4a1d      	ldr	r2, [pc, #116]	@ (80082b8 <RS485_ProcessPendingFrames+0x9c>)
 8008244:	460b      	mov	r3, r1
 8008246:	01db      	lsls	r3, r3, #7
 8008248:	440b      	add	r3, r1
 800824a:	005b      	lsls	r3, r3, #1
 800824c:	4413      	add	r3, r2
 800824e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008252:	881b      	ldrh	r3, [r3, #0]
 8008254:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 800825c:	4b17      	ldr	r3, [pc, #92]	@ (80082bc <RS485_ProcessPendingFrames+0xa0>)
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	787a      	ldrb	r2, [r7, #1]
 8008262:	429a      	cmp	r2, r3
 8008264:	d105      	bne.n	8008272 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8008266:	887b      	ldrh	r3, [r7, #2]
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7fd feca 	bl	8006004 <modbus_slave_handle_frame>
 8008270:	e004      	b.n	800827c <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8008272:	887b      	ldrh	r3, [r7, #2]
 8008274:	4619      	mov	r1, r3
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f7fd fdd0 	bl	8005e1c <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800827c:	4b0d      	ldr	r3, [pc, #52]	@ (80082b4 <RS485_ProcessPendingFrames+0x98>)
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	b2db      	uxtb	r3, r3
 8008282:	3301      	adds	r3, #1
 8008284:	425a      	negs	r2, r3
 8008286:	f003 0307 	and.w	r3, r3, #7
 800828a:	f002 0207 	and.w	r2, r2, #7
 800828e:	bf58      	it	pl
 8008290:	4253      	negpl	r3, r2
 8008292:	b2da      	uxtb	r2, r3
 8008294:	4b07      	ldr	r3, [pc, #28]	@ (80082b4 <RS485_ProcessPendingFrames+0x98>)
 8008296:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8008298:	4b06      	ldr	r3, [pc, #24]	@ (80082b4 <RS485_ProcessPendingFrames+0x98>)
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	b2da      	uxtb	r2, r3
 800829e:	4b08      	ldr	r3, [pc, #32]	@ (80082c0 <RS485_ProcessPendingFrames+0xa4>)
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d1bd      	bne.n	8008224 <RS485_ProcessPendingFrames+0x8>
	}
}
 80082a8:	bf00      	nop
 80082aa:	bf00      	nop
 80082ac:	3708      	adds	r7, #8
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	20002501 	.word	0x20002501
 80082b8:	200014e0 	.word	0x200014e0
 80082bc:	20002508 	.word	0x20002508
 80082c0:	20002500 	.word	0x20002500

080082c4 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80082ca:	4b36      	ldr	r3, [pc, #216]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 80082cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082d0:	2b20      	cmp	r3, #32
 80082d2:	d163      	bne.n	800839c <RS485_TransmitPendingFrames+0xd8>
 80082d4:	4b34      	ldr	r3, [pc, #208]	@ (80083a8 <RS485_TransmitPendingFrames+0xe4>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d05f      	beq.n	800839c <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80082dc:	4b33      	ldr	r3, [pc, #204]	@ (80083ac <RS485_TransmitPendingFrames+0xe8>)
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	b2da      	uxtb	r2, r3
 80082e2:	4b33      	ldr	r3, [pc, #204]	@ (80083b0 <RS485_TransmitPendingFrames+0xec>)
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d057      	beq.n	800839c <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80082ec:	4b2e      	ldr	r3, [pc, #184]	@ (80083a8 <RS485_TransmitPendingFrames+0xe4>)
 80082ee:	2201      	movs	r2, #1
 80082f0:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80082f2:	4b2e      	ldr	r3, [pc, #184]	@ (80083ac <RS485_TransmitPendingFrames+0xe8>)
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	461a      	mov	r2, r3
 80082fa:	4613      	mov	r3, r2
 80082fc:	01db      	lsls	r3, r3, #7
 80082fe:	4413      	add	r3, r2
 8008300:	005b      	lsls	r3, r3, #1
 8008302:	4a2c      	ldr	r2, [pc, #176]	@ (80083b4 <RS485_TransmitPendingFrames+0xf0>)
 8008304:	4413      	add	r3, r2
 8008306:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8008308:	4b28      	ldr	r3, [pc, #160]	@ (80083ac <RS485_TransmitPendingFrames+0xe8>)
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	b2db      	uxtb	r3, r3
 800830e:	4619      	mov	r1, r3
 8008310:	4a28      	ldr	r2, [pc, #160]	@ (80083b4 <RS485_TransmitPendingFrames+0xf0>)
 8008312:	460b      	mov	r3, r1
 8008314:	01db      	lsls	r3, r3, #7
 8008316:	440b      	add	r3, r1
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	4413      	add	r3, r2
 800831c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008320:	881b      	ldrh	r3, [r3, #0]
 8008322:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8008324:	f7ff fe34 	bl	8007f90 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8008328:	4b1e      	ldr	r3, [pc, #120]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	4b1d      	ldr	r3, [pc, #116]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008336:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8008338:	887b      	ldrh	r3, [r7, #2]
 800833a:	461a      	mov	r2, r3
 800833c:	6879      	ldr	r1, [r7, #4]
 800833e:	4819      	ldr	r0, [pc, #100]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 8008340:	f007 ff46 	bl	80101d0 <HAL_UART_Transmit_DMA>
 8008344:	4603      	mov	r3, r0
 8008346:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8008348:	4b16      	ldr	r3, [pc, #88]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	4b15      	ldr	r3, [pc, #84]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008356:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8008358:	787b      	ldrb	r3, [r7, #1]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d010      	beq.n	8008380 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800835e:	f7ff fe2f 	bl	8007fc0 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8008362:	4b10      	ldr	r3, [pc, #64]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	4b0e      	ldr	r3, [pc, #56]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008370:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8008372:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008376:	4910      	ldr	r1, [pc, #64]	@ (80083b8 <RS485_TransmitPendingFrames+0xf4>)
 8008378:	480a      	ldr	r0, [pc, #40]	@ (80083a4 <RS485_TransmitPendingFrames+0xe0>)
 800837a:	f009 fb46 	bl	8011a0a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 800837e:	e00d      	b.n	800839c <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8008380:	4b0a      	ldr	r3, [pc, #40]	@ (80083ac <RS485_TransmitPendingFrames+0xe8>)
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	3301      	adds	r3, #1
 8008388:	425a      	negs	r2, r3
 800838a:	f003 0307 	and.w	r3, r3, #7
 800838e:	f002 0207 	and.w	r2, r2, #7
 8008392:	bf58      	it	pl
 8008394:	4253      	negpl	r3, r2
 8008396:	b2da      	uxtb	r2, r3
 8008398:	4b04      	ldr	r3, [pc, #16]	@ (80083ac <RS485_TransmitPendingFrames+0xe8>)
 800839a:	701a      	strb	r2, [r3, #0]
}
 800839c:	bf00      	nop
 800839e:	3708      	adds	r7, #8
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	2000126c 	.word	0x2000126c
 80083a8:	20002504 	.word	0x20002504
 80083ac:	20002503 	.word	0x20002503
 80083b0:	20002502 	.word	0x20002502
 80083b4:	20001cf0 	.word	0x20001cf0
 80083b8:	200013e0 	.word	0x200013e0

080083bc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a07      	ldr	r2, [pc, #28]	@ (80083e8 <HAL_UART_ErrorCallback+0x2c>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d108      	bne.n	80083e0 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 80083ce:	4807      	ldr	r0, [pc, #28]	@ (80083ec <HAL_UART_ErrorCallback+0x30>)
 80083d0:	f7fd fcea 	bl	8005da8 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80083d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80083d8:	4905      	ldr	r1, [pc, #20]	@ (80083f0 <HAL_UART_ErrorCallback+0x34>)
 80083da:	4806      	ldr	r0, [pc, #24]	@ (80083f4 <HAL_UART_ErrorCallback+0x38>)
 80083dc:	f009 fb15 	bl	8011a0a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80083e0:	bf00      	nop
 80083e2:	3708      	adds	r7, #8
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}
 80083e8:	40013800 	.word	0x40013800
 80083ec:	0801c1e4 	.word	0x0801c1e4
 80083f0:	200013e0 	.word	0x200013e0
 80083f4:	2000126c 	.word	0x2000126c

080083f8 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	4603      	mov	r3, r0
 8008400:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8008402:	79fb      	ldrb	r3, [r7, #7]
 8008404:	091b      	lsrs	r3, r3, #4
 8008406:	b2db      	uxtb	r3, r3
 8008408:	461a      	mov	r2, r3
 800840a:	0092      	lsls	r2, r2, #2
 800840c:	4413      	add	r3, r2
 800840e:	005b      	lsls	r3, r3, #1
 8008410:	b2da      	uxtb	r2, r3
 8008412:	79fb      	ldrb	r3, [r7, #7]
 8008414:	f003 030f 	and.w	r3, r3, #15
 8008418:	b2db      	uxtb	r3, r3
 800841a:	4413      	add	r3, r2
 800841c:	b2db      	uxtb	r3, r3
}
 800841e:	4618      	mov	r0, r3
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
	...

0800842c <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	4603      	mov	r3, r0
 8008434:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8008436:	79fb      	ldrb	r3, [r7, #7]
 8008438:	4a0e      	ldr	r2, [pc, #56]	@ (8008474 <DecimalToBCD+0x48>)
 800843a:	fba2 2303 	umull	r2, r3, r2, r3
 800843e:	08db      	lsrs	r3, r3, #3
 8008440:	b2db      	uxtb	r3, r3
 8008442:	b25b      	sxtb	r3, r3
 8008444:	011b      	lsls	r3, r3, #4
 8008446:	b258      	sxtb	r0, r3
 8008448:	79fa      	ldrb	r2, [r7, #7]
 800844a:	4b0a      	ldr	r3, [pc, #40]	@ (8008474 <DecimalToBCD+0x48>)
 800844c:	fba3 1302 	umull	r1, r3, r3, r2
 8008450:	08d9      	lsrs	r1, r3, #3
 8008452:	460b      	mov	r3, r1
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	440b      	add	r3, r1
 8008458:	005b      	lsls	r3, r3, #1
 800845a:	1ad3      	subs	r3, r2, r3
 800845c:	b2db      	uxtb	r3, r3
 800845e:	b25b      	sxtb	r3, r3
 8008460:	4303      	orrs	r3, r0
 8008462:	b25b      	sxtb	r3, r3
 8008464:	b2db      	uxtb	r3, r3
}
 8008466:	4618      	mov	r0, r3
 8008468:	370c      	adds	r7, #12
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	cccccccd 	.word	0xcccccccd

08008478 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8008478:	b580      	push	{r7, lr}
 800847a:	b088      	sub	sp, #32
 800847c:	af02      	add	r7, sp, #8
 800847e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8008480:	2300      	movs	r3, #0
 8008482:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8008484:	f107 020f 	add.w	r2, r7, #15
 8008488:	f04f 33ff 	mov.w	r3, #4294967295
 800848c:	9300      	str	r3, [sp, #0]
 800848e:	2301      	movs	r3, #1
 8008490:	21d0      	movs	r1, #208	@ 0xd0
 8008492:	482e      	ldr	r0, [pc, #184]	@ (800854c <DS3231_ReadTime+0xd4>)
 8008494:	f003 fd22 	bl	800bedc <HAL_I2C_Master_Transmit>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e050      	b.n	8008544 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80084a2:	f107 0210 	add.w	r2, r7, #16
 80084a6:	f04f 33ff 	mov.w	r3, #4294967295
 80084aa:	9300      	str	r3, [sp, #0]
 80084ac:	2307      	movs	r3, #7
 80084ae:	21d0      	movs	r1, #208	@ 0xd0
 80084b0:	4826      	ldr	r0, [pc, #152]	@ (800854c <DS3231_ReadTime+0xd4>)
 80084b2:	f003 fe2b 	bl	800c10c <HAL_I2C_Master_Receive>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d001      	beq.n	80084c0 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e041      	b.n	8008544 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 80084c0:	7c3b      	ldrb	r3, [r7, #16]
 80084c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7ff ff95 	bl	80083f8 <BCDToDecimal>
 80084ce:	4603      	mov	r3, r0
 80084d0:	461a      	mov	r2, r3
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 80084d6:	7c7b      	ldrb	r3, [r7, #17]
 80084d8:	4618      	mov	r0, r3
 80084da:	f7ff ff8d 	bl	80083f8 <BCDToDecimal>
 80084de:	4603      	mov	r3, r0
 80084e0:	461a      	mov	r2, r3
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 80084e6:	7cbb      	ldrb	r3, [r7, #18]
 80084e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7ff ff82 	bl	80083f8 <BCDToDecimal>
 80084f4:	4603      	mov	r3, r0
 80084f6:	461a      	mov	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 80084fc:	7cfb      	ldrb	r3, [r7, #19]
 80084fe:	4618      	mov	r0, r3
 8008500:	f7ff ff7a 	bl	80083f8 <BCDToDecimal>
 8008504:	4603      	mov	r3, r0
 8008506:	461a      	mov	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 800850c:	7d3b      	ldrb	r3, [r7, #20]
 800850e:	4618      	mov	r0, r3
 8008510:	f7ff ff72 	bl	80083f8 <BCDToDecimal>
 8008514:	4603      	mov	r3, r0
 8008516:	461a      	mov	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 800851c:	7d7b      	ldrb	r3, [r7, #21]
 800851e:	f003 031f 	and.w	r3, r3, #31
 8008522:	b2db      	uxtb	r3, r3
 8008524:	4618      	mov	r0, r3
 8008526:	f7ff ff67 	bl	80083f8 <BCDToDecimal>
 800852a:	4603      	mov	r3, r0
 800852c:	461a      	mov	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8008532:	7dbb      	ldrb	r3, [r7, #22]
 8008534:	4618      	mov	r0, r3
 8008536:	f7ff ff5f 	bl	80083f8 <BCDToDecimal>
 800853a:	4603      	mov	r3, r0
 800853c:	461a      	mov	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8008542:	2300      	movs	r3, #0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3718      	adds	r7, #24
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	200011b4 	.word	0x200011b4

08008550 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8008550:	b580      	push	{r7, lr}
 8008552:	b088      	sub	sp, #32
 8008554:	af04      	add	r7, sp, #16
 8008556:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8008558:	2300      	movs	r3, #0
 800855a:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	4618      	mov	r0, r3
 8008562:	f7ff ff63 	bl	800842c <DecimalToBCD>
 8008566:	4603      	mov	r3, r0
 8008568:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	785b      	ldrb	r3, [r3, #1]
 800856e:	4618      	mov	r0, r3
 8008570:	f7ff ff5c 	bl	800842c <DecimalToBCD>
 8008574:	4603      	mov	r3, r0
 8008576:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	789b      	ldrb	r3, [r3, #2]
 800857c:	4618      	mov	r0, r3
 800857e:	f7ff ff55 	bl	800842c <DecimalToBCD>
 8008582:	4603      	mov	r3, r0
 8008584:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	78db      	ldrb	r3, [r3, #3]
 800858a:	4618      	mov	r0, r3
 800858c:	f7ff ff4e 	bl	800842c <DecimalToBCD>
 8008590:	4603      	mov	r3, r0
 8008592:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	791b      	ldrb	r3, [r3, #4]
 8008598:	4618      	mov	r0, r3
 800859a:	f7ff ff47 	bl	800842c <DecimalToBCD>
 800859e:	4603      	mov	r3, r0
 80085a0:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	795b      	ldrb	r3, [r3, #5]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f7ff ff40 	bl	800842c <DecimalToBCD>
 80085ac:	4603      	mov	r3, r0
 80085ae:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	799b      	ldrb	r3, [r3, #6]
 80085b4:	4618      	mov	r0, r3
 80085b6:	f7ff ff39 	bl	800842c <DecimalToBCD>
 80085ba:	4603      	mov	r3, r0
 80085bc:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80085be:	7bfb      	ldrb	r3, [r7, #15]
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	f04f 33ff 	mov.w	r3, #4294967295
 80085c6:	9302      	str	r3, [sp, #8]
 80085c8:	2307      	movs	r3, #7
 80085ca:	9301      	str	r3, [sp, #4]
 80085cc:	f107 0308 	add.w	r3, r7, #8
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	2301      	movs	r3, #1
 80085d4:	21d0      	movs	r1, #208	@ 0xd0
 80085d6:	4806      	ldr	r0, [pc, #24]	@ (80085f0 <DS3231_SetTime+0xa0>)
 80085d8:	f003 fe8e 	bl	800c2f8 <HAL_I2C_Mem_Write>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d001      	beq.n	80085e6 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e000      	b.n	80085e8 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3710      	adds	r7, #16
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	200011b4 	.word	0x200011b4

080085f4 <SD_Mount>:
static bool lastKnownInsertedStatus = false; // false = not inserted, true = inserted

static char logFilename[32];


static bool SD_Mount(void) {
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
	// Clear any previous driver link
	SD_Unmount();
 80085fa:	f000 f82f 	bl	800865c <SD_Unmount>

	// Relink the driver
	if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0) {
 80085fe:	4912      	ldr	r1, [pc, #72]	@ (8008648 <SD_Mount+0x54>)
 8008600:	4812      	ldr	r0, [pc, #72]	@ (800864c <SD_Mount+0x58>)
 8008602:	f00f fe3d 	bl	8018280 <FATFS_LinkDriver>
 8008606:	4603      	mov	r3, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	d001      	beq.n	8008610 <SD_Mount+0x1c>
		return false;
 800860c:	2300      	movs	r3, #0
 800860e:	e017      	b.n	8008640 <SD_Mount+0x4c>
	}

	// Reset SPI Hardware
	SPI_ReInit();
 8008610:	f7fc fad4 	bl	8004bbc <SPI_ReInit>

	// Force mount
	FRESULT res = f_mount(&fatFs, (TCHAR const*)USERPath, 1);
 8008614:	2201      	movs	r2, #1
 8008616:	490c      	ldr	r1, [pc, #48]	@ (8008648 <SD_Mount+0x54>)
 8008618:	480d      	ldr	r0, [pc, #52]	@ (8008650 <SD_Mount+0x5c>)
 800861a:	f00e ff09 	bl	8017430 <f_mount>
 800861e:	4603      	mov	r3, r0
 8008620:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8008622:	79fb      	ldrb	r3, [r7, #7]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d004      	beq.n	8008632 <SD_Mount+0x3e>
		isMounted = false;
 8008628:	4b0a      	ldr	r3, [pc, #40]	@ (8008654 <SD_Mount+0x60>)
 800862a:	2200      	movs	r2, #0
 800862c:	701a      	strb	r2, [r3, #0]
		return false;
 800862e:	2300      	movs	r3, #0
 8008630:	e006      	b.n	8008640 <SD_Mount+0x4c>
	}

	lastKnownInsertedStatus = true;
 8008632:	4b09      	ldr	r3, [pc, #36]	@ (8008658 <SD_Mount+0x64>)
 8008634:	2201      	movs	r2, #1
 8008636:	701a      	strb	r2, [r3, #0]

	isMounted = true;
 8008638:	4b06      	ldr	r3, [pc, #24]	@ (8008654 <SD_Mount+0x60>)
 800863a:	2201      	movs	r2, #1
 800863c:	701a      	strb	r2, [r3, #0]
	return true;
 800863e:	2301      	movs	r3, #1
}
 8008640:	4618      	mov	r0, r3
 8008642:	3708      	adds	r7, #8
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	200029a4 	.word	0x200029a4
 800864c:	20000014 	.word	0x20000014
 8008650:	2000250c 	.word	0x2000250c
 8008654:	20002970 	.word	0x20002970
 8008658:	20002971 	.word	0x20002971

0800865c <SD_Unmount>:

void SD_Unmount(void) {
 800865c:	b580      	push	{r7, lr}
 800865e:	af00      	add	r7, sp, #0
	// Unmount
	f_mount(NULL, (TCHAR const*)USERPath, 0);
 8008660:	2200      	movs	r2, #0
 8008662:	4906      	ldr	r1, [pc, #24]	@ (800867c <SD_Unmount+0x20>)
 8008664:	2000      	movs	r0, #0
 8008666:	f00e fee3 	bl	8017430 <f_mount>

	// Unlink the driver
	FATFS_UnLinkDriver(USERPath);
 800866a:	4804      	ldr	r0, [pc, #16]	@ (800867c <SD_Unmount+0x20>)
 800866c:	f00f fe50 	bl	8018310 <FATFS_UnLinkDriver>

	isMounted = false;
 8008670:	4b03      	ldr	r3, [pc, #12]	@ (8008680 <SD_Unmount+0x24>)
 8008672:	2200      	movs	r2, #0
 8008674:	701a      	strb	r2, [r3, #0]
}
 8008676:	bf00      	nop
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	200029a4 	.word	0x200029a4
 8008680:	20002970 	.word	0x20002970

08008684 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
SD_Status SD_Detect(void) {
 8008684:	b580      	push	{r7, lr}
 8008686:	af00      	add	r7, sp, #0
    if (SD_CARD_DETECT_ENABLE == true) {
        if (HAL_GPIO_ReadPin(SD_CARD_PORT, SD_CARD_PIN) == GPIO_PIN_RESET) {
 8008688:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800868c:	4817      	ldr	r0, [pc, #92]	@ (80086ec <SD_Detect+0x68>)
 800868e:	f003 fb59 	bl	800bd44 <HAL_GPIO_ReadPin>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d114      	bne.n	80086c2 <SD_Detect+0x3e>
        	// Card is detected

        	lastKnownInsertedStatus = true;
 8008698:	4b15      	ldr	r3, [pc, #84]	@ (80086f0 <SD_Detect+0x6c>)
 800869a:	2201      	movs	r2, #1
 800869c:	701a      	strb	r2, [r3, #0]

            if (!isMounted) {
 800869e:	4b15      	ldr	r3, [pc, #84]	@ (80086f4 <SD_Detect+0x70>)
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	f083 0301 	eor.w	r3, r3, #1
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d008      	beq.n	80086be <SD_Detect+0x3a>
                return SD_Mount() ? SD_INSERTED_MOUNT_SUCCESS : SD_INSERTED_MOUNT_FAILURE;
 80086ac:	f7ff ffa2 	bl	80085f4 <SD_Mount>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <SD_Detect+0x36>
 80086b6:	2302      	movs	r3, #2
 80086b8:	e015      	b.n	80086e6 <SD_Detect+0x62>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e013      	b.n	80086e6 <SD_Detect+0x62>
            }

            return SD_MOUNTED;
 80086be:	2304      	movs	r3, #4
 80086c0:	e011      	b.n	80086e6 <SD_Detect+0x62>
        } else {
            // Card is not detected
            isMounted = false;
 80086c2:	4b0c      	ldr	r3, [pc, #48]	@ (80086f4 <SD_Detect+0x70>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	701a      	strb	r2, [r3, #0]

            if (lastKnownInsertedStatus) {
 80086c8:	4b09      	ldr	r3, [pc, #36]	@ (80086f0 <SD_Detect+0x6c>)
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d006      	beq.n	80086de <SD_Detect+0x5a>
            	SD_Unmount();
 80086d0:	f7ff ffc4 	bl	800865c <SD_Unmount>
            	lastKnownInsertedStatus = false;
 80086d4:	4b06      	ldr	r3, [pc, #24]	@ (80086f0 <SD_Detect+0x6c>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	701a      	strb	r2, [r3, #0]
            	return SD_REMOVED;
 80086da:	2303      	movs	r3, #3
 80086dc:	e003      	b.n	80086e6 <SD_Detect+0x62>
            }

            lastKnownInsertedStatus = false;
 80086de:	4b04      	ldr	r3, [pc, #16]	@ (80086f0 <SD_Detect+0x6c>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	701a      	strb	r2, [r3, #0]
            return SD_NO_CARD;
 80086e4:	2300      	movs	r3, #0
    } else {
        // No card detect pin, just try mounting every time.
    	// Remounting will not work. This is for test only.
        return SD_Mount() ? SD_MOUNTED : SD_NO_CARD;
    }
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	48000800 	.word	0x48000800
 80086f0:	20002971 	.word	0x20002971
 80086f4:	20002970 	.word	0x20002970

080086f8 <SD_IsMounted>:

bool SD_IsMounted(void) {
 80086f8:	b480      	push	{r7}
 80086fa:	af00      	add	r7, sp, #0
	return isMounted;
 80086fc:	4b03      	ldr	r3, [pc, #12]	@ (800870c <SD_IsMounted+0x14>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
}
 8008700:	4618      	mov	r0, r3
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	20002970 	.word	0x20002970

08008710 <SD_Log>:

bool SD_Log(const char* message) {
 8008710:	b580      	push	{r7, lr}
 8008712:	b0cc      	sub	sp, #304	@ 0x130
 8008714:	af02      	add	r7, sp, #8
 8008716:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800871a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800871e:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8008720:	4b4d      	ldr	r3, [pc, #308]	@ (8008858 <SD_Log+0x148>)
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	f083 0301 	eor.w	r3, r3, #1
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b00      	cmp	r3, #0
 800872c:	d001      	beq.n	8008732 <SD_Log+0x22>
 800872e:	2300      	movs	r3, #0
 8008730:	e08d      	b.n	800884e <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8008732:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8008736:	4618      	mov	r0, r3
 8008738:	f7ff fe9e 	bl	8008478 <DS3231_ReadTime>
 800873c:	4603      	mov	r3, r0
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00c      	beq.n	800875c <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8008742:	4a46      	ldr	r2, [pc, #280]	@ (800885c <SD_Log+0x14c>)
 8008744:	2120      	movs	r1, #32
 8008746:	4846      	ldr	r0, [pc, #280]	@ (8008860 <SD_Log+0x150>)
 8008748:	f011 f944 	bl	80199d4 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 800874c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008750:	4a44      	ldr	r2, [pc, #272]	@ (8008864 <SD_Log+0x154>)
 8008752:	2110      	movs	r1, #16
 8008754:	4618      	mov	r0, r3
 8008756:	f011 f93d 	bl	80199d4 <sniprintf>
 800875a:	e01e      	b.n	800879a <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 800875c:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008760:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8008764:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8008768:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 800876c:	9101      	str	r1, [sp, #4]
 800876e:	9200      	str	r2, [sp, #0]
 8008770:	4a3d      	ldr	r2, [pc, #244]	@ (8008868 <SD_Log+0x158>)
 8008772:	2120      	movs	r1, #32
 8008774:	483a      	ldr	r0, [pc, #232]	@ (8008860 <SD_Log+0x150>)
 8008776:	f011 f92d 	bl	80199d4 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 800877a:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 800877e:	4619      	mov	r1, r3
 8008780:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8008784:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8008788:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800878c:	9201      	str	r2, [sp, #4]
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	460b      	mov	r3, r1
 8008792:	4a36      	ldr	r2, [pc, #216]	@ (800886c <SD_Log+0x15c>)
 8008794:	2110      	movs	r1, #16
 8008796:	f011 f91d 	bl	80199d4 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 800879a:	2212      	movs	r2, #18
 800879c:	4930      	ldr	r1, [pc, #192]	@ (8008860 <SD_Log+0x150>)
 800879e:	4834      	ldr	r0, [pc, #208]	@ (8008870 <SD_Log+0x160>)
 80087a0:	f00e fe8c 	bl	80174bc <f_open>
 80087a4:	4603      	mov	r3, r0
 80087a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 80087aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d001      	beq.n	80087b6 <SD_Log+0xa6>
 80087b2:	2300      	movs	r3, #0
 80087b4:	e04b      	b.n	800884e <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 80087b6:	4b2e      	ldr	r3, [pc, #184]	@ (8008870 <SD_Log+0x160>)
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	4619      	mov	r1, r3
 80087bc:	482c      	ldr	r0, [pc, #176]	@ (8008870 <SD_Log+0x160>)
 80087be:	f00f fa54 	bl	8017c6a <f_lseek>
 80087c2:	4603      	mov	r3, r0
 80087c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 80087c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d004      	beq.n	80087da <SD_Log+0xca>
		f_close(&logFile);
 80087d0:	4827      	ldr	r0, [pc, #156]	@ (8008870 <SD_Log+0x160>)
 80087d2:	f00f fa20 	bl	8017c16 <f_close>
		return false;
 80087d6:	2300      	movs	r3, #0
 80087d8:	e039      	b.n	800884e <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 80087da:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80087de:	f107 0010 	add.w	r0, r7, #16
 80087e2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80087e6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	4613      	mov	r3, r2
 80087f0:	4a20      	ldr	r2, [pc, #128]	@ (8008874 <SD_Log+0x164>)
 80087f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80087f6:	f011 f8ed 	bl	80199d4 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 80087fa:	f107 0310 	add.w	r3, r7, #16
 80087fe:	4618      	mov	r0, r3
 8008800:	f7f7 fd5e 	bl	80002c0 <strlen>
 8008804:	4602      	mov	r2, r0
 8008806:	f107 030c 	add.w	r3, r7, #12
 800880a:	f107 0110 	add.w	r1, r7, #16
 800880e:	4818      	ldr	r0, [pc, #96]	@ (8008870 <SD_Log+0x160>)
 8008810:	f00f f80e 	bl	8017830 <f_write>
 8008814:	4603      	mov	r3, r0
 8008816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 800881a:	4815      	ldr	r0, [pc, #84]	@ (8008870 <SD_Log+0x160>)
 800881c:	f00f f9fb 	bl	8017c16 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8008820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10e      	bne.n	8008846 <SD_Log+0x136>
 8008828:	f107 0310 	add.w	r3, r7, #16
 800882c:	4618      	mov	r0, r3
 800882e:	f7f7 fd47 	bl	80002c0 <strlen>
 8008832:	4602      	mov	r2, r0
 8008834:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008838:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	429a      	cmp	r2, r3
 8008840:	d101      	bne.n	8008846 <SD_Log+0x136>
 8008842:	2301      	movs	r3, #1
 8008844:	e000      	b.n	8008848 <SD_Log+0x138>
 8008846:	2300      	movs	r3, #0
 8008848:	f003 0301 	and.w	r3, r3, #1
 800884c:	b2db      	uxtb	r3, r3
}
 800884e:	4618      	mov	r0, r3
 8008850:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	20002970 	.word	0x20002970
 800885c:	0801c208 	.word	0x0801c208
 8008860:	20002974 	.word	0x20002974
 8008864:	0801c21c 	.word	0x0801c21c
 8008868:	0801c228 	.word	0x0801c228
 800886c:	0801c23c 	.word	0x0801c23c
 8008870:	20002740 	.word	0x20002740
 8008874:	0801c250 	.word	0x0801c250

08008878 <SD_GetStats>:

SD_Stats SD_GetStats(void) {
 8008878:	b590      	push	{r4, r7, lr}
 800887a:	b08b      	sub	sp, #44	@ 0x2c
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
	SD_Stats stats = {0};
 8008880:	f107 0310 	add.w	r3, r7, #16
 8008884:	2200      	movs	r2, #0
 8008886:	601a      	str	r2, [r3, #0]
 8008888:	605a      	str	r2, [r3, #4]
 800888a:	609a      	str	r2, [r3, #8]

	if (!isMounted) {
 800888c:	4b28      	ldr	r3, [pc, #160]	@ (8008930 <SD_GetStats+0xb8>)
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	f083 0301 	eor.w	r3, r3, #1
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <SD_GetStats+0x38>
		stats.success = false;
 800889a:	2300      	movs	r3, #0
 800889c:	763b      	strb	r3, [r7, #24]
		return stats;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	461c      	mov	r4, r3
 80088a2:	f107 0310 	add.w	r3, r7, #16
 80088a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80088aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80088ae:	e03a      	b.n	8008926 <SD_GetStats+0xae>
	}

	DWORD free_clusters, total_sectors, free_sectors;
	FATFS *fs_ptr = &fatFs;
 80088b0:	4b20      	ldr	r3, [pc, #128]	@ (8008934 <SD_GetStats+0xbc>)
 80088b2:	60bb      	str	r3, [r7, #8]

	FRESULT res = f_getfree("", &free_clusters, &fs_ptr);
 80088b4:	f107 0208 	add.w	r2, r7, #8
 80088b8:	f107 030c 	add.w	r3, r7, #12
 80088bc:	4619      	mov	r1, r3
 80088be:	481e      	ldr	r0, [pc, #120]	@ (8008938 <SD_GetStats+0xc0>)
 80088c0:	f00f fbdc 	bl	801807c <f_getfree>
 80088c4:	4603      	mov	r3, r0
 80088c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != FR_OK) {
 80088ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00a      	beq.n	80088e8 <SD_GetStats+0x70>
		stats.success = false;
 80088d2:	2300      	movs	r3, #0
 80088d4:	763b      	strb	r3, [r7, #24]
		return stats;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	461c      	mov	r4, r3
 80088da:	f107 0310 	add.w	r3, r7, #16
 80088de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80088e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80088e6:	e01e      	b.n	8008926 <SD_GetStats+0xae>
	}

	// From Chan's FatFs documentation:
	// total_sectors = (fs->n_fatent - 2) * fs->csize;
	// free_sectors  = free_clusters * fs->csize;
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	3b02      	subs	r3, #2
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	8952      	ldrh	r2, [r2, #10]
 80088f2:	fb02 f303 	mul.w	r3, r2, r3
 80088f6:	623b      	str	r3, [r7, #32]
	free_sectors  = free_clusters * fs_ptr->csize;
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	895b      	ldrh	r3, [r3, #10]
 80088fc:	461a      	mov	r2, r3
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	fb02 f303 	mul.w	r3, r2, r3
 8008904:	61fb      	str	r3, [r7, #28]

	// Sector size is 512 bytes -> 1 sector = 0.5 KiB
	// Convert to MB: (sectors / 2) / 1024 = MB
	stats.totalMB = total_sectors / 2048;
 8008906:	6a3b      	ldr	r3, [r7, #32]
 8008908:	0adb      	lsrs	r3, r3, #11
 800890a:	613b      	str	r3, [r7, #16]
	stats.freeMB  = free_sectors / 2048;
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	0adb      	lsrs	r3, r3, #11
 8008910:	617b      	str	r3, [r7, #20]
	stats.success = true;
 8008912:	2301      	movs	r3, #1
 8008914:	763b      	strb	r3, [r7, #24]

	return stats;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	461c      	mov	r4, r3
 800891a:	f107 0310 	add.w	r3, r7, #16
 800891e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008922:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	372c      	adds	r7, #44	@ 0x2c
 800892a:	46bd      	mov	sp, r7
 800892c:	bd90      	pop	{r4, r7, pc}
 800892e:	bf00      	nop
 8008930:	20002970 	.word	0x20002970
 8008934:	2000250c 	.word	0x2000250c
 8008938:	0801c258 	.word	0x0801c258

0800893c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008944:	f000 fd66 	bl	8009414 <HAL_GetTick>
 8008948:	4603      	mov	r3, r0
 800894a:	4a04      	ldr	r2, [pc, #16]	@ (800895c <SPI_Timer_On+0x20>)
 800894c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800894e:	4a04      	ldr	r2, [pc, #16]	@ (8008960 <SPI_Timer_On+0x24>)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6013      	str	r3, [r2, #0]
}
 8008954:	bf00      	nop
 8008956:	3708      	adds	r7, #8
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	20002998 	.word	0x20002998
 8008960:	2000299c 	.word	0x2000299c

08008964 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008964:	b580      	push	{r7, lr}
 8008966:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8008968:	f000 fd54 	bl	8009414 <HAL_GetTick>
 800896c:	4602      	mov	r2, r0
 800896e:	4b06      	ldr	r3, [pc, #24]	@ (8008988 <SPI_Timer_Status+0x24>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	1ad2      	subs	r2, r2, r3
 8008974:	4b05      	ldr	r3, [pc, #20]	@ (800898c <SPI_Timer_Status+0x28>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	429a      	cmp	r2, r3
 800897a:	bf34      	ite	cc
 800897c:	2301      	movcc	r3, #1
 800897e:	2300      	movcs	r3, #0
 8008980:	b2db      	uxtb	r3, r3
}
 8008982:	4618      	mov	r0, r3
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	20002998 	.word	0x20002998
 800898c:	2000299c 	.word	0x2000299c

08008990 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af02      	add	r7, sp, #8
 8008996:	4603      	mov	r3, r0
 8008998:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800899a:	f107 020f 	add.w	r2, r7, #15
 800899e:	1df9      	adds	r1, r7, #7
 80089a0:	2332      	movs	r3, #50	@ 0x32
 80089a2:	9300      	str	r3, [sp, #0]
 80089a4:	2301      	movs	r3, #1
 80089a6:	4804      	ldr	r0, [pc, #16]	@ (80089b8 <xchg_spi+0x28>)
 80089a8:	f007 f83f 	bl	800fa2a <HAL_SPI_TransmitReceive>
    return rxDat;
 80089ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	20001208 	.word	0x20001208

080089bc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80089bc:	b590      	push	{r4, r7, lr}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80089c6:	2300      	movs	r3, #0
 80089c8:	60fb      	str	r3, [r7, #12]
 80089ca:	e00a      	b.n	80089e2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	18d4      	adds	r4, r2, r3
 80089d2:	20ff      	movs	r0, #255	@ 0xff
 80089d4:	f7ff ffdc 	bl	8008990 <xchg_spi>
 80089d8:	4603      	mov	r3, r0
 80089da:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	3301      	adds	r3, #1
 80089e0:	60fb      	str	r3, [r7, #12]
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d3f0      	bcc.n	80089cc <rcvr_spi_multi+0x10>
	}
}
 80089ea:	bf00      	nop
 80089ec:	bf00      	nop
 80089ee:	3714      	adds	r7, #20
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd90      	pop	{r4, r7, pc}

080089f4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	b29a      	uxth	r2, r3
 8008a02:	f04f 33ff 	mov.w	r3, #4294967295
 8008a06:	6879      	ldr	r1, [r7, #4]
 8008a08:	4803      	ldr	r0, [pc, #12]	@ (8008a18 <xmit_spi_multi+0x24>)
 8008a0a:	f006 fe98 	bl	800f73e <HAL_SPI_Transmit>
}
 8008a0e:	bf00      	nop
 8008a10:	3708      	adds	r7, #8
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	20001208 	.word	0x20001208

08008a1c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b086      	sub	sp, #24
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008a24:	f000 fcf6 	bl	8009414 <HAL_GetTick>
 8008a28:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008a2e:	20ff      	movs	r0, #255	@ 0xff
 8008a30:	f7ff ffae 	bl	8008990 <xchg_spi>
 8008a34:	4603      	mov	r3, r0
 8008a36:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
 8008a3a:	2bff      	cmp	r3, #255	@ 0xff
 8008a3c:	d007      	beq.n	8008a4e <wait_ready+0x32>
 8008a3e:	f000 fce9 	bl	8009414 <HAL_GetTick>
 8008a42:	4602      	mov	r2, r0
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	693a      	ldr	r2, [r7, #16]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d8ef      	bhi.n	8008a2e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8008a4e:	7bfb      	ldrb	r3, [r7, #15]
 8008a50:	2bff      	cmp	r3, #255	@ 0xff
 8008a52:	bf0c      	ite	eq
 8008a54:	2301      	moveq	r3, #1
 8008a56:	2300      	movne	r3, #0
 8008a58:	b2db      	uxtb	r3, r3
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3718      	adds	r7, #24
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
	...

08008a64 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008a6e:	4804      	ldr	r0, [pc, #16]	@ (8008a80 <despiselect+0x1c>)
 8008a70:	f003 f980 	bl	800bd74 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008a74:	20ff      	movs	r0, #255	@ 0xff
 8008a76:	f7ff ff8b 	bl	8008990 <xchg_spi>

}
 8008a7a:	bf00      	nop
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	48000800 	.word	0x48000800

08008a84 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008a8e:	480a      	ldr	r0, [pc, #40]	@ (8008ab8 <spiselect+0x34>)
 8008a90:	f003 f970 	bl	800bd74 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8008a94:	20ff      	movs	r0, #255	@ 0xff
 8008a96:	f7ff ff7b 	bl	8008990 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008a9a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008a9e:	f7ff ffbd 	bl	8008a1c <wait_ready>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d001      	beq.n	8008aac <spiselect+0x28>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e002      	b.n	8008ab2 <spiselect+0x2e>

	despiselect();
 8008aac:	f7ff ffda 	bl	8008a64 <despiselect>
	return 0;	/* Timeout */
 8008ab0:	2300      	movs	r3, #0
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	48000800 	.word	0x48000800

08008abc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8008ac6:	20c8      	movs	r0, #200	@ 0xc8
 8008ac8:	f7ff ff38 	bl	800893c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008acc:	20ff      	movs	r0, #255	@ 0xff
 8008ace:	f7ff ff5f 	bl	8008990 <xchg_spi>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8008ad6:	7bfb      	ldrb	r3, [r7, #15]
 8008ad8:	2bff      	cmp	r3, #255	@ 0xff
 8008ada:	d104      	bne.n	8008ae6 <rcvr_datablock+0x2a>
 8008adc:	f7ff ff42 	bl	8008964 <SPI_Timer_Status>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1f2      	bne.n	8008acc <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8008ae6:	7bfb      	ldrb	r3, [r7, #15]
 8008ae8:	2bfe      	cmp	r3, #254	@ 0xfe
 8008aea:	d001      	beq.n	8008af0 <rcvr_datablock+0x34>
 8008aec:	2300      	movs	r3, #0
 8008aee:	e00a      	b.n	8008b06 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008af0:	6839      	ldr	r1, [r7, #0]
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7ff ff62 	bl	80089bc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8008af8:	20ff      	movs	r0, #255	@ 0xff
 8008afa:	f7ff ff49 	bl	8008990 <xchg_spi>
 8008afe:	20ff      	movs	r0, #255	@ 0xff
 8008b00:	f7ff ff46 	bl	8008990 <xchg_spi>

	return 1;						/* Function succeeded */
 8008b04:	2301      	movs	r3, #1
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b084      	sub	sp, #16
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
 8008b16:	460b      	mov	r3, r1
 8008b18:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008b1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008b1e:	f7ff ff7d 	bl	8008a1c <wait_ready>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d101      	bne.n	8008b2c <xmit_datablock+0x1e>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	e01e      	b.n	8008b6a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008b2c:	78fb      	ldrb	r3, [r7, #3]
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7ff ff2e 	bl	8008990 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008b34:	78fb      	ldrb	r3, [r7, #3]
 8008b36:	2bfd      	cmp	r3, #253	@ 0xfd
 8008b38:	d016      	beq.n	8008b68 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8008b3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f7ff ff58 	bl	80089f4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008b44:	20ff      	movs	r0, #255	@ 0xff
 8008b46:	f7ff ff23 	bl	8008990 <xchg_spi>
 8008b4a:	20ff      	movs	r0, #255	@ 0xff
 8008b4c:	f7ff ff20 	bl	8008990 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8008b50:	20ff      	movs	r0, #255	@ 0xff
 8008b52:	f7ff ff1d 	bl	8008990 <xchg_spi>
 8008b56:	4603      	mov	r3, r0
 8008b58:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8008b5a:	7bfb      	ldrb	r3, [r7, #15]
 8008b5c:	f003 031f 	and.w	r3, r3, #31
 8008b60:	2b05      	cmp	r3, #5
 8008b62:	d001      	beq.n	8008b68 <xmit_datablock+0x5a>
 8008b64:	2300      	movs	r3, #0
 8008b66:	e000      	b.n	8008b6a <xmit_datablock+0x5c>
	}
	return 1;
 8008b68:	2301      	movs	r3, #1
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b084      	sub	sp, #16
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	4603      	mov	r3, r0
 8008b7a:	6039      	str	r1, [r7, #0]
 8008b7c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	da0e      	bge.n	8008ba4 <send_cmd+0x32>
		cmd &= 0x7F;
 8008b86:	79fb      	ldrb	r3, [r7, #7]
 8008b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b8c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008b8e:	2100      	movs	r1, #0
 8008b90:	2037      	movs	r0, #55	@ 0x37
 8008b92:	f7ff ffee 	bl	8008b72 <send_cmd>
 8008b96:	4603      	mov	r3, r0
 8008b98:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008b9a:	7bbb      	ldrb	r3, [r7, #14]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d901      	bls.n	8008ba4 <send_cmd+0x32>
 8008ba0:	7bbb      	ldrb	r3, [r7, #14]
 8008ba2:	e051      	b.n	8008c48 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008ba4:	79fb      	ldrb	r3, [r7, #7]
 8008ba6:	2b0c      	cmp	r3, #12
 8008ba8:	d008      	beq.n	8008bbc <send_cmd+0x4a>
		despiselect();
 8008baa:	f7ff ff5b 	bl	8008a64 <despiselect>
		if (!spiselect()) return 0xFF;
 8008bae:	f7ff ff69 	bl	8008a84 <spiselect>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d101      	bne.n	8008bbc <send_cmd+0x4a>
 8008bb8:	23ff      	movs	r3, #255	@ 0xff
 8008bba:	e045      	b.n	8008c48 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8008bbc:	79fb      	ldrb	r3, [r7, #7]
 8008bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7ff fee3 	bl	8008990 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	0e1b      	lsrs	r3, r3, #24
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7ff fedd 	bl	8008990 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	0c1b      	lsrs	r3, r3, #16
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7ff fed7 	bl	8008990 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	0a1b      	lsrs	r3, r3, #8
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7ff fed1 	bl	8008990 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7ff fecc 	bl	8008990 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008bfc:	79fb      	ldrb	r3, [r7, #7]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d101      	bne.n	8008c06 <send_cmd+0x94>
 8008c02:	2395      	movs	r3, #149	@ 0x95
 8008c04:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008c06:	79fb      	ldrb	r3, [r7, #7]
 8008c08:	2b08      	cmp	r3, #8
 8008c0a:	d101      	bne.n	8008c10 <send_cmd+0x9e>
 8008c0c:	2387      	movs	r3, #135	@ 0x87
 8008c0e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7ff febc 	bl	8008990 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008c18:	79fb      	ldrb	r3, [r7, #7]
 8008c1a:	2b0c      	cmp	r3, #12
 8008c1c:	d102      	bne.n	8008c24 <send_cmd+0xb2>
 8008c1e:	20ff      	movs	r0, #255	@ 0xff
 8008c20:	f7ff feb6 	bl	8008990 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008c24:	230a      	movs	r3, #10
 8008c26:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008c28:	20ff      	movs	r0, #255	@ 0xff
 8008c2a:	f7ff feb1 	bl	8008990 <xchg_spi>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008c32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	da05      	bge.n	8008c46 <send_cmd+0xd4>
 8008c3a:	7bfb      	ldrb	r3, [r7, #15]
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	73fb      	strb	r3, [r7, #15]
 8008c40:	7bfb      	ldrb	r3, [r7, #15]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1f0      	bne.n	8008c28 <send_cmd+0xb6>

	return res;							/* Return received response */
 8008c46:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008c50:	b590      	push	{r4, r7, lr}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	4603      	mov	r3, r0
 8008c58:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008c5a:	79fb      	ldrb	r3, [r7, #7]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d001      	beq.n	8008c64 <USER_SPI_initialize+0x14>
 8008c60:	2301      	movs	r3, #1
 8008c62:	e0d6      	b.n	8008e12 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008c64:	4b6d      	ldr	r3, [pc, #436]	@ (8008e1c <USER_SPI_initialize+0x1cc>)
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d003      	beq.n	8008c7a <USER_SPI_initialize+0x2a>
 8008c72:	4b6a      	ldr	r3, [pc, #424]	@ (8008e1c <USER_SPI_initialize+0x1cc>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	e0cb      	b.n	8008e12 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8008c7a:	4b69      	ldr	r3, [pc, #420]	@ (8008e20 <USER_SPI_initialize+0x1d0>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008c84:	4b66      	ldr	r3, [pc, #408]	@ (8008e20 <USER_SPI_initialize+0x1d0>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8008c8c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008c8e:	230a      	movs	r3, #10
 8008c90:	73fb      	strb	r3, [r7, #15]
 8008c92:	e005      	b.n	8008ca0 <USER_SPI_initialize+0x50>
 8008c94:	20ff      	movs	r0, #255	@ 0xff
 8008c96:	f7ff fe7b 	bl	8008990 <xchg_spi>
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	73fb      	strb	r3, [r7, #15]
 8008ca0:	7bfb      	ldrb	r3, [r7, #15]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1f6      	bne.n	8008c94 <USER_SPI_initialize+0x44>

	ty = 0;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8008caa:	2100      	movs	r1, #0
 8008cac:	2000      	movs	r0, #0
 8008cae:	f7ff ff60 	bl	8008b72 <send_cmd>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	f040 808b 	bne.w	8008dd0 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8008cba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008cbe:	f7ff fe3d 	bl	800893c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008cc2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8008cc6:	2008      	movs	r0, #8
 8008cc8:	f7ff ff53 	bl	8008b72 <send_cmd>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d151      	bne.n	8008d76 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	73fb      	strb	r3, [r7, #15]
 8008cd6:	e00d      	b.n	8008cf4 <USER_SPI_initialize+0xa4>
 8008cd8:	7bfc      	ldrb	r4, [r7, #15]
 8008cda:	20ff      	movs	r0, #255	@ 0xff
 8008cdc:	f7ff fe58 	bl	8008990 <xchg_spi>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	f104 0310 	add.w	r3, r4, #16
 8008ce8:	443b      	add	r3, r7
 8008cea:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	73fb      	strb	r3, [r7, #15]
 8008cf4:	7bfb      	ldrb	r3, [r7, #15]
 8008cf6:	2b03      	cmp	r3, #3
 8008cf8:	d9ee      	bls.n	8008cd8 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008cfa:	7abb      	ldrb	r3, [r7, #10]
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d167      	bne.n	8008dd0 <USER_SPI_initialize+0x180>
 8008d00:	7afb      	ldrb	r3, [r7, #11]
 8008d02:	2baa      	cmp	r3, #170	@ 0xaa
 8008d04:	d164      	bne.n	8008dd0 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8008d06:	bf00      	nop
 8008d08:	f7ff fe2c 	bl	8008964 <SPI_Timer_Status>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d007      	beq.n	8008d22 <USER_SPI_initialize+0xd2>
 8008d12:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008d16:	20a9      	movs	r0, #169	@ 0xa9
 8008d18:	f7ff ff2b 	bl	8008b72 <send_cmd>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f2      	bne.n	8008d08 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008d22:	f7ff fe1f 	bl	8008964 <SPI_Timer_Status>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d051      	beq.n	8008dd0 <USER_SPI_initialize+0x180>
 8008d2c:	2100      	movs	r1, #0
 8008d2e:	203a      	movs	r0, #58	@ 0x3a
 8008d30:	f7ff ff1f 	bl	8008b72 <send_cmd>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d14a      	bne.n	8008dd0 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73fb      	strb	r3, [r7, #15]
 8008d3e:	e00d      	b.n	8008d5c <USER_SPI_initialize+0x10c>
 8008d40:	7bfc      	ldrb	r4, [r7, #15]
 8008d42:	20ff      	movs	r0, #255	@ 0xff
 8008d44:	f7ff fe24 	bl	8008990 <xchg_spi>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	f104 0310 	add.w	r3, r4, #16
 8008d50:	443b      	add	r3, r7
 8008d52:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008d56:	7bfb      	ldrb	r3, [r7, #15]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	73fb      	strb	r3, [r7, #15]
 8008d5c:	7bfb      	ldrb	r3, [r7, #15]
 8008d5e:	2b03      	cmp	r3, #3
 8008d60:	d9ee      	bls.n	8008d40 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008d62:	7a3b      	ldrb	r3, [r7, #8]
 8008d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d001      	beq.n	8008d70 <USER_SPI_initialize+0x120>
 8008d6c:	230c      	movs	r3, #12
 8008d6e:	e000      	b.n	8008d72 <USER_SPI_initialize+0x122>
 8008d70:	2304      	movs	r3, #4
 8008d72:	737b      	strb	r3, [r7, #13]
 8008d74:	e02c      	b.n	8008dd0 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8008d76:	2100      	movs	r1, #0
 8008d78:	20a9      	movs	r0, #169	@ 0xa9
 8008d7a:	f7ff fefa 	bl	8008b72 <send_cmd>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d804      	bhi.n	8008d8e <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008d84:	2302      	movs	r3, #2
 8008d86:	737b      	strb	r3, [r7, #13]
 8008d88:	23a9      	movs	r3, #169	@ 0xa9
 8008d8a:	73bb      	strb	r3, [r7, #14]
 8008d8c:	e003      	b.n	8008d96 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008d8e:	2301      	movs	r3, #1
 8008d90:	737b      	strb	r3, [r7, #13]
 8008d92:	2301      	movs	r3, #1
 8008d94:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8008d96:	bf00      	nop
 8008d98:	f7ff fde4 	bl	8008964 <SPI_Timer_Status>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d007      	beq.n	8008db2 <USER_SPI_initialize+0x162>
 8008da2:	7bbb      	ldrb	r3, [r7, #14]
 8008da4:	2100      	movs	r1, #0
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7ff fee3 	bl	8008b72 <send_cmd>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1f2      	bne.n	8008d98 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008db2:	f7ff fdd7 	bl	8008964 <SPI_Timer_Status>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d007      	beq.n	8008dcc <USER_SPI_initialize+0x17c>
 8008dbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008dc0:	2010      	movs	r0, #16
 8008dc2:	f7ff fed6 	bl	8008b72 <send_cmd>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d001      	beq.n	8008dd0 <USER_SPI_initialize+0x180>
				ty = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008dd0:	4a14      	ldr	r2, [pc, #80]	@ (8008e24 <USER_SPI_initialize+0x1d4>)
 8008dd2:	7b7b      	ldrb	r3, [r7, #13]
 8008dd4:	7013      	strb	r3, [r2, #0]
	despiselect();
 8008dd6:	f7ff fe45 	bl	8008a64 <despiselect>

	if (ty) {			/* OK */
 8008dda:	7b7b      	ldrb	r3, [r7, #13]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d012      	beq.n	8008e06 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008de0:	4b0f      	ldr	r3, [pc, #60]	@ (8008e20 <USER_SPI_initialize+0x1d0>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008dea:	4b0d      	ldr	r3, [pc, #52]	@ (8008e20 <USER_SPI_initialize+0x1d0>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f042 0208 	orr.w	r2, r2, #8
 8008df2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008df4:	4b09      	ldr	r3, [pc, #36]	@ (8008e1c <USER_SPI_initialize+0x1cc>)
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	f023 0301 	bic.w	r3, r3, #1
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	4b06      	ldr	r3, [pc, #24]	@ (8008e1c <USER_SPI_initialize+0x1cc>)
 8008e02:	701a      	strb	r2, [r3, #0]
 8008e04:	e002      	b.n	8008e0c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008e06:	4b05      	ldr	r3, [pc, #20]	@ (8008e1c <USER_SPI_initialize+0x1cc>)
 8008e08:	2201      	movs	r2, #1
 8008e0a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008e0c:	4b03      	ldr	r3, [pc, #12]	@ (8008e1c <USER_SPI_initialize+0x1cc>)
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	b2db      	uxtb	r3, r3
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3714      	adds	r7, #20
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd90      	pop	{r4, r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	20000008 	.word	0x20000008
 8008e20:	20001208 	.word	0x20001208
 8008e24:	20002994 	.word	0x20002994

08008e28 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	4603      	mov	r3, r0
 8008e30:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008e32:	79fb      	ldrb	r3, [r7, #7]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d001      	beq.n	8008e3c <USER_SPI_status+0x14>
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e002      	b.n	8008e42 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008e3c:	4b04      	ldr	r3, [pc, #16]	@ (8008e50 <USER_SPI_status+0x28>)
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	b2db      	uxtb	r3, r3
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	370c      	adds	r7, #12
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	20000008 	.word	0x20000008

08008e54 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60b9      	str	r1, [r7, #8]
 8008e5c:	607a      	str	r2, [r7, #4]
 8008e5e:	603b      	str	r3, [r7, #0]
 8008e60:	4603      	mov	r3, r0
 8008e62:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008e64:	7bfb      	ldrb	r3, [r7, #15]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d102      	bne.n	8008e70 <USER_SPI_read+0x1c>
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d101      	bne.n	8008e74 <USER_SPI_read+0x20>
 8008e70:	2304      	movs	r3, #4
 8008e72:	e04d      	b.n	8008f10 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008e74:	4b28      	ldr	r3, [pc, #160]	@ (8008f18 <USER_SPI_read+0xc4>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	f003 0301 	and.w	r3, r3, #1
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <USER_SPI_read+0x32>
 8008e82:	2303      	movs	r3, #3
 8008e84:	e044      	b.n	8008f10 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8008e86:	4b25      	ldr	r3, [pc, #148]	@ (8008f1c <USER_SPI_read+0xc8>)
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	f003 0308 	and.w	r3, r3, #8
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d102      	bne.n	8008e98 <USER_SPI_read+0x44>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	025b      	lsls	r3, r3, #9
 8008e96:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d111      	bne.n	8008ec2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008e9e:	6879      	ldr	r1, [r7, #4]
 8008ea0:	2011      	movs	r0, #17
 8008ea2:	f7ff fe66 	bl	8008b72 <send_cmd>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d129      	bne.n	8008f00 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008eac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008eb0:	68b8      	ldr	r0, [r7, #8]
 8008eb2:	f7ff fe03 	bl	8008abc <rcvr_datablock>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d021      	beq.n	8008f00 <USER_SPI_read+0xac>
			count = 0;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	603b      	str	r3, [r7, #0]
 8008ec0:	e01e      	b.n	8008f00 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	2012      	movs	r0, #18
 8008ec6:	f7ff fe54 	bl	8008b72 <send_cmd>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d117      	bne.n	8008f00 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008ed0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008ed4:	68b8      	ldr	r0, [r7, #8]
 8008ed6:	f7ff fdf1 	bl	8008abc <rcvr_datablock>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00a      	beq.n	8008ef6 <USER_SPI_read+0xa2>
				buff += 512;
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008ee6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	3b01      	subs	r3, #1
 8008eec:	603b      	str	r3, [r7, #0]
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1ed      	bne.n	8008ed0 <USER_SPI_read+0x7c>
 8008ef4:	e000      	b.n	8008ef8 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8008ef6:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008ef8:	2100      	movs	r1, #0
 8008efa:	200c      	movs	r0, #12
 8008efc:	f7ff fe39 	bl	8008b72 <send_cmd>
		}
	}
	despiselect();
 8008f00:	f7ff fdb0 	bl	8008a64 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	bf14      	ite	ne
 8008f0a:	2301      	movne	r3, #1
 8008f0c:	2300      	moveq	r3, #0
 8008f0e:	b2db      	uxtb	r3, r3
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	20000008 	.word	0x20000008
 8008f1c:	20002994 	.word	0x20002994

08008f20 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60b9      	str	r1, [r7, #8]
 8008f28:	607a      	str	r2, [r7, #4]
 8008f2a:	603b      	str	r3, [r7, #0]
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008f30:	7bfb      	ldrb	r3, [r7, #15]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d102      	bne.n	8008f3c <USER_SPI_write+0x1c>
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <USER_SPI_write+0x20>
 8008f3c:	2304      	movs	r3, #4
 8008f3e:	e063      	b.n	8009008 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008f40:	4b33      	ldr	r3, [pc, #204]	@ (8009010 <USER_SPI_write+0xf0>)
 8008f42:	781b      	ldrb	r3, [r3, #0]
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	f003 0301 	and.w	r3, r3, #1
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <USER_SPI_write+0x32>
 8008f4e:	2303      	movs	r3, #3
 8008f50:	e05a      	b.n	8009008 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8008f52:	4b2f      	ldr	r3, [pc, #188]	@ (8009010 <USER_SPI_write+0xf0>)
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	f003 0304 	and.w	r3, r3, #4
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <USER_SPI_write+0x44>
 8008f60:	2302      	movs	r3, #2
 8008f62:	e051      	b.n	8009008 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008f64:	4b2b      	ldr	r3, [pc, #172]	@ (8009014 <USER_SPI_write+0xf4>)
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	f003 0308 	and.w	r3, r3, #8
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d102      	bne.n	8008f76 <USER_SPI_write+0x56>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	025b      	lsls	r3, r3, #9
 8008f74:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	d110      	bne.n	8008f9e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008f7c:	6879      	ldr	r1, [r7, #4]
 8008f7e:	2018      	movs	r0, #24
 8008f80:	f7ff fdf7 	bl	8008b72 <send_cmd>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d136      	bne.n	8008ff8 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8008f8a:	21fe      	movs	r1, #254	@ 0xfe
 8008f8c:	68b8      	ldr	r0, [r7, #8]
 8008f8e:	f7ff fdbe 	bl	8008b0e <xmit_datablock>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d02f      	beq.n	8008ff8 <USER_SPI_write+0xd8>
			count = 0;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	603b      	str	r3, [r7, #0]
 8008f9c:	e02c      	b.n	8008ff8 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8009014 <USER_SPI_write+0xf4>)
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	f003 0306 	and.w	r3, r3, #6
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d003      	beq.n	8008fb2 <USER_SPI_write+0x92>
 8008faa:	6839      	ldr	r1, [r7, #0]
 8008fac:	2097      	movs	r0, #151	@ 0x97
 8008fae:	f7ff fde0 	bl	8008b72 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008fb2:	6879      	ldr	r1, [r7, #4]
 8008fb4:	2019      	movs	r0, #25
 8008fb6:	f7ff fddc 	bl	8008b72 <send_cmd>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d11b      	bne.n	8008ff8 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008fc0:	21fc      	movs	r1, #252	@ 0xfc
 8008fc2:	68b8      	ldr	r0, [r7, #8]
 8008fc4:	f7ff fda3 	bl	8008b0e <xmit_datablock>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00a      	beq.n	8008fe4 <USER_SPI_write+0xc4>
				buff += 512;
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008fd4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	603b      	str	r3, [r7, #0]
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1ee      	bne.n	8008fc0 <USER_SPI_write+0xa0>
 8008fe2:	e000      	b.n	8008fe6 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008fe4:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008fe6:	21fd      	movs	r1, #253	@ 0xfd
 8008fe8:	2000      	movs	r0, #0
 8008fea:	f7ff fd90 	bl	8008b0e <xmit_datablock>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d101      	bne.n	8008ff8 <USER_SPI_write+0xd8>
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008ff8:	f7ff fd34 	bl	8008a64 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	bf14      	ite	ne
 8009002:	2301      	movne	r3, #1
 8009004:	2300      	moveq	r3, #0
 8009006:	b2db      	uxtb	r3, r3
}
 8009008:	4618      	mov	r0, r3
 800900a:	3710      	adds	r7, #16
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	20000008 	.word	0x20000008
 8009014:	20002994 	.word	0x20002994

08009018 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b08c      	sub	sp, #48	@ 0x30
 800901c:	af00      	add	r7, sp, #0
 800901e:	4603      	mov	r3, r0
 8009020:	603a      	str	r2, [r7, #0]
 8009022:	71fb      	strb	r3, [r7, #7]
 8009024:	460b      	mov	r3, r1
 8009026:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8009028:	79fb      	ldrb	r3, [r7, #7]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d001      	beq.n	8009032 <USER_SPI_ioctl+0x1a>
 800902e:	2304      	movs	r3, #4
 8009030:	e15a      	b.n	80092e8 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8009032:	4baf      	ldr	r3, [pc, #700]	@ (80092f0 <USER_SPI_ioctl+0x2d8>)
 8009034:	781b      	ldrb	r3, [r3, #0]
 8009036:	b2db      	uxtb	r3, r3
 8009038:	f003 0301 	and.w	r3, r3, #1
 800903c:	2b00      	cmp	r3, #0
 800903e:	d001      	beq.n	8009044 <USER_SPI_ioctl+0x2c>
 8009040:	2303      	movs	r3, #3
 8009042:	e151      	b.n	80092e8 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800904a:	79bb      	ldrb	r3, [r7, #6]
 800904c:	2b04      	cmp	r3, #4
 800904e:	f200 8136 	bhi.w	80092be <USER_SPI_ioctl+0x2a6>
 8009052:	a201      	add	r2, pc, #4	@ (adr r2, 8009058 <USER_SPI_ioctl+0x40>)
 8009054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009058:	0800906d 	.word	0x0800906d
 800905c:	08009081 	.word	0x08009081
 8009060:	080092bf 	.word	0x080092bf
 8009064:	0800912d 	.word	0x0800912d
 8009068:	08009223 	.word	0x08009223
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800906c:	f7ff fd0a 	bl	8008a84 <spiselect>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 8127 	beq.w	80092c6 <USER_SPI_ioctl+0x2ae>
 8009078:	2300      	movs	r3, #0
 800907a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800907e:	e122      	b.n	80092c6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8009080:	2100      	movs	r1, #0
 8009082:	2009      	movs	r0, #9
 8009084:	f7ff fd75 	bl	8008b72 <send_cmd>
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	f040 811d 	bne.w	80092ca <USER_SPI_ioctl+0x2b2>
 8009090:	f107 030c 	add.w	r3, r7, #12
 8009094:	2110      	movs	r1, #16
 8009096:	4618      	mov	r0, r3
 8009098:	f7ff fd10 	bl	8008abc <rcvr_datablock>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 8113 	beq.w	80092ca <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80090a4:	7b3b      	ldrb	r3, [r7, #12]
 80090a6:	099b      	lsrs	r3, r3, #6
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d111      	bne.n	80090d2 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80090ae:	7d7b      	ldrb	r3, [r7, #21]
 80090b0:	461a      	mov	r2, r3
 80090b2:	7d3b      	ldrb	r3, [r7, #20]
 80090b4:	021b      	lsls	r3, r3, #8
 80090b6:	4413      	add	r3, r2
 80090b8:	461a      	mov	r2, r3
 80090ba:	7cfb      	ldrb	r3, [r7, #19]
 80090bc:	041b      	lsls	r3, r3, #16
 80090be:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80090c2:	4413      	add	r3, r2
 80090c4:	3301      	adds	r3, #1
 80090c6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	029a      	lsls	r2, r3, #10
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	601a      	str	r2, [r3, #0]
 80090d0:	e028      	b.n	8009124 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80090d2:	7c7b      	ldrb	r3, [r7, #17]
 80090d4:	f003 030f 	and.w	r3, r3, #15
 80090d8:	b2da      	uxtb	r2, r3
 80090da:	7dbb      	ldrb	r3, [r7, #22]
 80090dc:	09db      	lsrs	r3, r3, #7
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	4413      	add	r3, r2
 80090e2:	b2da      	uxtb	r2, r3
 80090e4:	7d7b      	ldrb	r3, [r7, #21]
 80090e6:	005b      	lsls	r3, r3, #1
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	f003 0306 	and.w	r3, r3, #6
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	4413      	add	r3, r2
 80090f2:	b2db      	uxtb	r3, r3
 80090f4:	3302      	adds	r3, #2
 80090f6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80090fa:	7d3b      	ldrb	r3, [r7, #20]
 80090fc:	099b      	lsrs	r3, r3, #6
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	461a      	mov	r2, r3
 8009102:	7cfb      	ldrb	r3, [r7, #19]
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	441a      	add	r2, r3
 8009108:	7cbb      	ldrb	r3, [r7, #18]
 800910a:	029b      	lsls	r3, r3, #10
 800910c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009110:	4413      	add	r3, r2
 8009112:	3301      	adds	r3, #1
 8009114:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8009116:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800911a:	3b09      	subs	r3, #9
 800911c:	69fa      	ldr	r2, [r7, #28]
 800911e:	409a      	lsls	r2, r3
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8009124:	2300      	movs	r3, #0
 8009126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800912a:	e0ce      	b.n	80092ca <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800912c:	4b71      	ldr	r3, [pc, #452]	@ (80092f4 <USER_SPI_ioctl+0x2dc>)
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b00      	cmp	r3, #0
 8009136:	d031      	beq.n	800919c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8009138:	2100      	movs	r1, #0
 800913a:	208d      	movs	r0, #141	@ 0x8d
 800913c:	f7ff fd19 	bl	8008b72 <send_cmd>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	f040 80c3 	bne.w	80092ce <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8009148:	20ff      	movs	r0, #255	@ 0xff
 800914a:	f7ff fc21 	bl	8008990 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800914e:	f107 030c 	add.w	r3, r7, #12
 8009152:	2110      	movs	r1, #16
 8009154:	4618      	mov	r0, r3
 8009156:	f7ff fcb1 	bl	8008abc <rcvr_datablock>
 800915a:	4603      	mov	r3, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	f000 80b6 	beq.w	80092ce <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8009162:	2330      	movs	r3, #48	@ 0x30
 8009164:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8009168:	e007      	b.n	800917a <USER_SPI_ioctl+0x162>
 800916a:	20ff      	movs	r0, #255	@ 0xff
 800916c:	f7ff fc10 	bl	8008990 <xchg_spi>
 8009170:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009174:	3b01      	subs	r3, #1
 8009176:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800917a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1f3      	bne.n	800916a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8009182:	7dbb      	ldrb	r3, [r7, #22]
 8009184:	091b      	lsrs	r3, r3, #4
 8009186:	b2db      	uxtb	r3, r3
 8009188:	461a      	mov	r2, r3
 800918a:	2310      	movs	r3, #16
 800918c:	fa03 f202 	lsl.w	r2, r3, r2
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8009194:	2300      	movs	r3, #0
 8009196:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800919a:	e098      	b.n	80092ce <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800919c:	2100      	movs	r1, #0
 800919e:	2009      	movs	r0, #9
 80091a0:	f7ff fce7 	bl	8008b72 <send_cmd>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	f040 8091 	bne.w	80092ce <USER_SPI_ioctl+0x2b6>
 80091ac:	f107 030c 	add.w	r3, r7, #12
 80091b0:	2110      	movs	r1, #16
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff fc82 	bl	8008abc <rcvr_datablock>
 80091b8:	4603      	mov	r3, r0
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f000 8087 	beq.w	80092ce <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80091c0:	4b4c      	ldr	r3, [pc, #304]	@ (80092f4 <USER_SPI_ioctl+0x2dc>)
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	f003 0302 	and.w	r3, r3, #2
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d012      	beq.n	80091f2 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80091cc:	7dbb      	ldrb	r3, [r7, #22]
 80091ce:	005b      	lsls	r3, r3, #1
 80091d0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80091d4:	7dfa      	ldrb	r2, [r7, #23]
 80091d6:	09d2      	lsrs	r2, r2, #7
 80091d8:	b2d2      	uxtb	r2, r2
 80091da:	4413      	add	r3, r2
 80091dc:	1c5a      	adds	r2, r3, #1
 80091de:	7e7b      	ldrb	r3, [r7, #25]
 80091e0:	099b      	lsrs	r3, r3, #6
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	3b01      	subs	r3, #1
 80091e6:	fa02 f303 	lsl.w	r3, r2, r3
 80091ea:	461a      	mov	r2, r3
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	601a      	str	r2, [r3, #0]
 80091f0:	e013      	b.n	800921a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80091f2:	7dbb      	ldrb	r3, [r7, #22]
 80091f4:	109b      	asrs	r3, r3, #2
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	f003 031f 	and.w	r3, r3, #31
 80091fc:	3301      	adds	r3, #1
 80091fe:	7dfa      	ldrb	r2, [r7, #23]
 8009200:	00d2      	lsls	r2, r2, #3
 8009202:	f002 0218 	and.w	r2, r2, #24
 8009206:	7df9      	ldrb	r1, [r7, #23]
 8009208:	0949      	lsrs	r1, r1, #5
 800920a:	b2c9      	uxtb	r1, r1
 800920c:	440a      	add	r2, r1
 800920e:	3201      	adds	r2, #1
 8009210:	fb02 f303 	mul.w	r3, r2, r3
 8009214:	461a      	mov	r2, r3
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800921a:	2300      	movs	r3, #0
 800921c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8009220:	e055      	b.n	80092ce <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8009222:	4b34      	ldr	r3, [pc, #208]	@ (80092f4 <USER_SPI_ioctl+0x2dc>)
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	f003 0306 	and.w	r3, r3, #6
 800922a:	2b00      	cmp	r3, #0
 800922c:	d051      	beq.n	80092d2 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800922e:	f107 020c 	add.w	r2, r7, #12
 8009232:	79fb      	ldrb	r3, [r7, #7]
 8009234:	210b      	movs	r1, #11
 8009236:	4618      	mov	r0, r3
 8009238:	f7ff feee 	bl	8009018 <USER_SPI_ioctl>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d149      	bne.n	80092d6 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8009242:	7b3b      	ldrb	r3, [r7, #12]
 8009244:	099b      	lsrs	r3, r3, #6
 8009246:	b2db      	uxtb	r3, r3
 8009248:	2b00      	cmp	r3, #0
 800924a:	d104      	bne.n	8009256 <USER_SPI_ioctl+0x23e>
 800924c:	7dbb      	ldrb	r3, [r7, #22]
 800924e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009252:	2b00      	cmp	r3, #0
 8009254:	d041      	beq.n	80092da <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	623b      	str	r3, [r7, #32]
 800925a:	6a3b      	ldr	r3, [r7, #32]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009260:	6a3b      	ldr	r3, [r7, #32]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8009266:	4b23      	ldr	r3, [pc, #140]	@ (80092f4 <USER_SPI_ioctl+0x2dc>)
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	f003 0308 	and.w	r3, r3, #8
 800926e:	2b00      	cmp	r3, #0
 8009270:	d105      	bne.n	800927e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8009272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009274:	025b      	lsls	r3, r3, #9
 8009276:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800927a:	025b      	lsls	r3, r3, #9
 800927c:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800927e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009280:	2020      	movs	r0, #32
 8009282:	f7ff fc76 	bl	8008b72 <send_cmd>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d128      	bne.n	80092de <USER_SPI_ioctl+0x2c6>
 800928c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800928e:	2021      	movs	r0, #33	@ 0x21
 8009290:	f7ff fc6f 	bl	8008b72 <send_cmd>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d121      	bne.n	80092de <USER_SPI_ioctl+0x2c6>
 800929a:	2100      	movs	r1, #0
 800929c:	2026      	movs	r0, #38	@ 0x26
 800929e:	f7ff fc68 	bl	8008b72 <send_cmd>
 80092a2:	4603      	mov	r3, r0
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d11a      	bne.n	80092de <USER_SPI_ioctl+0x2c6>
 80092a8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80092ac:	f7ff fbb6 	bl	8008a1c <wait_ready>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d013      	beq.n	80092de <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80092b6:	2300      	movs	r3, #0
 80092b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80092bc:	e00f      	b.n	80092de <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80092be:	2304      	movs	r3, #4
 80092c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80092c4:	e00c      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		break;
 80092c6:	bf00      	nop
 80092c8:	e00a      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		break;
 80092ca:	bf00      	nop
 80092cc:	e008      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		break;
 80092ce:	bf00      	nop
 80092d0:	e006      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80092d2:	bf00      	nop
 80092d4:	e004      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80092d6:	bf00      	nop
 80092d8:	e002      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80092da:	bf00      	nop
 80092dc:	e000      	b.n	80092e0 <USER_SPI_ioctl+0x2c8>
		break;
 80092de:	bf00      	nop
	}

	despiselect();
 80092e0:	f7ff fbc0 	bl	8008a64 <despiselect>

	return res;
 80092e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3730      	adds	r7, #48	@ 0x30
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	20000008 	.word	0x20000008
 80092f4:	20002994 	.word	0x20002994

080092f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80092f8:	480d      	ldr	r0, [pc, #52]	@ (8009330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80092fa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80092fc:	f7fc fd30 	bl	8005d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009300:	480c      	ldr	r0, [pc, #48]	@ (8009334 <LoopForever+0x6>)
  ldr r1, =_edata
 8009302:	490d      	ldr	r1, [pc, #52]	@ (8009338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009304:	4a0d      	ldr	r2, [pc, #52]	@ (800933c <LoopForever+0xe>)
  movs r3, #0
 8009306:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8009308:	e002      	b.n	8009310 <LoopCopyDataInit>

0800930a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800930a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800930c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800930e:	3304      	adds	r3, #4

08009310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009314:	d3f9      	bcc.n	800930a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009316:	4a0a      	ldr	r2, [pc, #40]	@ (8009340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8009318:	4c0a      	ldr	r4, [pc, #40]	@ (8009344 <LoopForever+0x16>)
  movs r3, #0
 800931a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800931c:	e001      	b.n	8009322 <LoopFillZerobss>

0800931e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800931e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009320:	3204      	adds	r2, #4

08009322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009324:	d3fb      	bcc.n	800931e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8009326:	f010 fc63 	bl	8019bf0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800932a:	f7fb fc4d 	bl	8004bc8 <main>

0800932e <LoopForever>:

LoopForever:
    b LoopForever
 800932e:	e7fe      	b.n	800932e <LoopForever>
  ldr   r0, =_estack
 8009330:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8009334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009338:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 800933c:	0801e624 	.word	0x0801e624
  ldr r2, =_sbss
 8009340:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8009344:	20003ef8 	.word	0x20003ef8

08009348 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009348:	e7fe      	b.n	8009348 <ADC1_2_IRQHandler>

0800934a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b082      	sub	sp, #8
 800934e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009350:	2300      	movs	r3, #0
 8009352:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009354:	2003      	movs	r0, #3
 8009356:	f001 fd8b 	bl	800ae70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800935a:	200f      	movs	r0, #15
 800935c:	f000 f80e 	bl	800937c <HAL_InitTick>
 8009360:	4603      	mov	r3, r0
 8009362:	2b00      	cmp	r3, #0
 8009364:	d002      	beq.n	800936c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	71fb      	strb	r3, [r7, #7]
 800936a:	e001      	b.n	8009370 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800936c:	f7fc f964 	bl	8005638 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009370:	79fb      	ldrb	r3, [r7, #7]

}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
	...

0800937c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009384:	2300      	movs	r3, #0
 8009386:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8009388:	4b16      	ldr	r3, [pc, #88]	@ (80093e4 <HAL_InitTick+0x68>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d022      	beq.n	80093d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8009390:	4b15      	ldr	r3, [pc, #84]	@ (80093e8 <HAL_InitTick+0x6c>)
 8009392:	681a      	ldr	r2, [r3, #0]
 8009394:	4b13      	ldr	r3, [pc, #76]	@ (80093e4 <HAL_InitTick+0x68>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800939c:	fbb1 f3f3 	udiv	r3, r1, r3
 80093a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80093a4:	4618      	mov	r0, r3
 80093a6:	f001 fd96 	bl	800aed6 <HAL_SYSTICK_Config>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10f      	bne.n	80093d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2b0f      	cmp	r3, #15
 80093b4:	d809      	bhi.n	80093ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80093b6:	2200      	movs	r2, #0
 80093b8:	6879      	ldr	r1, [r7, #4]
 80093ba:	f04f 30ff 	mov.w	r0, #4294967295
 80093be:	f001 fd62 	bl	800ae86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80093c2:	4a0a      	ldr	r2, [pc, #40]	@ (80093ec <HAL_InitTick+0x70>)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6013      	str	r3, [r2, #0]
 80093c8:	e007      	b.n	80093da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80093ca:	2301      	movs	r3, #1
 80093cc:	73fb      	strb	r3, [r7, #15]
 80093ce:	e004      	b.n	80093da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	73fb      	strb	r3, [r7, #15]
 80093d4:	e001      	b.n	80093da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80093da:	7bfb      	ldrb	r3, [r7, #15]
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3710      	adds	r7, #16
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	20000010 	.word	0x20000010
 80093e8:	20000004 	.word	0x20000004
 80093ec:	2000000c 	.word	0x2000000c

080093f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80093f0:	b480      	push	{r7}
 80093f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80093f4:	4b05      	ldr	r3, [pc, #20]	@ (800940c <HAL_IncTick+0x1c>)
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	4b05      	ldr	r3, [pc, #20]	@ (8009410 <HAL_IncTick+0x20>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4413      	add	r3, r2
 80093fe:	4a03      	ldr	r2, [pc, #12]	@ (800940c <HAL_IncTick+0x1c>)
 8009400:	6013      	str	r3, [r2, #0]
}
 8009402:	bf00      	nop
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	200029a0 	.word	0x200029a0
 8009410:	20000010 	.word	0x20000010

08009414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009414:	b480      	push	{r7}
 8009416:	af00      	add	r7, sp, #0
  return uwTick;
 8009418:	4b03      	ldr	r3, [pc, #12]	@ (8009428 <HAL_GetTick+0x14>)
 800941a:	681b      	ldr	r3, [r3, #0]
}
 800941c:	4618      	mov	r0, r3
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	200029a0 	.word	0x200029a0

0800942c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009434:	f7ff ffee 	bl	8009414 <HAL_GetTick>
 8009438:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009444:	d004      	beq.n	8009450 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8009446:	4b09      	ldr	r3, [pc, #36]	@ (800946c <HAL_Delay+0x40>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	68fa      	ldr	r2, [r7, #12]
 800944c:	4413      	add	r3, r2
 800944e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009450:	bf00      	nop
 8009452:	f7ff ffdf 	bl	8009414 <HAL_GetTick>
 8009456:	4602      	mov	r2, r0
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	1ad3      	subs	r3, r2, r3
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	429a      	cmp	r2, r3
 8009460:	d8f7      	bhi.n	8009452 <HAL_Delay+0x26>
  {
  }
}
 8009462:	bf00      	nop
 8009464:	bf00      	nop
 8009466:	3710      	adds	r7, #16
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}
 800946c:	20000010 	.word	0x20000010

08009470 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	431a      	orrs	r2, r3
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	609a      	str	r2, [r3, #8]
}
 800948a:	bf00      	nop
 800948c:	370c      	adds	r7, #12
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr

08009496 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009496:	b480      	push	{r7}
 8009498:	b083      	sub	sp, #12
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
 800949e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	431a      	orrs	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	609a      	str	r2, [r3, #8]
}
 80094b0:	bf00      	nop
 80094b2:	370c      	adds	r7, #12
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	689b      	ldr	r3, [r3, #8]
 80094c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	370c      	adds	r7, #12
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80094d8:	b480      	push	{r7}
 80094da:	b087      	sub	sp, #28
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
 80094e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	3360      	adds	r3, #96	@ 0x60
 80094ea:	461a      	mov	r2, r3
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	009b      	lsls	r3, r3, #2
 80094f0:	4413      	add	r3, r2
 80094f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	681a      	ldr	r2, [r3, #0]
 80094f8:	4b08      	ldr	r3, [pc, #32]	@ (800951c <LL_ADC_SetOffset+0x44>)
 80094fa:	4013      	ands	r3, r2
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	430a      	orrs	r2, r1
 8009506:	4313      	orrs	r3, r2
 8009508:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8009510:	bf00      	nop
 8009512:	371c      	adds	r7, #28
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr
 800951c:	03fff000 	.word	0x03fff000

08009520 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009520:	b480      	push	{r7}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	3360      	adds	r3, #96	@ 0x60
 800952e:	461a      	mov	r2, r3
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	009b      	lsls	r3, r3, #2
 8009534:	4413      	add	r3, r2
 8009536:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8009540:	4618      	mov	r0, r3
 8009542:	3714      	adds	r7, #20
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800954c:	b480      	push	{r7}
 800954e:	b087      	sub	sp, #28
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	3360      	adds	r3, #96	@ 0x60
 800955c:	461a      	mov	r2, r3
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	431a      	orrs	r2, r3
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009576:	bf00      	nop
 8009578:	371c      	adds	r7, #28
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr

08009582 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009582:	b480      	push	{r7}
 8009584:	b087      	sub	sp, #28
 8009586:	af00      	add	r7, sp, #0
 8009588:	60f8      	str	r0, [r7, #12]
 800958a:	60b9      	str	r1, [r7, #8]
 800958c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	3360      	adds	r3, #96	@ 0x60
 8009592:	461a      	mov	r2, r3
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	009b      	lsls	r3, r3, #2
 8009598:	4413      	add	r3, r2
 800959a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	431a      	orrs	r2, r3
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80095ac:	bf00      	nop
 80095ae:	371c      	adds	r7, #28
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b087      	sub	sp, #28
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	3360      	adds	r3, #96	@ 0x60
 80095c8:	461a      	mov	r2, r3
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4413      	add	r3, r2
 80095d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	431a      	orrs	r2, r3
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80095e2:	bf00      	nop
 80095e4:	371c      	adds	r7, #28
 80095e6:	46bd      	mov	sp, r7
 80095e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ec:	4770      	bx	lr

080095ee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80095ee:	b480      	push	{r7}
 80095f0:	b083      	sub	sp, #12
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	6078      	str	r0, [r7, #4]
 80095f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	431a      	orrs	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	615a      	str	r2, [r3, #20]
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009624:	2b00      	cmp	r3, #0
 8009626:	d101      	bne.n	800962c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009628:	2301      	movs	r3, #1
 800962a:	e000      	b.n	800962e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	370c      	adds	r7, #12
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr

0800963a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800963a:	b480      	push	{r7}
 800963c:	b087      	sub	sp, #28
 800963e:	af00      	add	r7, sp, #0
 8009640:	60f8      	str	r0, [r7, #12]
 8009642:	60b9      	str	r1, [r7, #8]
 8009644:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	3330      	adds	r3, #48	@ 0x30
 800964a:	461a      	mov	r2, r3
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	0a1b      	lsrs	r3, r3, #8
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	f003 030c 	and.w	r3, r3, #12
 8009656:	4413      	add	r3, r2
 8009658:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	f003 031f 	and.w	r3, r3, #31
 8009664:	211f      	movs	r1, #31
 8009666:	fa01 f303 	lsl.w	r3, r1, r3
 800966a:	43db      	mvns	r3, r3
 800966c:	401a      	ands	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	0e9b      	lsrs	r3, r3, #26
 8009672:	f003 011f 	and.w	r1, r3, #31
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	f003 031f 	and.w	r3, r3, #31
 800967c:	fa01 f303 	lsl.w	r3, r1, r3
 8009680:	431a      	orrs	r2, r3
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009686:	bf00      	nop
 8009688:	371c      	adds	r7, #28
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr

08009692 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009692:	b480      	push	{r7}
 8009694:	b087      	sub	sp, #28
 8009696:	af00      	add	r7, sp, #0
 8009698:	60f8      	str	r0, [r7, #12]
 800969a:	60b9      	str	r1, [r7, #8]
 800969c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	3314      	adds	r3, #20
 80096a2:	461a      	mov	r2, r3
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	0e5b      	lsrs	r3, r3, #25
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	f003 0304 	and.w	r3, r3, #4
 80096ae:	4413      	add	r3, r2
 80096b0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	681a      	ldr	r2, [r3, #0]
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	0d1b      	lsrs	r3, r3, #20
 80096ba:	f003 031f 	and.w	r3, r3, #31
 80096be:	2107      	movs	r1, #7
 80096c0:	fa01 f303 	lsl.w	r3, r1, r3
 80096c4:	43db      	mvns	r3, r3
 80096c6:	401a      	ands	r2, r3
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	0d1b      	lsrs	r3, r3, #20
 80096cc:	f003 031f 	and.w	r3, r3, #31
 80096d0:	6879      	ldr	r1, [r7, #4]
 80096d2:	fa01 f303 	lsl.w	r3, r1, r3
 80096d6:	431a      	orrs	r2, r3
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80096dc:	bf00      	nop
 80096de:	371c      	adds	r7, #28
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009700:	43db      	mvns	r3, r3
 8009702:	401a      	ands	r2, r3
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f003 0318 	and.w	r3, r3, #24
 800970a:	4908      	ldr	r1, [pc, #32]	@ (800972c <LL_ADC_SetChannelSingleDiff+0x44>)
 800970c:	40d9      	lsrs	r1, r3
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	400b      	ands	r3, r1
 8009712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009716:	431a      	orrs	r2, r3
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800971e:	bf00      	nop
 8009720:	3714      	adds	r7, #20
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr
 800972a:	bf00      	nop
 800972c:	0007ffff 	.word	0x0007ffff

08009730 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f003 031f 	and.w	r3, r3, #31
}
 8009740:	4618      	mov	r0, r3
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800975c:	4618      	mov	r0, r3
 800975e:	370c      	adds	r7, #12
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr

08009768 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009778:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800977c:	687a      	ldr	r2, [r7, #4]
 800977e:	6093      	str	r3, [r2, #8]
}
 8009780:	bf00      	nop
 8009782:	370c      	adds	r7, #12
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800978c:	b480      	push	{r7}
 800978e:	b083      	sub	sp, #12
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800979c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097a0:	d101      	bne.n	80097a6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80097a2:	2301      	movs	r3, #1
 80097a4:	e000      	b.n	80097a8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	370c      	adds	r7, #12
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80097c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80097c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80097d0:	bf00      	nop
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80097dc:	b480      	push	{r7}
 80097de:	b083      	sub	sp, #12
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097f0:	d101      	bne.n	80097f6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80097f2:	2301      	movs	r3, #1
 80097f4:	e000      	b.n	80097f8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009814:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009818:	f043 0201 	orr.w	r2, r3, #1
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800983c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009840:	f043 0202 	orr.w	r2, r3, #2
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009848:	bf00      	nop
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr

08009854 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	f003 0301 	and.w	r3, r3, #1
 8009864:	2b01      	cmp	r3, #1
 8009866:	d101      	bne.n	800986c <LL_ADC_IsEnabled+0x18>
 8009868:	2301      	movs	r3, #1
 800986a:	e000      	b.n	800986e <LL_ADC_IsEnabled+0x1a>
 800986c:	2300      	movs	r3, #0
}
 800986e:	4618      	mov	r0, r3
 8009870:	370c      	adds	r7, #12
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr

0800987a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800987a:	b480      	push	{r7}
 800987c:	b083      	sub	sp, #12
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b02      	cmp	r3, #2
 800988c:	d101      	bne.n	8009892 <LL_ADC_IsDisableOngoing+0x18>
 800988e:	2301      	movs	r3, #1
 8009890:	e000      	b.n	8009894 <LL_ADC_IsDisableOngoing+0x1a>
 8009892:	2300      	movs	r3, #0
}
 8009894:	4618      	mov	r0, r3
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80098b4:	f043 0204 	orr.w	r2, r3, #4
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80098dc:	f043 0210 	orr.w	r2, r3, #16
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80098e4:	bf00      	nop
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	f003 0304 	and.w	r3, r3, #4
 8009900:	2b04      	cmp	r3, #4
 8009902:	d101      	bne.n	8009908 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009904:	2301      	movs	r3, #1
 8009906:	e000      	b.n	800990a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	370c      	adds	r7, #12
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr

08009916 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009916:	b480      	push	{r7}
 8009918:	b083      	sub	sp, #12
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009926:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800992a:	f043 0220 	orr.w	r2, r3, #32
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009932:	bf00      	nop
 8009934:	370c      	adds	r7, #12
 8009936:	46bd      	mov	sp, r7
 8009938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993c:	4770      	bx	lr

0800993e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800993e:	b480      	push	{r7}
 8009940:	b083      	sub	sp, #12
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f003 0308 	and.w	r3, r3, #8
 800994e:	2b08      	cmp	r3, #8
 8009950:	d101      	bne.n	8009956 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009952:	2301      	movs	r3, #1
 8009954:	e000      	b.n	8009958 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009964:	b590      	push	{r4, r7, lr}
 8009966:	b089      	sub	sp, #36	@ 0x24
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800996c:	2300      	movs	r3, #0
 800996e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009970:	2300      	movs	r3, #0
 8009972:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e167      	b.n	8009c4e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009988:	2b00      	cmp	r3, #0
 800998a:	d109      	bne.n	80099a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f7fb fe77 	bl	8005680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4618      	mov	r0, r3
 80099a6:	f7ff fef1 	bl	800978c <LL_ADC_IsDeepPowerDownEnabled>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d004      	beq.n	80099ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7ff fed7 	bl	8009768 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4618      	mov	r0, r3
 80099c0:	f7ff ff0c 	bl	80097dc <LL_ADC_IsInternalRegulatorEnabled>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d115      	bne.n	80099f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7ff fef0 	bl	80097b4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80099d4:	4ba0      	ldr	r3, [pc, #640]	@ (8009c58 <HAL_ADC_Init+0x2f4>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	099b      	lsrs	r3, r3, #6
 80099da:	4aa0      	ldr	r2, [pc, #640]	@ (8009c5c <HAL_ADC_Init+0x2f8>)
 80099dc:	fba2 2303 	umull	r2, r3, r2, r3
 80099e0:	099b      	lsrs	r3, r3, #6
 80099e2:	3301      	adds	r3, #1
 80099e4:	005b      	lsls	r3, r3, #1
 80099e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80099e8:	e002      	b.n	80099f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	3b01      	subs	r3, #1
 80099ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1f9      	bne.n	80099ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7ff feee 	bl	80097dc <LL_ADC_IsInternalRegulatorEnabled>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d10d      	bne.n	8009a22 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a0a:	f043 0210 	orr.w	r2, r3, #16
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a16:	f043 0201 	orr.w	r2, r3, #1
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7ff ff62 	bl	80098f0 <LL_ADC_REG_IsConversionOngoing>
 8009a2c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a32:	f003 0310 	and.w	r3, r3, #16
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	f040 8100 	bne.w	8009c3c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	f040 80fc 	bne.w	8009c3c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a48:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009a4c:	f043 0202 	orr.w	r2, r3, #2
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7ff fefb 	bl	8009854 <LL_ADC_IsEnabled>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d111      	bne.n	8009a88 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009a64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009a68:	f7ff fef4 	bl	8009854 <LL_ADC_IsEnabled>
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	487c      	ldr	r0, [pc, #496]	@ (8009c60 <HAL_ADC_Init+0x2fc>)
 8009a70:	f7ff fef0 	bl	8009854 <LL_ADC_IsEnabled>
 8009a74:	4603      	mov	r3, r0
 8009a76:	4323      	orrs	r3, r4
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d105      	bne.n	8009a88 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	4619      	mov	r1, r3
 8009a82:	4878      	ldr	r0, [pc, #480]	@ (8009c64 <HAL_ADC_Init+0x300>)
 8009a84:	f7ff fcf4 	bl	8009470 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	7f5b      	ldrb	r3, [r3, #29]
 8009a8c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009a92:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8009a98:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8009a9e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009aa6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d106      	bne.n	8009ac4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aba:	3b01      	subs	r3, #1
 8009abc:	045b      	lsls	r3, r3, #17
 8009abe:	69ba      	ldr	r2, [r7, #24]
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d009      	beq.n	8009ae0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ad8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009ada:	69ba      	ldr	r2, [r7, #24]
 8009adc:	4313      	orrs	r3, r2
 8009ade:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	68da      	ldr	r2, [r3, #12]
 8009ae6:	4b60      	ldr	r3, [pc, #384]	@ (8009c68 <HAL_ADC_Init+0x304>)
 8009ae8:	4013      	ands	r3, r2
 8009aea:	687a      	ldr	r2, [r7, #4]
 8009aec:	6812      	ldr	r2, [r2, #0]
 8009aee:	69b9      	ldr	r1, [r7, #24]
 8009af0:	430b      	orrs	r3, r1
 8009af2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	430a      	orrs	r2, r1
 8009b08:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f7ff ff15 	bl	800993e <LL_ADC_INJ_IsConversionOngoing>
 8009b14:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d16d      	bne.n	8009bf8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d16a      	bne.n	8009bf8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009b26:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009b2e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009b30:	4313      	orrs	r3, r2
 8009b32:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b3e:	f023 0302 	bic.w	r3, r3, #2
 8009b42:	687a      	ldr	r2, [r7, #4]
 8009b44:	6812      	ldr	r2, [r2, #0]
 8009b46:	69b9      	ldr	r1, [r7, #24]
 8009b48:	430b      	orrs	r3, r1
 8009b4a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	691b      	ldr	r3, [r3, #16]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d017      	beq.n	8009b84 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	691a      	ldr	r2, [r3, #16]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009b62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009b6c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009b70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009b74:	687a      	ldr	r2, [r7, #4]
 8009b76:	6911      	ldr	r1, [r2, #16]
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	6812      	ldr	r2, [r2, #0]
 8009b7c:	430b      	orrs	r3, r1
 8009b7e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8009b82:	e013      	b.n	8009bac <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	691a      	ldr	r2, [r3, #16]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009b92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	6812      	ldr	r2, [r2, #0]
 8009ba0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009ba4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009ba8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d118      	bne.n	8009be8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	691b      	ldr	r3, [r3, #16]
 8009bbc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009bc0:	f023 0304 	bic.w	r3, r3, #4
 8009bc4:	687a      	ldr	r2, [r7, #4]
 8009bc6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009bcc:	4311      	orrs	r1, r2
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009bd2:	4311      	orrs	r1, r2
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009bd8:	430a      	orrs	r2, r1
 8009bda:	431a      	orrs	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f042 0201 	orr.w	r2, r2, #1
 8009be4:	611a      	str	r2, [r3, #16]
 8009be6:	e007      	b.n	8009bf8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	691a      	ldr	r2, [r3, #16]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f022 0201 	bic.w	r2, r2, #1
 8009bf6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	695b      	ldr	r3, [r3, #20]
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d10c      	bne.n	8009c1a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c06:	f023 010f 	bic.w	r1, r3, #15
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6a1b      	ldr	r3, [r3, #32]
 8009c0e:	1e5a      	subs	r2, r3, #1
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	430a      	orrs	r2, r1
 8009c16:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c18:	e007      	b.n	8009c2a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f022 020f 	bic.w	r2, r2, #15
 8009c28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c2e:	f023 0303 	bic.w	r3, r3, #3
 8009c32:	f043 0201 	orr.w	r2, r3, #1
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009c3a:	e007      	b.n	8009c4c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c40:	f043 0210 	orr.w	r2, r3, #16
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009c4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3724      	adds	r7, #36	@ 0x24
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd90      	pop	{r4, r7, pc}
 8009c56:	bf00      	nop
 8009c58:	20000004 	.word	0x20000004
 8009c5c:	053e2d63 	.word	0x053e2d63
 8009c60:	50000100 	.word	0x50000100
 8009c64:	50000300 	.word	0x50000300
 8009c68:	fff04007 	.word	0xfff04007

08009c6c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009c74:	4859      	ldr	r0, [pc, #356]	@ (8009ddc <HAL_ADC_Start+0x170>)
 8009c76:	f7ff fd5b 	bl	8009730 <LL_ADC_GetMultimode>
 8009c7a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7ff fe35 	bl	80098f0 <LL_ADC_REG_IsConversionOngoing>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	f040 809f 	bne.w	8009dcc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d101      	bne.n	8009c9c <HAL_ADC_Start+0x30>
 8009c98:	2302      	movs	r3, #2
 8009c9a:	e09a      	b.n	8009dd2 <HAL_ADC_Start+0x166>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 fe63 	bl	800a970 <ADC_Enable>
 8009caa:	4603      	mov	r3, r0
 8009cac:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009cae:	7dfb      	ldrb	r3, [r7, #23]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f040 8086 	bne.w	8009dc2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009cbe:	f023 0301 	bic.w	r3, r3, #1
 8009cc2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a44      	ldr	r2, [pc, #272]	@ (8009de0 <HAL_ADC_Start+0x174>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d002      	beq.n	8009cda <HAL_ADC_Start+0x6e>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	e001      	b.n	8009cde <HAL_ADC_Start+0x72>
 8009cda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	6812      	ldr	r2, [r2, #0]
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d002      	beq.n	8009cec <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d105      	bne.n	8009cf8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cf0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d04:	d106      	bne.n	8009d14 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d0a:	f023 0206 	bic.w	r2, r3, #6
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	661a      	str	r2, [r3, #96]	@ 0x60
 8009d12:	e002      	b.n	8009d1a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	221c      	movs	r2, #28
 8009d20:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a2c      	ldr	r2, [pc, #176]	@ (8009de0 <HAL_ADC_Start+0x174>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d002      	beq.n	8009d3a <HAL_ADC_Start+0xce>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	e001      	b.n	8009d3e <HAL_ADC_Start+0xd2>
 8009d3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	6812      	ldr	r2, [r2, #0]
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d008      	beq.n	8009d58 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d005      	beq.n	8009d58 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	2b05      	cmp	r3, #5
 8009d50:	d002      	beq.n	8009d58 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	2b09      	cmp	r3, #9
 8009d56:	d114      	bne.n	8009d82 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d007      	beq.n	8009d76 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009d6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7ff fd90 	bl	80098a0 <LL_ADC_REG_StartConversion>
 8009d80:	e026      	b.n	8009dd0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4a13      	ldr	r2, [pc, #76]	@ (8009de0 <HAL_ADC_Start+0x174>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d002      	beq.n	8009d9e <HAL_ADC_Start+0x132>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	e001      	b.n	8009da2 <HAL_ADC_Start+0x136>
 8009d9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009da2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d00f      	beq.n	8009dd0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009db4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009db8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009dc0:	e006      	b.n	8009dd0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8009dca:	e001      	b.n	8009dd0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009dcc:	2302      	movs	r3, #2
 8009dce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3718      	adds	r7, #24
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
 8009dda:	bf00      	nop
 8009ddc:	50000300 	.word	0x50000300
 8009de0:	50000100 	.word	0x50000100

08009de4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b084      	sub	sp, #16
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d101      	bne.n	8009dfa <HAL_ADC_Stop+0x16>
 8009df6:	2302      	movs	r3, #2
 8009df8:	e023      	b.n	8009e42 <HAL_ADC_Stop+0x5e>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009e02:	2103      	movs	r1, #3
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 fcf7 	bl	800a7f8 <ADC_ConversionStop>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009e0e:	7bfb      	ldrb	r3, [r7, #15]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d111      	bne.n	8009e38 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fe31 	bl	800aa7c <ADC_Disable>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009e1e:	7bfb      	ldrb	r3, [r7, #15]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d109      	bne.n	8009e38 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009e2c:	f023 0301 	bic.w	r3, r3, #1
 8009e30:	f043 0201 	orr.w	r2, r3, #1
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3710      	adds	r7, #16
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
	...

08009e4c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b088      	sub	sp, #32
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009e56:	4867      	ldr	r0, [pc, #412]	@ (8009ff4 <HAL_ADC_PollForConversion+0x1a8>)
 8009e58:	f7ff fc6a 	bl	8009730 <LL_ADC_GetMultimode>
 8009e5c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	699b      	ldr	r3, [r3, #24]
 8009e62:	2b08      	cmp	r3, #8
 8009e64:	d102      	bne.n	8009e6c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8009e66:	2308      	movs	r3, #8
 8009e68:	61fb      	str	r3, [r7, #28]
 8009e6a:	e02a      	b.n	8009ec2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d005      	beq.n	8009e7e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	2b05      	cmp	r3, #5
 8009e76:	d002      	beq.n	8009e7e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	2b09      	cmp	r3, #9
 8009e7c:	d111      	bne.n	8009ea2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	f003 0301 	and.w	r3, r3, #1
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d007      	beq.n	8009e9c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e90:	f043 0220 	orr.w	r2, r3, #32
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e0a6      	b.n	8009fea <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009e9c:	2304      	movs	r3, #4
 8009e9e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8009ea0:	e00f      	b.n	8009ec2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8009ea2:	4854      	ldr	r0, [pc, #336]	@ (8009ff4 <HAL_ADC_PollForConversion+0x1a8>)
 8009ea4:	f7ff fc52 	bl	800974c <LL_ADC_GetMultiDMATransfer>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d007      	beq.n	8009ebe <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eb2:	f043 0220 	orr.w	r2, r3, #32
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e095      	b.n	8009fea <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009ebe:	2304      	movs	r3, #4
 8009ec0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8009ec2:	f7ff faa7 	bl	8009414 <HAL_GetTick>
 8009ec6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009ec8:	e021      	b.n	8009f0e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed0:	d01d      	beq.n	8009f0e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8009ed2:	f7ff fa9f 	bl	8009414 <HAL_GetTick>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	1ad3      	subs	r3, r2, r3
 8009edc:	683a      	ldr	r2, [r7, #0]
 8009ede:	429a      	cmp	r2, r3
 8009ee0:	d302      	bcc.n	8009ee8 <HAL_ADC_PollForConversion+0x9c>
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d112      	bne.n	8009f0e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	69fb      	ldr	r3, [r7, #28]
 8009ef0:	4013      	ands	r3, r2
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d10b      	bne.n	8009f0e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009efa:	f043 0204 	orr.w	r2, r3, #4
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e06d      	b.n	8009fea <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	69fb      	ldr	r3, [r7, #28]
 8009f16:	4013      	ands	r3, r2
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d0d6      	beq.n	8009eca <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f20:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7ff fb71 	bl	8009614 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009f32:	4603      	mov	r3, r0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d01c      	beq.n	8009f72 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	7f5b      	ldrb	r3, [r3, #29]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d118      	bne.n	8009f72 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f003 0308 	and.w	r3, r3, #8
 8009f4a:	2b08      	cmp	r3, #8
 8009f4c:	d111      	bne.n	8009f72 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f52:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d105      	bne.n	8009f72 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f6a:	f043 0201 	orr.w	r2, r3, #1
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a20      	ldr	r2, [pc, #128]	@ (8009ff8 <HAL_ADC_PollForConversion+0x1ac>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d002      	beq.n	8009f82 <HAL_ADC_PollForConversion+0x136>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	e001      	b.n	8009f86 <HAL_ADC_PollForConversion+0x13a>
 8009f82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	6812      	ldr	r2, [r2, #0]
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d008      	beq.n	8009fa0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d005      	beq.n	8009fa0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	2b05      	cmp	r3, #5
 8009f98:	d002      	beq.n	8009fa0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	2b09      	cmp	r3, #9
 8009f9e:	d104      	bne.n	8009faa <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	61bb      	str	r3, [r7, #24]
 8009fa8:	e00d      	b.n	8009fc6 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a12      	ldr	r2, [pc, #72]	@ (8009ff8 <HAL_ADC_PollForConversion+0x1ac>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d002      	beq.n	8009fba <HAL_ADC_PollForConversion+0x16e>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	e001      	b.n	8009fbe <HAL_ADC_PollForConversion+0x172>
 8009fba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009fbe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8009fc6:	69fb      	ldr	r3, [r7, #28]
 8009fc8:	2b08      	cmp	r3, #8
 8009fca:	d104      	bne.n	8009fd6 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	2208      	movs	r2, #8
 8009fd2:	601a      	str	r2, [r3, #0]
 8009fd4:	e008      	b.n	8009fe8 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d103      	bne.n	8009fe8 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	220c      	movs	r2, #12
 8009fe6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3720      	adds	r7, #32
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	50000300 	.word	0x50000300
 8009ff8:	50000100 	.word	0x50000100

08009ffc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	370c      	adds	r7, #12
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
	...

0800a018 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b0b6      	sub	sp, #216	@ 0xd8
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a022:	2300      	movs	r3, #0
 800a024:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a028:	2300      	movs	r3, #0
 800a02a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a032:	2b01      	cmp	r3, #1
 800a034:	d101      	bne.n	800a03a <HAL_ADC_ConfigChannel+0x22>
 800a036:	2302      	movs	r3, #2
 800a038:	e3c8      	b.n	800a7cc <HAL_ADC_ConfigChannel+0x7b4>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2201      	movs	r2, #1
 800a03e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4618      	mov	r0, r3
 800a048:	f7ff fc52 	bl	80098f0 <LL_ADC_REG_IsConversionOngoing>
 800a04c:	4603      	mov	r3, r0
 800a04e:	2b00      	cmp	r3, #0
 800a050:	f040 83ad 	bne.w	800a7ae <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6818      	ldr	r0, [r3, #0]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	6859      	ldr	r1, [r3, #4]
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	461a      	mov	r2, r3
 800a062:	f7ff faea 	bl	800963a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4618      	mov	r0, r3
 800a06c:	f7ff fc40 	bl	80098f0 <LL_ADC_REG_IsConversionOngoing>
 800a070:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4618      	mov	r0, r3
 800a07a:	f7ff fc60 	bl	800993e <LL_ADC_INJ_IsConversionOngoing>
 800a07e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a082:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800a086:	2b00      	cmp	r3, #0
 800a088:	f040 81d9 	bne.w	800a43e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a08c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a090:	2b00      	cmp	r3, #0
 800a092:	f040 81d4 	bne.w	800a43e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a09e:	d10f      	bne.n	800a0c0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6818      	ldr	r0, [r3, #0]
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	f7ff faf1 	bl	8009692 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7ff fa98 	bl	80095ee <LL_ADC_SetSamplingTimeCommonConfig>
 800a0be:	e00e      	b.n	800a0de <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6818      	ldr	r0, [r3, #0]
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	6819      	ldr	r1, [r3, #0]
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	f7ff fae0 	bl	8009692 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f7ff fa88 	bl	80095ee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	695a      	ldr	r2, [r3, #20]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	08db      	lsrs	r3, r3, #3
 800a0ea:	f003 0303 	and.w	r3, r3, #3
 800a0ee:	005b      	lsls	r3, r3, #1
 800a0f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a0f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	691b      	ldr	r3, [r3, #16]
 800a0fc:	2b04      	cmp	r3, #4
 800a0fe:	d022      	beq.n	800a146 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6818      	ldr	r0, [r3, #0]
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	6919      	ldr	r1, [r3, #16]
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	681a      	ldr	r2, [r3, #0]
 800a10c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a110:	f7ff f9e2 	bl	80094d8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6818      	ldr	r0, [r3, #0]
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	6919      	ldr	r1, [r3, #16]
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	699b      	ldr	r3, [r3, #24]
 800a120:	461a      	mov	r2, r3
 800a122:	f7ff fa2e 	bl	8009582 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6818      	ldr	r0, [r3, #0]
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800a132:	2b01      	cmp	r3, #1
 800a134:	d102      	bne.n	800a13c <HAL_ADC_ConfigChannel+0x124>
 800a136:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a13a:	e000      	b.n	800a13e <HAL_ADC_ConfigChannel+0x126>
 800a13c:	2300      	movs	r3, #0
 800a13e:	461a      	mov	r2, r3
 800a140:	f7ff fa3a 	bl	80095b8 <LL_ADC_SetOffsetSaturation>
 800a144:	e17b      	b.n	800a43e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	2100      	movs	r1, #0
 800a14c:	4618      	mov	r0, r3
 800a14e:	f7ff f9e7 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a152:	4603      	mov	r3, r0
 800a154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d10a      	bne.n	800a172 <HAL_ADC_ConfigChannel+0x15a>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2100      	movs	r1, #0
 800a162:	4618      	mov	r0, r3
 800a164:	f7ff f9dc 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a168:	4603      	mov	r3, r0
 800a16a:	0e9b      	lsrs	r3, r3, #26
 800a16c:	f003 021f 	and.w	r2, r3, #31
 800a170:	e01e      	b.n	800a1b0 <HAL_ADC_ConfigChannel+0x198>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2100      	movs	r1, #0
 800a178:	4618      	mov	r0, r3
 800a17a:	f7ff f9d1 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a17e:	4603      	mov	r3, r0
 800a180:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a184:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a188:	fa93 f3a3 	rbit	r3, r3
 800a18c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a190:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a194:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a198:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d101      	bne.n	800a1a4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800a1a0:	2320      	movs	r3, #32
 800a1a2:	e004      	b.n	800a1ae <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800a1a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a1a8:	fab3 f383 	clz	r3, r3
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d105      	bne.n	800a1c8 <HAL_ADC_ConfigChannel+0x1b0>
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	0e9b      	lsrs	r3, r3, #26
 800a1c2:	f003 031f 	and.w	r3, r3, #31
 800a1c6:	e018      	b.n	800a1fa <HAL_ADC_ConfigChannel+0x1e2>
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a1d4:	fa93 f3a3 	rbit	r3, r3
 800a1d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800a1dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800a1e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d101      	bne.n	800a1f0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800a1ec:	2320      	movs	r3, #32
 800a1ee:	e004      	b.n	800a1fa <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800a1f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a1f4:	fab3 f383 	clz	r3, r3
 800a1f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d106      	bne.n	800a20c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	2200      	movs	r2, #0
 800a204:	2100      	movs	r1, #0
 800a206:	4618      	mov	r0, r3
 800a208:	f7ff f9a0 	bl	800954c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2101      	movs	r1, #1
 800a212:	4618      	mov	r0, r3
 800a214:	f7ff f984 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a218:	4603      	mov	r3, r0
 800a21a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d10a      	bne.n	800a238 <HAL_ADC_ConfigChannel+0x220>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	2101      	movs	r1, #1
 800a228:	4618      	mov	r0, r3
 800a22a:	f7ff f979 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a22e:	4603      	mov	r3, r0
 800a230:	0e9b      	lsrs	r3, r3, #26
 800a232:	f003 021f 	and.w	r2, r3, #31
 800a236:	e01e      	b.n	800a276 <HAL_ADC_ConfigChannel+0x25e>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	2101      	movs	r1, #1
 800a23e:	4618      	mov	r0, r3
 800a240:	f7ff f96e 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a244:	4603      	mov	r3, r0
 800a246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a24a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a24e:	fa93 f3a3 	rbit	r3, r3
 800a252:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800a256:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a25a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800a25e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a262:	2b00      	cmp	r3, #0
 800a264:	d101      	bne.n	800a26a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800a266:	2320      	movs	r3, #32
 800a268:	e004      	b.n	800a274 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800a26a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a26e:	fab3 f383 	clz	r3, r3
 800a272:	b2db      	uxtb	r3, r3
 800a274:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d105      	bne.n	800a28e <HAL_ADC_ConfigChannel+0x276>
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	0e9b      	lsrs	r3, r3, #26
 800a288:	f003 031f 	and.w	r3, r3, #31
 800a28c:	e018      	b.n	800a2c0 <HAL_ADC_ConfigChannel+0x2a8>
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a296:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a29a:	fa93 f3a3 	rbit	r3, r3
 800a29e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800a2a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800a2aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d101      	bne.n	800a2b6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800a2b2:	2320      	movs	r3, #32
 800a2b4:	e004      	b.n	800a2c0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800a2b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2ba:	fab3 f383 	clz	r3, r3
 800a2be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d106      	bne.n	800a2d2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	2101      	movs	r1, #1
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f7ff f93d 	bl	800954c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2102      	movs	r1, #2
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7ff f921 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d10a      	bne.n	800a2fe <HAL_ADC_ConfigChannel+0x2e6>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	2102      	movs	r1, #2
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7ff f916 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	0e9b      	lsrs	r3, r3, #26
 800a2f8:	f003 021f 	and.w	r2, r3, #31
 800a2fc:	e01e      	b.n	800a33c <HAL_ADC_ConfigChannel+0x324>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2102      	movs	r1, #2
 800a304:	4618      	mov	r0, r3
 800a306:	f7ff f90b 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a30a:	4603      	mov	r3, r0
 800a30c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a310:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a314:	fa93 f3a3 	rbit	r3, r3
 800a318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800a31c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a320:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800a324:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d101      	bne.n	800a330 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800a32c:	2320      	movs	r3, #32
 800a32e:	e004      	b.n	800a33a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800a330:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a334:	fab3 f383 	clz	r3, r3
 800a338:	b2db      	uxtb	r3, r3
 800a33a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a344:	2b00      	cmp	r3, #0
 800a346:	d105      	bne.n	800a354 <HAL_ADC_ConfigChannel+0x33c>
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	0e9b      	lsrs	r3, r3, #26
 800a34e:	f003 031f 	and.w	r3, r3, #31
 800a352:	e016      	b.n	800a382 <HAL_ADC_ConfigChannel+0x36a>
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a35c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a360:	fa93 f3a3 	rbit	r3, r3
 800a364:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800a366:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a368:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800a36c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a370:	2b00      	cmp	r3, #0
 800a372:	d101      	bne.n	800a378 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800a374:	2320      	movs	r3, #32
 800a376:	e004      	b.n	800a382 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800a378:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a37c:	fab3 f383 	clz	r3, r3
 800a380:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a382:	429a      	cmp	r2, r3
 800a384:	d106      	bne.n	800a394 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2200      	movs	r2, #0
 800a38c:	2102      	movs	r1, #2
 800a38e:	4618      	mov	r0, r3
 800a390:	f7ff f8dc 	bl	800954c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	2103      	movs	r1, #3
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7ff f8c0 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10a      	bne.n	800a3c0 <HAL_ADC_ConfigChannel+0x3a8>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	2103      	movs	r1, #3
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7ff f8b5 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	0e9b      	lsrs	r3, r3, #26
 800a3ba:	f003 021f 	and.w	r2, r3, #31
 800a3be:	e017      	b.n	800a3f0 <HAL_ADC_ConfigChannel+0x3d8>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	2103      	movs	r1, #3
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7ff f8aa 	bl	8009520 <LL_ADC_GetOffsetChannel>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3d2:	fa93 f3a3 	rbit	r3, r3
 800a3d6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800a3d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3da:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800a3dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d101      	bne.n	800a3e6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800a3e2:	2320      	movs	r3, #32
 800a3e4:	e003      	b.n	800a3ee <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800a3e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3e8:	fab3 f383 	clz	r3, r3
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d105      	bne.n	800a408 <HAL_ADC_ConfigChannel+0x3f0>
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	0e9b      	lsrs	r3, r3, #26
 800a402:	f003 031f 	and.w	r3, r3, #31
 800a406:	e011      	b.n	800a42c <HAL_ADC_ConfigChannel+0x414>
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a40e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a410:	fa93 f3a3 	rbit	r3, r3
 800a414:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800a416:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a418:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800a41a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d101      	bne.n	800a424 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800a420:	2320      	movs	r3, #32
 800a422:	e003      	b.n	800a42c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800a424:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a426:	fab3 f383 	clz	r3, r3
 800a42a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d106      	bne.n	800a43e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2200      	movs	r2, #0
 800a436:	2103      	movs	r1, #3
 800a438:	4618      	mov	r0, r3
 800a43a:	f7ff f887 	bl	800954c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4618      	mov	r0, r3
 800a444:	f7ff fa06 	bl	8009854 <LL_ADC_IsEnabled>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	f040 8140 	bne.w	800a6d0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6818      	ldr	r0, [r3, #0]
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	6819      	ldr	r1, [r3, #0]
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	68db      	ldr	r3, [r3, #12]
 800a45c:	461a      	mov	r2, r3
 800a45e:	f7ff f943 	bl	80096e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	68db      	ldr	r3, [r3, #12]
 800a466:	4a8f      	ldr	r2, [pc, #572]	@ (800a6a4 <HAL_ADC_ConfigChannel+0x68c>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	f040 8131 	bne.w	800a6d0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d10b      	bne.n	800a496 <HAL_ADC_ConfigChannel+0x47e>
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	0e9b      	lsrs	r3, r3, #26
 800a484:	3301      	adds	r3, #1
 800a486:	f003 031f 	and.w	r3, r3, #31
 800a48a:	2b09      	cmp	r3, #9
 800a48c:	bf94      	ite	ls
 800a48e:	2301      	movls	r3, #1
 800a490:	2300      	movhi	r3, #0
 800a492:	b2db      	uxtb	r3, r3
 800a494:	e019      	b.n	800a4ca <HAL_ADC_ConfigChannel+0x4b2>
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a49c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a49e:	fa93 f3a3 	rbit	r3, r3
 800a4a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800a4a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a4a6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800a4a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d101      	bne.n	800a4b2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800a4ae:	2320      	movs	r3, #32
 800a4b0:	e003      	b.n	800a4ba <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800a4b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4b4:	fab3 f383 	clz	r3, r3
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	f003 031f 	and.w	r3, r3, #31
 800a4c0:	2b09      	cmp	r3, #9
 800a4c2:	bf94      	ite	ls
 800a4c4:	2301      	movls	r3, #1
 800a4c6:	2300      	movhi	r3, #0
 800a4c8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d079      	beq.n	800a5c2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d107      	bne.n	800a4ea <HAL_ADC_ConfigChannel+0x4d2>
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	0e9b      	lsrs	r3, r3, #26
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	069b      	lsls	r3, r3, #26
 800a4e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a4e8:	e015      	b.n	800a516 <HAL_ADC_ConfigChannel+0x4fe>
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a4f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4f2:	fa93 f3a3 	rbit	r3, r3
 800a4f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800a4f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800a4fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d101      	bne.n	800a506 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800a502:	2320      	movs	r3, #32
 800a504:	e003      	b.n	800a50e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800a506:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a508:	fab3 f383 	clz	r3, r3
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	3301      	adds	r3, #1
 800a510:	069b      	lsls	r3, r3, #26
 800a512:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d109      	bne.n	800a536 <HAL_ADC_ConfigChannel+0x51e>
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	0e9b      	lsrs	r3, r3, #26
 800a528:	3301      	adds	r3, #1
 800a52a:	f003 031f 	and.w	r3, r3, #31
 800a52e:	2101      	movs	r1, #1
 800a530:	fa01 f303 	lsl.w	r3, r1, r3
 800a534:	e017      	b.n	800a566 <HAL_ADC_ConfigChannel+0x54e>
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a53c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a53e:	fa93 f3a3 	rbit	r3, r3
 800a542:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800a544:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a546:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800a548:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d101      	bne.n	800a552 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800a54e:	2320      	movs	r3, #32
 800a550:	e003      	b.n	800a55a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800a552:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a554:	fab3 f383 	clz	r3, r3
 800a558:	b2db      	uxtb	r3, r3
 800a55a:	3301      	adds	r3, #1
 800a55c:	f003 031f 	and.w	r3, r3, #31
 800a560:	2101      	movs	r1, #1
 800a562:	fa01 f303 	lsl.w	r3, r1, r3
 800a566:	ea42 0103 	orr.w	r1, r2, r3
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10a      	bne.n	800a58c <HAL_ADC_ConfigChannel+0x574>
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	0e9b      	lsrs	r3, r3, #26
 800a57c:	3301      	adds	r3, #1
 800a57e:	f003 021f 	and.w	r2, r3, #31
 800a582:	4613      	mov	r3, r2
 800a584:	005b      	lsls	r3, r3, #1
 800a586:	4413      	add	r3, r2
 800a588:	051b      	lsls	r3, r3, #20
 800a58a:	e018      	b.n	800a5be <HAL_ADC_ConfigChannel+0x5a6>
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a594:	fa93 f3a3 	rbit	r3, r3
 800a598:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800a59a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a59c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800a59e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d101      	bne.n	800a5a8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800a5a4:	2320      	movs	r3, #32
 800a5a6:	e003      	b.n	800a5b0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800a5a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5aa:	fab3 f383 	clz	r3, r3
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	f003 021f 	and.w	r2, r3, #31
 800a5b6:	4613      	mov	r3, r2
 800a5b8:	005b      	lsls	r3, r3, #1
 800a5ba:	4413      	add	r3, r2
 800a5bc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a5be:	430b      	orrs	r3, r1
 800a5c0:	e081      	b.n	800a6c6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d107      	bne.n	800a5de <HAL_ADC_ConfigChannel+0x5c6>
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	0e9b      	lsrs	r3, r3, #26
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	069b      	lsls	r3, r3, #26
 800a5d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a5dc:	e015      	b.n	800a60a <HAL_ADC_ConfigChannel+0x5f2>
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e6:	fa93 f3a3 	rbit	r3, r3
 800a5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800a5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ee:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800a5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d101      	bne.n	800a5fa <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800a5f6:	2320      	movs	r3, #32
 800a5f8:	e003      	b.n	800a602 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fc:	fab3 f383 	clz	r3, r3
 800a600:	b2db      	uxtb	r3, r3
 800a602:	3301      	adds	r3, #1
 800a604:	069b      	lsls	r3, r3, #26
 800a606:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a612:	2b00      	cmp	r3, #0
 800a614:	d109      	bne.n	800a62a <HAL_ADC_ConfigChannel+0x612>
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	0e9b      	lsrs	r3, r3, #26
 800a61c:	3301      	adds	r3, #1
 800a61e:	f003 031f 	and.w	r3, r3, #31
 800a622:	2101      	movs	r1, #1
 800a624:	fa01 f303 	lsl.w	r3, r1, r3
 800a628:	e017      	b.n	800a65a <HAL_ADC_ConfigChannel+0x642>
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	fa93 f3a3 	rbit	r3, r3
 800a636:	61fb      	str	r3, [r7, #28]
  return result;
 800a638:	69fb      	ldr	r3, [r7, #28]
 800a63a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d101      	bne.n	800a646 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800a642:	2320      	movs	r3, #32
 800a644:	e003      	b.n	800a64e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800a646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a648:	fab3 f383 	clz	r3, r3
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	3301      	adds	r3, #1
 800a650:	f003 031f 	and.w	r3, r3, #31
 800a654:	2101      	movs	r1, #1
 800a656:	fa01 f303 	lsl.w	r3, r1, r3
 800a65a:	ea42 0103 	orr.w	r1, r2, r3
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a666:	2b00      	cmp	r3, #0
 800a668:	d10d      	bne.n	800a686 <HAL_ADC_ConfigChannel+0x66e>
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	0e9b      	lsrs	r3, r3, #26
 800a670:	3301      	adds	r3, #1
 800a672:	f003 021f 	and.w	r2, r3, #31
 800a676:	4613      	mov	r3, r2
 800a678:	005b      	lsls	r3, r3, #1
 800a67a:	4413      	add	r3, r2
 800a67c:	3b1e      	subs	r3, #30
 800a67e:	051b      	lsls	r3, r3, #20
 800a680:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a684:	e01e      	b.n	800a6c4 <HAL_ADC_ConfigChannel+0x6ac>
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	fa93 f3a3 	rbit	r3, r3
 800a692:	613b      	str	r3, [r7, #16]
  return result;
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a698:	69bb      	ldr	r3, [r7, #24]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d104      	bne.n	800a6a8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800a69e:	2320      	movs	r3, #32
 800a6a0:	e006      	b.n	800a6b0 <HAL_ADC_ConfigChannel+0x698>
 800a6a2:	bf00      	nop
 800a6a4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800a6a8:	69bb      	ldr	r3, [r7, #24]
 800a6aa:	fab3 f383 	clz	r3, r3
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	f003 021f 	and.w	r2, r3, #31
 800a6b6:	4613      	mov	r3, r2
 800a6b8:	005b      	lsls	r3, r3, #1
 800a6ba:	4413      	add	r3, r2
 800a6bc:	3b1e      	subs	r3, #30
 800a6be:	051b      	lsls	r3, r3, #20
 800a6c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a6c4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800a6c6:	683a      	ldr	r2, [r7, #0]
 800a6c8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	f7fe ffe1 	bl	8009692 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	681a      	ldr	r2, [r3, #0]
 800a6d4:	4b3f      	ldr	r3, [pc, #252]	@ (800a7d4 <HAL_ADC_ConfigChannel+0x7bc>)
 800a6d6:	4013      	ands	r3, r2
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d071      	beq.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a6dc:	483e      	ldr	r0, [pc, #248]	@ (800a7d8 <HAL_ADC_ConfigChannel+0x7c0>)
 800a6de:	f7fe feed 	bl	80094bc <LL_ADC_GetCommonPathInternalCh>
 800a6e2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a3c      	ldr	r2, [pc, #240]	@ (800a7dc <HAL_ADC_ConfigChannel+0x7c4>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d004      	beq.n	800a6fa <HAL_ADC_ConfigChannel+0x6e2>
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a3a      	ldr	r2, [pc, #232]	@ (800a7e0 <HAL_ADC_ConfigChannel+0x7c8>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d127      	bne.n	800a74a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a6fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a6fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a702:	2b00      	cmp	r3, #0
 800a704:	d121      	bne.n	800a74a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a70e:	d157      	bne.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a710:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a714:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a718:	4619      	mov	r1, r3
 800a71a:	482f      	ldr	r0, [pc, #188]	@ (800a7d8 <HAL_ADC_ConfigChannel+0x7c0>)
 800a71c:	f7fe febb 	bl	8009496 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a720:	4b30      	ldr	r3, [pc, #192]	@ (800a7e4 <HAL_ADC_ConfigChannel+0x7cc>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	099b      	lsrs	r3, r3, #6
 800a726:	4a30      	ldr	r2, [pc, #192]	@ (800a7e8 <HAL_ADC_ConfigChannel+0x7d0>)
 800a728:	fba2 2303 	umull	r2, r3, r2, r3
 800a72c:	099b      	lsrs	r3, r3, #6
 800a72e:	1c5a      	adds	r2, r3, #1
 800a730:	4613      	mov	r3, r2
 800a732:	005b      	lsls	r3, r3, #1
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a73a:	e002      	b.n	800a742 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	3b01      	subs	r3, #1
 800a740:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d1f9      	bne.n	800a73c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a748:	e03a      	b.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4a27      	ldr	r2, [pc, #156]	@ (800a7ec <HAL_ADC_ConfigChannel+0x7d4>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d113      	bne.n	800a77c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a754:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a758:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d10d      	bne.n	800a77c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4a22      	ldr	r2, [pc, #136]	@ (800a7f0 <HAL_ADC_ConfigChannel+0x7d8>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d02a      	beq.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a76a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a76e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a772:	4619      	mov	r1, r3
 800a774:	4818      	ldr	r0, [pc, #96]	@ (800a7d8 <HAL_ADC_ConfigChannel+0x7c0>)
 800a776:	f7fe fe8e 	bl	8009496 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a77a:	e021      	b.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a1c      	ldr	r2, [pc, #112]	@ (800a7f4 <HAL_ADC_ConfigChannel+0x7dc>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d11c      	bne.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a786:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a78a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d116      	bne.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	4a16      	ldr	r2, [pc, #88]	@ (800a7f0 <HAL_ADC_ConfigChannel+0x7d8>)
 800a798:	4293      	cmp	r3, r2
 800a79a:	d011      	beq.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a79c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a7a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	480c      	ldr	r0, [pc, #48]	@ (800a7d8 <HAL_ADC_ConfigChannel+0x7c0>)
 800a7a8:	f7fe fe75 	bl	8009496 <LL_ADC_SetCommonPathInternalCh>
 800a7ac:	e008      	b.n	800a7c0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7b2:	f043 0220 	orr.w	r2, r3, #32
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a7c8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	37d8      	adds	r7, #216	@ 0xd8
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	80080000 	.word	0x80080000
 800a7d8:	50000300 	.word	0x50000300
 800a7dc:	c3210000 	.word	0xc3210000
 800a7e0:	90c00010 	.word	0x90c00010
 800a7e4:	20000004 	.word	0x20000004
 800a7e8:	053e2d63 	.word	0x053e2d63
 800a7ec:	c7520000 	.word	0xc7520000
 800a7f0:	50000100 	.word	0x50000100
 800a7f4:	cb840000 	.word	0xcb840000

0800a7f8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b088      	sub	sp, #32
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a802:	2300      	movs	r3, #0
 800a804:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4618      	mov	r0, r3
 800a810:	f7ff f86e 	bl	80098f0 <LL_ADC_REG_IsConversionOngoing>
 800a814:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7ff f88f 	bl	800993e <LL_ADC_INJ_IsConversionOngoing>
 800a820:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d103      	bne.n	800a830 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f000 8098 	beq.w	800a960 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d02a      	beq.n	800a894 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	7f5b      	ldrb	r3, [r3, #29]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d126      	bne.n	800a894 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	7f1b      	ldrb	r3, [r3, #28]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d122      	bne.n	800a894 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a84e:	2301      	movs	r3, #1
 800a850:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a852:	e014      	b.n	800a87e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a854:	69fb      	ldr	r3, [r7, #28]
 800a856:	4a45      	ldr	r2, [pc, #276]	@ (800a96c <ADC_ConversionStop+0x174>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d90d      	bls.n	800a878 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a860:	f043 0210 	orr.w	r2, r3, #16
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a86c:	f043 0201 	orr.w	r2, r3, #1
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	e074      	b.n	800a962 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a878:	69fb      	ldr	r3, [r7, #28]
 800a87a:	3301      	adds	r3, #1
 800a87c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a888:	2b40      	cmp	r3, #64	@ 0x40
 800a88a:	d1e3      	bne.n	800a854 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	2240      	movs	r2, #64	@ 0x40
 800a892:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a894:	69bb      	ldr	r3, [r7, #24]
 800a896:	2b02      	cmp	r3, #2
 800a898:	d014      	beq.n	800a8c4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7ff f826 	bl	80098f0 <LL_ADC_REG_IsConversionOngoing>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d00c      	beq.n	800a8c4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fe ffe3 	bl	800987a <LL_ADC_IsDisableOngoing>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d104      	bne.n	800a8c4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f7ff f802 	bl	80098c8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d014      	beq.n	800a8f4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7ff f835 	bl	800993e <LL_ADC_INJ_IsConversionOngoing>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00c      	beq.n	800a8f4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f7fe ffcb 	bl	800987a <LL_ADC_IsDisableOngoing>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d104      	bne.n	800a8f4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7ff f811 	bl	8009916 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d005      	beq.n	800a906 <ADC_ConversionStop+0x10e>
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	2b03      	cmp	r3, #3
 800a8fe:	d105      	bne.n	800a90c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a900:	230c      	movs	r3, #12
 800a902:	617b      	str	r3, [r7, #20]
        break;
 800a904:	e005      	b.n	800a912 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a906:	2308      	movs	r3, #8
 800a908:	617b      	str	r3, [r7, #20]
        break;
 800a90a:	e002      	b.n	800a912 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a90c:	2304      	movs	r3, #4
 800a90e:	617b      	str	r3, [r7, #20]
        break;
 800a910:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a912:	f7fe fd7f 	bl	8009414 <HAL_GetTick>
 800a916:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a918:	e01b      	b.n	800a952 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a91a:	f7fe fd7b 	bl	8009414 <HAL_GetTick>
 800a91e:	4602      	mov	r2, r0
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	1ad3      	subs	r3, r2, r3
 800a924:	2b05      	cmp	r3, #5
 800a926:	d914      	bls.n	800a952 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	689a      	ldr	r2, [r3, #8]
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	4013      	ands	r3, r2
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00d      	beq.n	800a952 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a93a:	f043 0210 	orr.w	r2, r3, #16
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a946:	f043 0201 	orr.w	r2, r3, #1
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	e007      	b.n	800a962 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	689a      	ldr	r2, [r3, #8]
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	4013      	ands	r3, r2
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d1dc      	bne.n	800a91a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	3720      	adds	r7, #32
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	a33fffff 	.word	0xa33fffff

0800a970 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a978:	2300      	movs	r3, #0
 800a97a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4618      	mov	r0, r3
 800a982:	f7fe ff67 	bl	8009854 <LL_ADC_IsEnabled>
 800a986:	4603      	mov	r3, r0
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d169      	bne.n	800aa60 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	689a      	ldr	r2, [r3, #8]
 800a992:	4b36      	ldr	r3, [pc, #216]	@ (800aa6c <ADC_Enable+0xfc>)
 800a994:	4013      	ands	r3, r2
 800a996:	2b00      	cmp	r3, #0
 800a998:	d00d      	beq.n	800a9b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a99e:	f043 0210 	orr.w	r2, r3, #16
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9aa:	f043 0201 	orr.w	r2, r3, #1
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e055      	b.n	800aa62 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7fe ff22 	bl	8009804 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a9c0:	482b      	ldr	r0, [pc, #172]	@ (800aa70 <ADC_Enable+0x100>)
 800a9c2:	f7fe fd7b 	bl	80094bc <LL_ADC_GetCommonPathInternalCh>
 800a9c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a9c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d013      	beq.n	800a9f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a9d0:	4b28      	ldr	r3, [pc, #160]	@ (800aa74 <ADC_Enable+0x104>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	099b      	lsrs	r3, r3, #6
 800a9d6:	4a28      	ldr	r2, [pc, #160]	@ (800aa78 <ADC_Enable+0x108>)
 800a9d8:	fba2 2303 	umull	r2, r3, r2, r3
 800a9dc:	099b      	lsrs	r3, r3, #6
 800a9de:	1c5a      	adds	r2, r3, #1
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	005b      	lsls	r3, r3, #1
 800a9e4:	4413      	add	r3, r2
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a9ea:	e002      	b.n	800a9f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	3b01      	subs	r3, #1
 800a9f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d1f9      	bne.n	800a9ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a9f8:	f7fe fd0c 	bl	8009414 <HAL_GetTick>
 800a9fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a9fe:	e028      	b.n	800aa52 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4618      	mov	r0, r3
 800aa06:	f7fe ff25 	bl	8009854 <LL_ADC_IsEnabled>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d104      	bne.n	800aa1a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7fe fef5 	bl	8009804 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800aa1a:	f7fe fcfb 	bl	8009414 <HAL_GetTick>
 800aa1e:	4602      	mov	r2, r0
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	1ad3      	subs	r3, r2, r3
 800aa24:	2b02      	cmp	r3, #2
 800aa26:	d914      	bls.n	800aa52 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d00d      	beq.n	800aa52 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa3a:	f043 0210 	orr.w	r2, r3, #16
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa46:	f043 0201 	orr.w	r2, r3, #1
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	e007      	b.n	800aa62 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f003 0301 	and.w	r3, r3, #1
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d1cf      	bne.n	800aa00 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800aa60:	2300      	movs	r3, #0
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	8000003f 	.word	0x8000003f
 800aa70:	50000300 	.word	0x50000300
 800aa74:	20000004 	.word	0x20000004
 800aa78:	053e2d63 	.word	0x053e2d63

0800aa7c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7fe fef6 	bl	800987a <LL_ADC_IsDisableOngoing>
 800aa8e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4618      	mov	r0, r3
 800aa96:	f7fe fedd 	bl	8009854 <LL_ADC_IsEnabled>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d047      	beq.n	800ab30 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d144      	bne.n	800ab30 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	f003 030d 	and.w	r3, r3, #13
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d10c      	bne.n	800aace <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4618      	mov	r0, r3
 800aaba:	f7fe feb7 	bl	800982c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	2203      	movs	r2, #3
 800aac4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800aac6:	f7fe fca5 	bl	8009414 <HAL_GetTick>
 800aaca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800aacc:	e029      	b.n	800ab22 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aad2:	f043 0210 	orr.w	r2, r3, #16
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aade:	f043 0201 	orr.w	r2, r3, #1
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800aae6:	2301      	movs	r3, #1
 800aae8:	e023      	b.n	800ab32 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800aaea:	f7fe fc93 	bl	8009414 <HAL_GetTick>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	1ad3      	subs	r3, r2, r3
 800aaf4:	2b02      	cmp	r3, #2
 800aaf6:	d914      	bls.n	800ab22 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	f003 0301 	and.w	r3, r3, #1
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00d      	beq.n	800ab22 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab0a:	f043 0210 	orr.w	r2, r3, #16
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab16:	f043 0201 	orr.w	r2, r3, #1
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e007      	b.n	800ab32 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	f003 0301 	and.w	r3, r3, #1
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d1dc      	bne.n	800aaea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800ab30:	2300      	movs	r3, #0
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3710      	adds	r7, #16
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}

0800ab3a <LL_ADC_IsEnabled>:
{
 800ab3a:	b480      	push	{r7}
 800ab3c:	b083      	sub	sp, #12
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	f003 0301 	and.w	r3, r3, #1
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <LL_ADC_IsEnabled+0x18>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e000      	b.n	800ab54 <LL_ADC_IsEnabled+0x1a>
 800ab52:	2300      	movs	r3, #0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <LL_ADC_REG_IsConversionOngoing>:
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	689b      	ldr	r3, [r3, #8]
 800ab6c:	f003 0304 	and.w	r3, r3, #4
 800ab70:	2b04      	cmp	r3, #4
 800ab72:	d101      	bne.n	800ab78 <LL_ADC_REG_IsConversionOngoing+0x18>
 800ab74:	2301      	movs	r3, #1
 800ab76:	e000      	b.n	800ab7a <LL_ADC_REG_IsConversionOngoing+0x1a>
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	370c      	adds	r7, #12
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr
	...

0800ab88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800ab88:	b590      	push	{r4, r7, lr}
 800ab8a:	b0a1      	sub	sp, #132	@ 0x84
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ab92:	2300      	movs	r3, #0
 800ab94:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	d101      	bne.n	800aba6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800aba2:	2302      	movs	r3, #2
 800aba4:	e08b      	b.n	800acbe <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2201      	movs	r2, #1
 800abaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800abae:	2300      	movs	r3, #0
 800abb0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800abb2:	2300      	movs	r3, #0
 800abb4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800abbe:	d102      	bne.n	800abc6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800abc0:	4b41      	ldr	r3, [pc, #260]	@ (800acc8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800abc2:	60bb      	str	r3, [r7, #8]
 800abc4:	e001      	b.n	800abca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800abc6:	2300      	movs	r3, #0
 800abc8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d10b      	bne.n	800abe8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800abd4:	f043 0220 	orr.w	r2, r3, #32
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2200      	movs	r2, #0
 800abe0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800abe4:	2301      	movs	r3, #1
 800abe6:	e06a      	b.n	800acbe <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	4618      	mov	r0, r3
 800abec:	f7ff ffb8 	bl	800ab60 <LL_ADC_REG_IsConversionOngoing>
 800abf0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	4618      	mov	r0, r3
 800abf8:	f7ff ffb2 	bl	800ab60 <LL_ADC_REG_IsConversionOngoing>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d14c      	bne.n	800ac9c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800ac02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d149      	bne.n	800ac9c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800ac08:	4b30      	ldr	r3, [pc, #192]	@ (800accc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800ac0a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d028      	beq.n	800ac66 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800ac14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	6859      	ldr	r1, [r3, #4]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ac26:	035b      	lsls	r3, r3, #13
 800ac28:	430b      	orrs	r3, r1
 800ac2a:	431a      	orrs	r2, r3
 800ac2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac2e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ac30:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800ac34:	f7ff ff81 	bl	800ab3a <LL_ADC_IsEnabled>
 800ac38:	4604      	mov	r4, r0
 800ac3a:	4823      	ldr	r0, [pc, #140]	@ (800acc8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800ac3c:	f7ff ff7d 	bl	800ab3a <LL_ADC_IsEnabled>
 800ac40:	4603      	mov	r3, r0
 800ac42:	4323      	orrs	r3, r4
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d133      	bne.n	800acb0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800ac48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800ac50:	f023 030f 	bic.w	r3, r3, #15
 800ac54:	683a      	ldr	r2, [r7, #0]
 800ac56:	6811      	ldr	r1, [r2, #0]
 800ac58:	683a      	ldr	r2, [r7, #0]
 800ac5a:	6892      	ldr	r2, [r2, #8]
 800ac5c:	430a      	orrs	r2, r1
 800ac5e:	431a      	orrs	r2, r3
 800ac60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac62:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800ac64:	e024      	b.n	800acb0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800ac66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac68:	689b      	ldr	r3, [r3, #8]
 800ac6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ac6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac70:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ac72:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800ac76:	f7ff ff60 	bl	800ab3a <LL_ADC_IsEnabled>
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	4812      	ldr	r0, [pc, #72]	@ (800acc8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800ac7e:	f7ff ff5c 	bl	800ab3a <LL_ADC_IsEnabled>
 800ac82:	4603      	mov	r3, r0
 800ac84:	4323      	orrs	r3, r4
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d112      	bne.n	800acb0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800ac8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac8c:	689b      	ldr	r3, [r3, #8]
 800ac8e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800ac92:	f023 030f 	bic.w	r3, r3, #15
 800ac96:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ac98:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800ac9a:	e009      	b.n	800acb0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aca0:	f043 0220 	orr.w	r2, r3, #32
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800acae:	e000      	b.n	800acb2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800acb0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2200      	movs	r2, #0
 800acb6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800acba:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3784      	adds	r7, #132	@ 0x84
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd90      	pop	{r4, r7, pc}
 800acc6:	bf00      	nop
 800acc8:	50000100 	.word	0x50000100
 800accc:	50000300 	.word	0x50000300

0800acd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b085      	sub	sp, #20
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f003 0307 	and.w	r3, r3, #7
 800acde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ace0:	4b0c      	ldr	r3, [pc, #48]	@ (800ad14 <__NVIC_SetPriorityGrouping+0x44>)
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ace6:	68ba      	ldr	r2, [r7, #8]
 800ace8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800acec:	4013      	ands	r3, r2
 800acee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800acf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800acfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ad02:	4a04      	ldr	r2, [pc, #16]	@ (800ad14 <__NVIC_SetPriorityGrouping+0x44>)
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	60d3      	str	r3, [r2, #12]
}
 800ad08:	bf00      	nop
 800ad0a:	3714      	adds	r7, #20
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr
 800ad14:	e000ed00 	.word	0xe000ed00

0800ad18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ad1c:	4b04      	ldr	r3, [pc, #16]	@ (800ad30 <__NVIC_GetPriorityGrouping+0x18>)
 800ad1e:	68db      	ldr	r3, [r3, #12]
 800ad20:	0a1b      	lsrs	r3, r3, #8
 800ad22:	f003 0307 	and.w	r3, r3, #7
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr
 800ad30:	e000ed00 	.word	0xe000ed00

0800ad34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ad3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	db0b      	blt.n	800ad5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ad46:	79fb      	ldrb	r3, [r7, #7]
 800ad48:	f003 021f 	and.w	r2, r3, #31
 800ad4c:	4907      	ldr	r1, [pc, #28]	@ (800ad6c <__NVIC_EnableIRQ+0x38>)
 800ad4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad52:	095b      	lsrs	r3, r3, #5
 800ad54:	2001      	movs	r0, #1
 800ad56:	fa00 f202 	lsl.w	r2, r0, r2
 800ad5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800ad5e:	bf00      	nop
 800ad60:	370c      	adds	r7, #12
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr
 800ad6a:	bf00      	nop
 800ad6c:	e000e100 	.word	0xe000e100

0800ad70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	4603      	mov	r3, r0
 800ad78:	6039      	str	r1, [r7, #0]
 800ad7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ad7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	db0a      	blt.n	800ad9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	b2da      	uxtb	r2, r3
 800ad88:	490c      	ldr	r1, [pc, #48]	@ (800adbc <__NVIC_SetPriority+0x4c>)
 800ad8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad8e:	0112      	lsls	r2, r2, #4
 800ad90:	b2d2      	uxtb	r2, r2
 800ad92:	440b      	add	r3, r1
 800ad94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ad98:	e00a      	b.n	800adb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	b2da      	uxtb	r2, r3
 800ad9e:	4908      	ldr	r1, [pc, #32]	@ (800adc0 <__NVIC_SetPriority+0x50>)
 800ada0:	79fb      	ldrb	r3, [r7, #7]
 800ada2:	f003 030f 	and.w	r3, r3, #15
 800ada6:	3b04      	subs	r3, #4
 800ada8:	0112      	lsls	r2, r2, #4
 800adaa:	b2d2      	uxtb	r2, r2
 800adac:	440b      	add	r3, r1
 800adae:	761a      	strb	r2, [r3, #24]
}
 800adb0:	bf00      	nop
 800adb2:	370c      	adds	r7, #12
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr
 800adbc:	e000e100 	.word	0xe000e100
 800adc0:	e000ed00 	.word	0xe000ed00

0800adc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b089      	sub	sp, #36	@ 0x24
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	60b9      	str	r1, [r7, #8]
 800adce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f003 0307 	and.w	r3, r3, #7
 800add6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800add8:	69fb      	ldr	r3, [r7, #28]
 800adda:	f1c3 0307 	rsb	r3, r3, #7
 800adde:	2b04      	cmp	r3, #4
 800ade0:	bf28      	it	cs
 800ade2:	2304      	movcs	r3, #4
 800ade4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ade6:	69fb      	ldr	r3, [r7, #28]
 800ade8:	3304      	adds	r3, #4
 800adea:	2b06      	cmp	r3, #6
 800adec:	d902      	bls.n	800adf4 <NVIC_EncodePriority+0x30>
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	3b03      	subs	r3, #3
 800adf2:	e000      	b.n	800adf6 <NVIC_EncodePriority+0x32>
 800adf4:	2300      	movs	r3, #0
 800adf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800adf8:	f04f 32ff 	mov.w	r2, #4294967295
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	fa02 f303 	lsl.w	r3, r2, r3
 800ae02:	43da      	mvns	r2, r3
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	401a      	ands	r2, r3
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ae0c:	f04f 31ff 	mov.w	r1, #4294967295
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	fa01 f303 	lsl.w	r3, r1, r3
 800ae16:	43d9      	mvns	r1, r3
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ae1c:	4313      	orrs	r3, r2
         );
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3724      	adds	r7, #36	@ 0x24
 800ae22:	46bd      	mov	sp, r7
 800ae24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae28:	4770      	bx	lr
	...

0800ae2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b082      	sub	sp, #8
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	3b01      	subs	r3, #1
 800ae38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae3c:	d301      	bcc.n	800ae42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e00f      	b.n	800ae62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ae42:	4a0a      	ldr	r2, [pc, #40]	@ (800ae6c <SysTick_Config+0x40>)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	3b01      	subs	r3, #1
 800ae48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800ae4a:	210f      	movs	r1, #15
 800ae4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae50:	f7ff ff8e 	bl	800ad70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800ae54:	4b05      	ldr	r3, [pc, #20]	@ (800ae6c <SysTick_Config+0x40>)
 800ae56:	2200      	movs	r2, #0
 800ae58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800ae5a:	4b04      	ldr	r3, [pc, #16]	@ (800ae6c <SysTick_Config+0x40>)
 800ae5c:	2207      	movs	r2, #7
 800ae5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800ae60:	2300      	movs	r3, #0
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	3708      	adds	r7, #8
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	e000e010 	.word	0xe000e010

0800ae70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b082      	sub	sp, #8
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f7ff ff29 	bl	800acd0 <__NVIC_SetPriorityGrouping>
}
 800ae7e:	bf00      	nop
 800ae80:	3708      	adds	r7, #8
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ae86:	b580      	push	{r7, lr}
 800ae88:	b086      	sub	sp, #24
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	60b9      	str	r1, [r7, #8]
 800ae90:	607a      	str	r2, [r7, #4]
 800ae92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800ae94:	f7ff ff40 	bl	800ad18 <__NVIC_GetPriorityGrouping>
 800ae98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	68b9      	ldr	r1, [r7, #8]
 800ae9e:	6978      	ldr	r0, [r7, #20]
 800aea0:	f7ff ff90 	bl	800adc4 <NVIC_EncodePriority>
 800aea4:	4602      	mov	r2, r0
 800aea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeaa:	4611      	mov	r1, r2
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7ff ff5f 	bl	800ad70 <__NVIC_SetPriority>
}
 800aeb2:	bf00      	nop
 800aeb4:	3718      	adds	r7, #24
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd80      	pop	{r7, pc}

0800aeba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800aeba:	b580      	push	{r7, lr}
 800aebc:	b082      	sub	sp, #8
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	4603      	mov	r3, r0
 800aec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800aec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aec8:	4618      	mov	r0, r3
 800aeca:	f7ff ff33 	bl	800ad34 <__NVIC_EnableIRQ>
}
 800aece:	bf00      	nop
 800aed0:	3708      	adds	r7, #8
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}

0800aed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b082      	sub	sp, #8
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f7ff ffa4 	bl	800ae2c <SysTick_Config>
 800aee4:	4603      	mov	r3, r0
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3708      	adds	r7, #8
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}

0800aeee <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800aeee:	b580      	push	{r7, lr}
 800aef0:	b082      	sub	sp, #8
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d101      	bne.n	800af00 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800aefc:	2301      	movs	r3, #1
 800aefe:	e014      	b.n	800af2a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	791b      	ldrb	r3, [r3, #4]
 800af04:	b2db      	uxtb	r3, r3
 800af06:	2b00      	cmp	r3, #0
 800af08:	d105      	bne.n	800af16 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2200      	movs	r2, #0
 800af0e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f7fa fc23 	bl	800575c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2202      	movs	r2, #2
 800af1a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2201      	movs	r2, #1
 800af26:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3708      	adds	r7, #8
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
	...

0800af34 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
 800af3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d101      	bne.n	800af48 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800af44:	2301      	movs	r3, #1
 800af46:	e056      	b.n	800aff6 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	795b      	ldrb	r3, [r3, #5]
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d101      	bne.n	800af54 <HAL_DAC_Start+0x20>
 800af50:	2302      	movs	r3, #2
 800af52:	e050      	b.n	800aff6 <HAL_DAC_Start+0xc2>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2202      	movs	r2, #2
 800af5e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	6819      	ldr	r1, [r3, #0]
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	f003 0310 	and.w	r3, r3, #16
 800af6c:	2201      	movs	r2, #1
 800af6e:	409a      	lsls	r2, r3
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	430a      	orrs	r2, r1
 800af76:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800af78:	4b22      	ldr	r3, [pc, #136]	@ (800b004 <HAL_DAC_Start+0xd0>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	099b      	lsrs	r3, r3, #6
 800af7e:	4a22      	ldr	r2, [pc, #136]	@ (800b008 <HAL_DAC_Start+0xd4>)
 800af80:	fba2 2303 	umull	r2, r3, r2, r3
 800af84:	099b      	lsrs	r3, r3, #6
 800af86:	3301      	adds	r3, #1
 800af88:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800af8a:	e002      	b.n	800af92 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	3b01      	subs	r3, #1
 800af90:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d1f9      	bne.n	800af8c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10f      	bne.n	800afbe <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	d11d      	bne.n	800afe8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	685a      	ldr	r2, [r3, #4]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f042 0201 	orr.w	r2, r2, #1
 800afba:	605a      	str	r2, [r3, #4]
 800afbc:	e014      	b.n	800afe8 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	f003 0310 	and.w	r3, r3, #16
 800afce:	2102      	movs	r1, #2
 800afd0:	fa01 f303 	lsl.w	r3, r1, r3
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d107      	bne.n	800afe8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	685a      	ldr	r2, [r3, #4]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f042 0202 	orr.w	r2, r2, #2
 800afe6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2201      	movs	r2, #1
 800afec:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800aff4:	2300      	movs	r3, #0
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3714      	adds	r7, #20
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr
 800b002:	bf00      	nop
 800b004:	20000004 	.word	0x20000004
 800b008:	053e2d63 	.word	0x053e2d63

0800b00c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b087      	sub	sp, #28
 800b010:	af00      	add	r7, sp, #0
 800b012:	60f8      	str	r0, [r7, #12]
 800b014:	60b9      	str	r1, [r7, #8]
 800b016:	607a      	str	r2, [r7, #4]
 800b018:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800b01a:	2300      	movs	r3, #0
 800b01c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d101      	bne.n	800b028 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800b024:	2301      	movs	r3, #1
 800b026:	e018      	b.n	800b05a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d105      	bne.n	800b046 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800b03a:	697a      	ldr	r2, [r7, #20]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	4413      	add	r3, r2
 800b040:	3308      	adds	r3, #8
 800b042:	617b      	str	r3, [r7, #20]
 800b044:	e004      	b.n	800b050 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800b046:	697a      	ldr	r2, [r7, #20]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4413      	add	r3, r2
 800b04c:	3314      	adds	r3, #20
 800b04e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	461a      	mov	r2, r3
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800b058:	2300      	movs	r3, #0
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	371c      	adds	r7, #28
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr
	...

0800b068 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b08a      	sub	sp, #40	@ 0x28
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b074:	2300      	movs	r3, #0
 800b076:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d002      	beq.n	800b084 <HAL_DAC_ConfigChannel+0x1c>
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d101      	bne.n	800b088 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	e1a1      	b.n	800b3cc <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	795b      	ldrb	r3, [r3, #5]
 800b092:	2b01      	cmp	r3, #1
 800b094:	d101      	bne.n	800b09a <HAL_DAC_ConfigChannel+0x32>
 800b096:	2302      	movs	r3, #2
 800b098:	e198      	b.n	800b3cc <HAL_DAC_ConfigChannel+0x364>
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2201      	movs	r2, #1
 800b09e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	2202      	movs	r2, #2
 800b0a4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	689b      	ldr	r3, [r3, #8]
 800b0aa:	2b04      	cmp	r3, #4
 800b0ac:	d17a      	bne.n	800b1a4 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800b0ae:	f7fe f9b1 	bl	8009414 <HAL_GetTick>
 800b0b2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d13d      	bne.n	800b136 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b0ba:	e018      	b.n	800b0ee <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b0bc:	f7fe f9aa 	bl	8009414 <HAL_GetTick>
 800b0c0:	4602      	mov	r2, r0
 800b0c2:	69bb      	ldr	r3, [r7, #24]
 800b0c4:	1ad3      	subs	r3, r2, r3
 800b0c6:	2b01      	cmp	r3, #1
 800b0c8:	d911      	bls.n	800b0ee <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d00a      	beq.n	800b0ee <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	691b      	ldr	r3, [r3, #16]
 800b0dc:	f043 0208 	orr.w	r2, r3, #8
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2203      	movs	r2, #3
 800b0e8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e16e      	b.n	800b3cc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d1df      	bne.n	800b0bc <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	68ba      	ldr	r2, [r7, #8]
 800b102:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b104:	641a      	str	r2, [r3, #64]	@ 0x40
 800b106:	e020      	b.n	800b14a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b108:	f7fe f984 	bl	8009414 <HAL_GetTick>
 800b10c:	4602      	mov	r2, r0
 800b10e:	69bb      	ldr	r3, [r7, #24]
 800b110:	1ad3      	subs	r3, r2, r3
 800b112:	2b01      	cmp	r3, #1
 800b114:	d90f      	bls.n	800b136 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	da0a      	bge.n	800b136 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	691b      	ldr	r3, [r3, #16]
 800b124:	f043 0208 	orr.w	r2, r3, #8
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	2203      	movs	r2, #3
 800b130:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800b132:	2303      	movs	r3, #3
 800b134:	e14a      	b.n	800b3cc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	dbe3      	blt.n	800b108 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b148:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f003 0310 	and.w	r3, r3, #16
 800b156:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800b15a:	fa01 f303 	lsl.w	r3, r1, r3
 800b15e:	43db      	mvns	r3, r3
 800b160:	ea02 0103 	and.w	r1, r2, r3
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f003 0310 	and.w	r3, r3, #16
 800b16e:	409a      	lsls	r2, r3
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	430a      	orrs	r2, r1
 800b176:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f003 0310 	and.w	r3, r3, #16
 800b184:	21ff      	movs	r1, #255	@ 0xff
 800b186:	fa01 f303 	lsl.w	r3, r1, r3
 800b18a:	43db      	mvns	r3, r3
 800b18c:	ea02 0103 	and.w	r1, r2, r3
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f003 0310 	and.w	r3, r3, #16
 800b19a:	409a      	lsls	r2, r3
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	430a      	orrs	r2, r1
 800b1a2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	69db      	ldr	r3, [r3, #28]
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d11d      	bne.n	800b1e8 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1b2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f003 0310 	and.w	r3, r3, #16
 800b1ba:	221f      	movs	r2, #31
 800b1bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b1c0:	43db      	mvns	r3, r3
 800b1c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1c4:	4013      	ands	r3, r2
 800b1c6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	6a1b      	ldr	r3, [r3, #32]
 800b1cc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f003 0310 	and.w	r3, r3, #16
 800b1d4:	697a      	ldr	r2, [r7, #20]
 800b1d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1ee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f003 0310 	and.w	r3, r3, #16
 800b1f6:	2207      	movs	r2, #7
 800b1f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b1fc:	43db      	mvns	r3, r3
 800b1fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b200:	4013      	ands	r3, r2
 800b202:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	699b      	ldr	r3, [r3, #24]
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d102      	bne.n	800b212 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800b20c:	2300      	movs	r3, #0
 800b20e:	623b      	str	r3, [r7, #32]
 800b210:	e00f      	b.n	800b232 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	699b      	ldr	r3, [r3, #24]
 800b216:	2b02      	cmp	r3, #2
 800b218:	d102      	bne.n	800b220 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800b21a:	2301      	movs	r3, #1
 800b21c:	623b      	str	r3, [r7, #32]
 800b21e:	e008      	b.n	800b232 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	695b      	ldr	r3, [r3, #20]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d102      	bne.n	800b22e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800b228:	2301      	movs	r3, #1
 800b22a:	623b      	str	r3, [r7, #32]
 800b22c:	e001      	b.n	800b232 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800b22e:	2300      	movs	r3, #0
 800b230:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	689a      	ldr	r2, [r3, #8]
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	695b      	ldr	r3, [r3, #20]
 800b23a:	4313      	orrs	r3, r2
 800b23c:	6a3a      	ldr	r2, [r7, #32]
 800b23e:	4313      	orrs	r3, r2
 800b240:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f003 0310 	and.w	r3, r3, #16
 800b248:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b24c:	fa02 f303 	lsl.w	r3, r2, r3
 800b250:	43db      	mvns	r3, r3
 800b252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b254:	4013      	ands	r3, r2
 800b256:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	791b      	ldrb	r3, [r3, #4]
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d102      	bne.n	800b266 <HAL_DAC_ConfigChannel+0x1fe>
 800b260:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b264:	e000      	b.n	800b268 <HAL_DAC_ConfigChannel+0x200>
 800b266:	2300      	movs	r3, #0
 800b268:	697a      	ldr	r2, [r7, #20]
 800b26a:	4313      	orrs	r3, r2
 800b26c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f003 0310 	and.w	r3, r3, #16
 800b274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b278:	fa02 f303 	lsl.w	r3, r2, r3
 800b27c:	43db      	mvns	r3, r3
 800b27e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b280:	4013      	ands	r3, r2
 800b282:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	795b      	ldrb	r3, [r3, #5]
 800b288:	2b01      	cmp	r3, #1
 800b28a:	d102      	bne.n	800b292 <HAL_DAC_ConfigChannel+0x22a>
 800b28c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b290:	e000      	b.n	800b294 <HAL_DAC_ConfigChannel+0x22c>
 800b292:	2300      	movs	r3, #0
 800b294:	697a      	ldr	r2, [r7, #20]
 800b296:	4313      	orrs	r3, r2
 800b298:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800b29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b29c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800b2a0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2b02      	cmp	r3, #2
 800b2a8:	d114      	bne.n	800b2d4 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800b2aa:	f003 ff2f 	bl	800f10c <HAL_RCC_GetHCLKFreq>
 800b2ae:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	4a48      	ldr	r2, [pc, #288]	@ (800b3d4 <HAL_DAC_ConfigChannel+0x36c>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d904      	bls.n	800b2c2 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800b2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2be:	627b      	str	r3, [r7, #36]	@ 0x24
 800b2c0:	e00f      	b.n	800b2e2 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	4a44      	ldr	r2, [pc, #272]	@ (800b3d8 <HAL_DAC_ConfigChannel+0x370>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d90a      	bls.n	800b2e0 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800b2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b2d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b2d2:	e006      	b.n	800b2e2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b2de:	e000      	b.n	800b2e2 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800b2e0:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f003 0310 	and.w	r3, r3, #16
 800b2e8:	697a      	ldr	r2, [r7, #20]
 800b2ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b2ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2f0:	4313      	orrs	r3, r2
 800b2f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	6819      	ldr	r1, [r3, #0]
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f003 0310 	and.w	r3, r3, #16
 800b308:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800b30c:	fa02 f303 	lsl.w	r3, r2, r3
 800b310:	43da      	mvns	r2, r3
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	400a      	ands	r2, r1
 800b318:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f003 0310 	and.w	r3, r3, #16
 800b328:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800b32c:	fa02 f303 	lsl.w	r3, r2, r3
 800b330:	43db      	mvns	r3, r3
 800b332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b334:	4013      	ands	r3, r2
 800b336:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	68db      	ldr	r3, [r3, #12]
 800b33c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f003 0310 	and.w	r3, r3, #16
 800b344:	697a      	ldr	r2, [r7, #20]
 800b346:	fa02 f303 	lsl.w	r3, r2, r3
 800b34a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b34c:	4313      	orrs	r3, r2
 800b34e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b356:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	6819      	ldr	r1, [r3, #0]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	f003 0310 	and.w	r3, r3, #16
 800b364:	22c0      	movs	r2, #192	@ 0xc0
 800b366:	fa02 f303 	lsl.w	r3, r2, r3
 800b36a:	43da      	mvns	r2, r3
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	400a      	ands	r2, r1
 800b372:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	089b      	lsrs	r3, r3, #2
 800b37a:	f003 030f 	and.w	r3, r3, #15
 800b37e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	691b      	ldr	r3, [r3, #16]
 800b384:	089b      	lsrs	r3, r3, #2
 800b386:	021b      	lsls	r3, r3, #8
 800b388:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b38c:	697a      	ldr	r2, [r7, #20]
 800b38e:	4313      	orrs	r3, r2
 800b390:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f003 0310 	and.w	r3, r3, #16
 800b39e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800b3a2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3a6:	43db      	mvns	r3, r3
 800b3a8:	ea02 0103 	and.w	r1, r2, r3
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f003 0310 	and.w	r3, r3, #16
 800b3b2:	697a      	ldr	r2, [r7, #20]
 800b3b4:	409a      	lsls	r2, r3
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	430a      	orrs	r2, r1
 800b3bc:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800b3ca:	7ffb      	ldrb	r3, [r7, #31]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3728      	adds	r7, #40	@ 0x28
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}
 800b3d4:	09896800 	.word	0x09896800
 800b3d8:	04c4b400 	.word	0x04c4b400

0800b3dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b084      	sub	sp, #16
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e08d      	b.n	800b50a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	4b47      	ldr	r3, [pc, #284]	@ (800b514 <HAL_DMA_Init+0x138>)
 800b3f6:	429a      	cmp	r2, r3
 800b3f8:	d80f      	bhi.n	800b41a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	461a      	mov	r2, r3
 800b400:	4b45      	ldr	r3, [pc, #276]	@ (800b518 <HAL_DMA_Init+0x13c>)
 800b402:	4413      	add	r3, r2
 800b404:	4a45      	ldr	r2, [pc, #276]	@ (800b51c <HAL_DMA_Init+0x140>)
 800b406:	fba2 2303 	umull	r2, r3, r2, r3
 800b40a:	091b      	lsrs	r3, r3, #4
 800b40c:	009a      	lsls	r2, r3, #2
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	4a42      	ldr	r2, [pc, #264]	@ (800b520 <HAL_DMA_Init+0x144>)
 800b416:	641a      	str	r2, [r3, #64]	@ 0x40
 800b418:	e00e      	b.n	800b438 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	461a      	mov	r2, r3
 800b420:	4b40      	ldr	r3, [pc, #256]	@ (800b524 <HAL_DMA_Init+0x148>)
 800b422:	4413      	add	r3, r2
 800b424:	4a3d      	ldr	r2, [pc, #244]	@ (800b51c <HAL_DMA_Init+0x140>)
 800b426:	fba2 2303 	umull	r2, r3, r2, r3
 800b42a:	091b      	lsrs	r3, r3, #4
 800b42c:	009a      	lsls	r2, r3, #2
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	4a3c      	ldr	r2, [pc, #240]	@ (800b528 <HAL_DMA_Init+0x14c>)
 800b436:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2202      	movs	r2, #2
 800b43c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800b44e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b452:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800b45c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	691b      	ldr	r3, [r3, #16]
 800b462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b468:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	699b      	ldr	r3, [r3, #24]
 800b46e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b474:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a1b      	ldr	r3, [r3, #32]
 800b47a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800b47c:	68fa      	ldr	r2, [r7, #12]
 800b47e:	4313      	orrs	r3, r2
 800b480:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	68fa      	ldr	r2, [r7, #12]
 800b488:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 fa76 	bl	800b97c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b498:	d102      	bne.n	800b4a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2200      	movs	r2, #0
 800b49e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	685a      	ldr	r2, [r3, #4]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b4a8:	b2d2      	uxtb	r2, r2
 800b4aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b4b0:	687a      	ldr	r2, [r7, #4]
 800b4b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b4b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d010      	beq.n	800b4e0 <HAL_DMA_Init+0x104>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	685b      	ldr	r3, [r3, #4]
 800b4c2:	2b04      	cmp	r3, #4
 800b4c4:	d80c      	bhi.n	800b4e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 fa96 	bl	800b9f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b4dc:	605a      	str	r2, [r3, #4]
 800b4de:	e008      	b.n	800b4f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2200      	movs	r2, #0
 800b504:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b508:	2300      	movs	r3, #0
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3710      	adds	r7, #16
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	40020407 	.word	0x40020407
 800b518:	bffdfff8 	.word	0xbffdfff8
 800b51c:	cccccccd 	.word	0xcccccccd
 800b520:	40020000 	.word	0x40020000
 800b524:	bffdfbf8 	.word	0xbffdfbf8
 800b528:	40020400 	.word	0x40020400

0800b52c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b086      	sub	sp, #24
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	607a      	str	r2, [r7, #4]
 800b538:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b53a:	2300      	movs	r3, #0
 800b53c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b544:	2b01      	cmp	r3, #1
 800b546:	d101      	bne.n	800b54c <HAL_DMA_Start_IT+0x20>
 800b548:	2302      	movs	r3, #2
 800b54a:	e066      	b.n	800b61a <HAL_DMA_Start_IT+0xee>
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	2201      	movs	r2, #1
 800b550:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d155      	bne.n	800b60c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2202      	movs	r2, #2
 800b564:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	2200      	movs	r2, #0
 800b56c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681a      	ldr	r2, [r3, #0]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f022 0201 	bic.w	r2, r2, #1
 800b57c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	687a      	ldr	r2, [r7, #4]
 800b582:	68b9      	ldr	r1, [r7, #8]
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f000 f9bb 	bl	800b900 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d008      	beq.n	800b5a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f042 020e 	orr.w	r2, r2, #14
 800b5a0:	601a      	str	r2, [r3, #0]
 800b5a2:	e00f      	b.n	800b5c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	681a      	ldr	r2, [r3, #0]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f022 0204 	bic.w	r2, r2, #4
 800b5b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	681a      	ldr	r2, [r3, #0]
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f042 020a 	orr.w	r2, r2, #10
 800b5c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d007      	beq.n	800b5e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b5e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d007      	beq.n	800b5fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5ee:	681a      	ldr	r2, [r3, #0]
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b5f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f042 0201 	orr.w	r2, r2, #1
 800b608:	601a      	str	r2, [r3, #0]
 800b60a:	e005      	b.n	800b618 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	2200      	movs	r2, #0
 800b610:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800b614:	2302      	movs	r3, #2
 800b616:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800b618:	7dfb      	ldrb	r3, [r7, #23]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3718      	adds	r7, #24
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b622:	b480      	push	{r7}
 800b624:	b085      	sub	sp, #20
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b62a:	2300      	movs	r3, #0
 800b62c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b634:	b2db      	uxtb	r3, r3
 800b636:	2b02      	cmp	r3, #2
 800b638:	d005      	beq.n	800b646 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2204      	movs	r2, #4
 800b63e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800b640:	2301      	movs	r3, #1
 800b642:	73fb      	strb	r3, [r7, #15]
 800b644:	e037      	b.n	800b6b6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	681a      	ldr	r2, [r3, #0]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f022 020e 	bic.w	r2, r2, #14
 800b654:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b65a:	681a      	ldr	r2, [r3, #0]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b660:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b664:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f022 0201 	bic.w	r2, r2, #1
 800b674:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b67a:	f003 021f 	and.w	r2, r3, #31
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b682:	2101      	movs	r1, #1
 800b684:	fa01 f202 	lsl.w	r2, r1, r2
 800b688:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b692:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d00c      	beq.n	800b6b6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6a0:	681a      	ldr	r2, [r3, #0]
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b6aa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6b0:	687a      	ldr	r2, [r7, #4]
 800b6b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b6b4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800b6c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3714      	adds	r7, #20
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	2b02      	cmp	r3, #2
 800b6ea:	d00d      	beq.n	800b708 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2204      	movs	r2, #4
 800b6f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2201      	movs	r2, #1
 800b6f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800b702:	2301      	movs	r3, #1
 800b704:	73fb      	strb	r3, [r7, #15]
 800b706:	e047      	b.n	800b798 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	681a      	ldr	r2, [r3, #0]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f022 020e 	bic.w	r2, r2, #14
 800b716:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	681a      	ldr	r2, [r3, #0]
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f022 0201 	bic.w	r2, r2, #1
 800b726:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b72c:	681a      	ldr	r2, [r3, #0]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b732:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b736:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b73c:	f003 021f 	and.w	r2, r3, #31
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b744:	2101      	movs	r1, #1
 800b746:	fa01 f202 	lsl.w	r2, r1, r2
 800b74a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b754:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00c      	beq.n	800b778 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b768:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b76c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b776:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2200      	movs	r2, #0
 800b784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d003      	beq.n	800b798 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	4798      	blx	r3
    }
  }
  return status;
 800b798:	7bfb      	ldrb	r3, [r7, #15]
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b084      	sub	sp, #16
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7be:	f003 031f 	and.w	r3, r3, #31
 800b7c2:	2204      	movs	r2, #4
 800b7c4:	409a      	lsls	r2, r3
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	4013      	ands	r3, r2
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d026      	beq.n	800b81c <HAL_DMA_IRQHandler+0x7a>
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	f003 0304 	and.w	r3, r3, #4
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d021      	beq.n	800b81c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f003 0320 	and.w	r3, r3, #32
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d107      	bne.n	800b7f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	681a      	ldr	r2, [r3, #0]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f022 0204 	bic.w	r2, r2, #4
 800b7f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7fa:	f003 021f 	and.w	r2, r3, #31
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b802:	2104      	movs	r1, #4
 800b804:	fa01 f202 	lsl.w	r2, r1, r2
 800b808:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d071      	beq.n	800b8f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b81a:	e06c      	b.n	800b8f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b820:	f003 031f 	and.w	r3, r3, #31
 800b824:	2202      	movs	r2, #2
 800b826:	409a      	lsls	r2, r3
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	4013      	ands	r3, r2
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d02e      	beq.n	800b88e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	f003 0302 	and.w	r3, r3, #2
 800b836:	2b00      	cmp	r3, #0
 800b838:	d029      	beq.n	800b88e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f003 0320 	and.w	r3, r3, #32
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10b      	bne.n	800b860 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	681a      	ldr	r2, [r3, #0]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f022 020a 	bic.w	r2, r2, #10
 800b856:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2201      	movs	r2, #1
 800b85c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b864:	f003 021f 	and.w	r2, r3, #31
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b86c:	2102      	movs	r1, #2
 800b86e:	fa01 f202 	lsl.w	r2, r1, r2
 800b872:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b880:	2b00      	cmp	r3, #0
 800b882:	d038      	beq.n	800b8f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b88c:	e033      	b.n	800b8f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b892:	f003 031f 	and.w	r3, r3, #31
 800b896:	2208      	movs	r2, #8
 800b898:	409a      	lsls	r2, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	4013      	ands	r3, r2
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d02a      	beq.n	800b8f8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	f003 0308 	and.w	r3, r3, #8
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d025      	beq.n	800b8f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	681a      	ldr	r2, [r3, #0]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f022 020e 	bic.w	r2, r2, #14
 800b8ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8c0:	f003 021f 	and.w	r2, r3, #31
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8c8:	2101      	movs	r1, #1
 800b8ca:	fa01 f202 	lsl.w	r2, r1, r2
 800b8ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d004      	beq.n	800b8f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8f2:	6878      	ldr	r0, [r7, #4]
 800b8f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b8f6:	bf00      	nop
 800b8f8:	bf00      	nop
}
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b900:	b480      	push	{r7}
 800b902:	b085      	sub	sp, #20
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	607a      	str	r2, [r7, #4]
 800b90c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b912:	68fa      	ldr	r2, [r7, #12]
 800b914:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b916:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d004      	beq.n	800b92a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b924:	68fa      	ldr	r2, [r7, #12]
 800b926:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b928:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b92e:	f003 021f 	and.w	r2, r3, #31
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b936:	2101      	movs	r1, #1
 800b938:	fa01 f202 	lsl.w	r2, r1, r2
 800b93c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	683a      	ldr	r2, [r7, #0]
 800b944:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	2b10      	cmp	r3, #16
 800b94c:	d108      	bne.n	800b960 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	68ba      	ldr	r2, [r7, #8]
 800b95c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b95e:	e007      	b.n	800b970 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	68ba      	ldr	r2, [r7, #8]
 800b966:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	60da      	str	r2, [r3, #12]
}
 800b970:	bf00      	nop
 800b972:	3714      	adds	r7, #20
 800b974:	46bd      	mov	sp, r7
 800b976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97a:	4770      	bx	lr

0800b97c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b087      	sub	sp, #28
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	461a      	mov	r2, r3
 800b98a:	4b16      	ldr	r3, [pc, #88]	@ (800b9e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d802      	bhi.n	800b996 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b990:	4b15      	ldr	r3, [pc, #84]	@ (800b9e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b992:	617b      	str	r3, [r7, #20]
 800b994:	e001      	b.n	800b99a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800b996:	4b15      	ldr	r3, [pc, #84]	@ (800b9ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b998:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	3b08      	subs	r3, #8
 800b9a6:	4a12      	ldr	r2, [pc, #72]	@ (800b9f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b9ac:	091b      	lsrs	r3, r3, #4
 800b9ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9b4:	089b      	lsrs	r3, r3, #2
 800b9b6:	009a      	lsls	r2, r3, #2
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	4413      	add	r3, r2
 800b9bc:	461a      	mov	r2, r3
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	4a0b      	ldr	r2, [pc, #44]	@ (800b9f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b9c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	f003 031f 	and.w	r3, r3, #31
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	409a      	lsls	r2, r3
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b9d6:	bf00      	nop
 800b9d8:	371c      	adds	r7, #28
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e0:	4770      	bx	lr
 800b9e2:	bf00      	nop
 800b9e4:	40020407 	.word	0x40020407
 800b9e8:	40020800 	.word	0x40020800
 800b9ec:	40020820 	.word	0x40020820
 800b9f0:	cccccccd 	.word	0xcccccccd
 800b9f4:	40020880 	.word	0x40020880

0800b9f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b085      	sub	sp, #20
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	b2db      	uxtb	r3, r3
 800ba06:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ba08:	68fa      	ldr	r2, [r7, #12]
 800ba0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ba38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800ba0c:	4413      	add	r3, r2
 800ba0e:	009b      	lsls	r3, r3, #2
 800ba10:	461a      	mov	r2, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	4a08      	ldr	r2, [pc, #32]	@ (800ba3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800ba1a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	f003 031f 	and.w	r3, r3, #31
 800ba24:	2201      	movs	r2, #1
 800ba26:	409a      	lsls	r2, r3
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800ba2c:	bf00      	nop
 800ba2e:	3714      	adds	r7, #20
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr
 800ba38:	1000823f 	.word	0x1000823f
 800ba3c:	40020940 	.word	0x40020940

0800ba40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ba40:	b480      	push	{r7}
 800ba42:	b087      	sub	sp, #28
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800ba4e:	e15a      	b.n	800bd06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	681a      	ldr	r2, [r3, #0]
 800ba54:	2101      	movs	r1, #1
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	fa01 f303 	lsl.w	r3, r1, r3
 800ba5c:	4013      	ands	r3, r2
 800ba5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f000 814c 	beq.w	800bd00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	f003 0303 	and.w	r3, r3, #3
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d005      	beq.n	800ba80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	685b      	ldr	r3, [r3, #4]
 800ba78:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800ba7c:	2b02      	cmp	r3, #2
 800ba7e:	d130      	bne.n	800bae2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	689b      	ldr	r3, [r3, #8]
 800ba84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	005b      	lsls	r3, r3, #1
 800ba8a:	2203      	movs	r2, #3
 800ba8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ba90:	43db      	mvns	r3, r3
 800ba92:	693a      	ldr	r2, [r7, #16]
 800ba94:	4013      	ands	r3, r2
 800ba96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	68da      	ldr	r2, [r3, #12]
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	005b      	lsls	r3, r3, #1
 800baa0:	fa02 f303 	lsl.w	r3, r2, r3
 800baa4:	693a      	ldr	r2, [r7, #16]
 800baa6:	4313      	orrs	r3, r2
 800baa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	693a      	ldr	r2, [r7, #16]
 800baae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bab6:	2201      	movs	r2, #1
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	fa02 f303 	lsl.w	r3, r2, r3
 800babe:	43db      	mvns	r3, r3
 800bac0:	693a      	ldr	r2, [r7, #16]
 800bac2:	4013      	ands	r3, r2
 800bac4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	685b      	ldr	r3, [r3, #4]
 800baca:	091b      	lsrs	r3, r3, #4
 800bacc:	f003 0201 	and.w	r2, r3, #1
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	fa02 f303 	lsl.w	r3, r2, r3
 800bad6:	693a      	ldr	r2, [r7, #16]
 800bad8:	4313      	orrs	r3, r2
 800bada:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	693a      	ldr	r2, [r7, #16]
 800bae0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	685b      	ldr	r3, [r3, #4]
 800bae6:	f003 0303 	and.w	r3, r3, #3
 800baea:	2b03      	cmp	r3, #3
 800baec:	d017      	beq.n	800bb1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	68db      	ldr	r3, [r3, #12]
 800baf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	005b      	lsls	r3, r3, #1
 800baf8:	2203      	movs	r2, #3
 800bafa:	fa02 f303 	lsl.w	r3, r2, r3
 800bafe:	43db      	mvns	r3, r3
 800bb00:	693a      	ldr	r2, [r7, #16]
 800bb02:	4013      	ands	r3, r2
 800bb04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	689a      	ldr	r2, [r3, #8]
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	005b      	lsls	r3, r3, #1
 800bb0e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb12:	693a      	ldr	r2, [r7, #16]
 800bb14:	4313      	orrs	r3, r2
 800bb16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	693a      	ldr	r2, [r7, #16]
 800bb1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	f003 0303 	and.w	r3, r3, #3
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	d123      	bne.n	800bb72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	08da      	lsrs	r2, r3, #3
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	3208      	adds	r2, #8
 800bb32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	f003 0307 	and.w	r3, r3, #7
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	220f      	movs	r2, #15
 800bb42:	fa02 f303 	lsl.w	r3, r2, r3
 800bb46:	43db      	mvns	r3, r3
 800bb48:	693a      	ldr	r2, [r7, #16]
 800bb4a:	4013      	ands	r3, r2
 800bb4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	691a      	ldr	r2, [r3, #16]
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	f003 0307 	and.w	r3, r3, #7
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	fa02 f303 	lsl.w	r3, r2, r3
 800bb5e:	693a      	ldr	r2, [r7, #16]
 800bb60:	4313      	orrs	r3, r2
 800bb62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	08da      	lsrs	r2, r3, #3
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	3208      	adds	r2, #8
 800bb6c:	6939      	ldr	r1, [r7, #16]
 800bb6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800bb78:	697b      	ldr	r3, [r7, #20]
 800bb7a:	005b      	lsls	r3, r3, #1
 800bb7c:	2203      	movs	r2, #3
 800bb7e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb82:	43db      	mvns	r3, r3
 800bb84:	693a      	ldr	r2, [r7, #16]
 800bb86:	4013      	ands	r3, r2
 800bb88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	f003 0203 	and.w	r2, r3, #3
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	005b      	lsls	r3, r3, #1
 800bb96:	fa02 f303 	lsl.w	r3, r2, r3
 800bb9a:	693a      	ldr	r2, [r7, #16]
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	693a      	ldr	r2, [r7, #16]
 800bba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	f000 80a6 	beq.w	800bd00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bbb4:	4b5b      	ldr	r3, [pc, #364]	@ (800bd24 <HAL_GPIO_Init+0x2e4>)
 800bbb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbb8:	4a5a      	ldr	r2, [pc, #360]	@ (800bd24 <HAL_GPIO_Init+0x2e4>)
 800bbba:	f043 0301 	orr.w	r3, r3, #1
 800bbbe:	6613      	str	r3, [r2, #96]	@ 0x60
 800bbc0:	4b58      	ldr	r3, [pc, #352]	@ (800bd24 <HAL_GPIO_Init+0x2e4>)
 800bbc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbc4:	f003 0301 	and.w	r3, r3, #1
 800bbc8:	60bb      	str	r3, [r7, #8]
 800bbca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bbcc:	4a56      	ldr	r2, [pc, #344]	@ (800bd28 <HAL_GPIO_Init+0x2e8>)
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	089b      	lsrs	r3, r3, #2
 800bbd2:	3302      	adds	r3, #2
 800bbd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	f003 0303 	and.w	r3, r3, #3
 800bbe0:	009b      	lsls	r3, r3, #2
 800bbe2:	220f      	movs	r2, #15
 800bbe4:	fa02 f303 	lsl.w	r3, r2, r3
 800bbe8:	43db      	mvns	r3, r3
 800bbea:	693a      	ldr	r2, [r7, #16]
 800bbec:	4013      	ands	r3, r2
 800bbee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800bbf6:	d01f      	beq.n	800bc38 <HAL_GPIO_Init+0x1f8>
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	4a4c      	ldr	r2, [pc, #304]	@ (800bd2c <HAL_GPIO_Init+0x2ec>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d019      	beq.n	800bc34 <HAL_GPIO_Init+0x1f4>
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	4a4b      	ldr	r2, [pc, #300]	@ (800bd30 <HAL_GPIO_Init+0x2f0>)
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d013      	beq.n	800bc30 <HAL_GPIO_Init+0x1f0>
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	4a4a      	ldr	r2, [pc, #296]	@ (800bd34 <HAL_GPIO_Init+0x2f4>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d00d      	beq.n	800bc2c <HAL_GPIO_Init+0x1ec>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	4a49      	ldr	r2, [pc, #292]	@ (800bd38 <HAL_GPIO_Init+0x2f8>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d007      	beq.n	800bc28 <HAL_GPIO_Init+0x1e8>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	4a48      	ldr	r2, [pc, #288]	@ (800bd3c <HAL_GPIO_Init+0x2fc>)
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d101      	bne.n	800bc24 <HAL_GPIO_Init+0x1e4>
 800bc20:	2305      	movs	r3, #5
 800bc22:	e00a      	b.n	800bc3a <HAL_GPIO_Init+0x1fa>
 800bc24:	2306      	movs	r3, #6
 800bc26:	e008      	b.n	800bc3a <HAL_GPIO_Init+0x1fa>
 800bc28:	2304      	movs	r3, #4
 800bc2a:	e006      	b.n	800bc3a <HAL_GPIO_Init+0x1fa>
 800bc2c:	2303      	movs	r3, #3
 800bc2e:	e004      	b.n	800bc3a <HAL_GPIO_Init+0x1fa>
 800bc30:	2302      	movs	r3, #2
 800bc32:	e002      	b.n	800bc3a <HAL_GPIO_Init+0x1fa>
 800bc34:	2301      	movs	r3, #1
 800bc36:	e000      	b.n	800bc3a <HAL_GPIO_Init+0x1fa>
 800bc38:	2300      	movs	r3, #0
 800bc3a:	697a      	ldr	r2, [r7, #20]
 800bc3c:	f002 0203 	and.w	r2, r2, #3
 800bc40:	0092      	lsls	r2, r2, #2
 800bc42:	4093      	lsls	r3, r2
 800bc44:	693a      	ldr	r2, [r7, #16]
 800bc46:	4313      	orrs	r3, r2
 800bc48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bc4a:	4937      	ldr	r1, [pc, #220]	@ (800bd28 <HAL_GPIO_Init+0x2e8>)
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	089b      	lsrs	r3, r3, #2
 800bc50:	3302      	adds	r3, #2
 800bc52:	693a      	ldr	r2, [r7, #16]
 800bc54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bc58:	4b39      	ldr	r3, [pc, #228]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bc5a:	689b      	ldr	r3, [r3, #8]
 800bc5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	43db      	mvns	r3, r3
 800bc62:	693a      	ldr	r2, [r7, #16]
 800bc64:	4013      	ands	r3, r2
 800bc66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d003      	beq.n	800bc7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800bc74:	693a      	ldr	r2, [r7, #16]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800bc7c:	4a30      	ldr	r2, [pc, #192]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800bc82:	4b2f      	ldr	r3, [pc, #188]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	43db      	mvns	r3, r3
 800bc8c:	693a      	ldr	r2, [r7, #16]
 800bc8e:	4013      	ands	r3, r2
 800bc90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	685b      	ldr	r3, [r3, #4]
 800bc96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d003      	beq.n	800bca6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800bc9e:	693a      	ldr	r2, [r7, #16]
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	4313      	orrs	r3, r2
 800bca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800bca6:	4a26      	ldr	r2, [pc, #152]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800bcac:	4b24      	ldr	r3, [pc, #144]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	43db      	mvns	r3, r3
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	4013      	ands	r3, r2
 800bcba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	685b      	ldr	r3, [r3, #4]
 800bcc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d003      	beq.n	800bcd0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800bcc8:	693a      	ldr	r2, [r7, #16]
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	4313      	orrs	r3, r2
 800bcce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800bcd0:	4a1b      	ldr	r2, [pc, #108]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800bcd6:	4b1a      	ldr	r3, [pc, #104]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	43db      	mvns	r3, r3
 800bce0:	693a      	ldr	r2, [r7, #16]
 800bce2:	4013      	ands	r3, r2
 800bce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	685b      	ldr	r3, [r3, #4]
 800bcea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d003      	beq.n	800bcfa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800bcf2:	693a      	ldr	r2, [r7, #16]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	4313      	orrs	r3, r2
 800bcf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800bcfa:	4a11      	ldr	r2, [pc, #68]	@ (800bd40 <HAL_GPIO_Init+0x300>)
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	3301      	adds	r3, #1
 800bd04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	681a      	ldr	r2, [r3, #0]
 800bd0a:	697b      	ldr	r3, [r7, #20]
 800bd0c:	fa22 f303 	lsr.w	r3, r2, r3
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	f47f ae9d 	bne.w	800ba50 <HAL_GPIO_Init+0x10>
  }
}
 800bd16:	bf00      	nop
 800bd18:	bf00      	nop
 800bd1a:	371c      	adds	r7, #28
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr
 800bd24:	40021000 	.word	0x40021000
 800bd28:	40010000 	.word	0x40010000
 800bd2c:	48000400 	.word	0x48000400
 800bd30:	48000800 	.word	0x48000800
 800bd34:	48000c00 	.word	0x48000c00
 800bd38:	48001000 	.word	0x48001000
 800bd3c:	48001400 	.word	0x48001400
 800bd40:	40010400 	.word	0x40010400

0800bd44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b085      	sub	sp, #20
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	691a      	ldr	r2, [r3, #16]
 800bd54:	887b      	ldrh	r3, [r7, #2]
 800bd56:	4013      	ands	r3, r2
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d002      	beq.n	800bd62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	73fb      	strb	r3, [r7, #15]
 800bd60:	e001      	b.n	800bd66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bd62:	2300      	movs	r3, #0
 800bd64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3714      	adds	r7, #20
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	460b      	mov	r3, r1
 800bd7e:	807b      	strh	r3, [r7, #2]
 800bd80:	4613      	mov	r3, r2
 800bd82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bd84:	787b      	ldrb	r3, [r7, #1]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d003      	beq.n	800bd92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bd8a:	887a      	ldrh	r2, [r7, #2]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bd90:	e002      	b.n	800bd98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bd92:	887a      	ldrh	r2, [r7, #2]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bd98:	bf00      	nop
 800bd9a:	370c      	adds	r7, #12
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda2:	4770      	bx	lr

0800bda4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b082      	sub	sp, #8
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d101      	bne.n	800bdb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	e08d      	b.n	800bed2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d106      	bne.n	800bdd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f7f9 fd04 	bl	80057d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2224      	movs	r2, #36	@ 0x24
 800bdd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	681a      	ldr	r2, [r3, #0]
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f022 0201 	bic.w	r2, r2, #1
 800bde6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	685a      	ldr	r2, [r3, #4]
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800bdf4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	689a      	ldr	r2, [r3, #8]
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be04:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	68db      	ldr	r3, [r3, #12]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d107      	bne.n	800be1e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	689a      	ldr	r2, [r3, #8]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800be1a:	609a      	str	r2, [r3, #8]
 800be1c:	e006      	b.n	800be2c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	689a      	ldr	r2, [r3, #8]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800be2a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	2b02      	cmp	r3, #2
 800be32:	d108      	bne.n	800be46 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	685a      	ldr	r2, [r3, #4]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be42:	605a      	str	r2, [r3, #4]
 800be44:	e007      	b.n	800be56 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	685a      	ldr	r2, [r3, #4]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800be54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	687a      	ldr	r2, [r7, #4]
 800be5e:	6812      	ldr	r2, [r2, #0]
 800be60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800be64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	68da      	ldr	r2, [r3, #12]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	691a      	ldr	r2, [r3, #16]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	695b      	ldr	r3, [r3, #20]
 800be82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	699b      	ldr	r3, [r3, #24]
 800be8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	430a      	orrs	r2, r1
 800be92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	69d9      	ldr	r1, [r3, #28]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6a1a      	ldr	r2, [r3, #32]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	430a      	orrs	r2, r1
 800bea2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	681a      	ldr	r2, [r3, #0]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f042 0201 	orr.w	r2, r2, #1
 800beb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2200      	movs	r2, #0
 800beb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2220      	movs	r2, #32
 800bebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2200      	movs	r2, #0
 800becc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800bed0:	2300      	movs	r3, #0
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3708      	adds	r7, #8
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}
	...

0800bedc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b088      	sub	sp, #32
 800bee0:	af02      	add	r7, sp, #8
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	607a      	str	r2, [r7, #4]
 800bee6:	461a      	mov	r2, r3
 800bee8:	460b      	mov	r3, r1
 800beea:	817b      	strh	r3, [r7, #10]
 800beec:	4613      	mov	r3, r2
 800beee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	2b20      	cmp	r3, #32
 800befa:	f040 80fd 	bne.w	800c0f8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d101      	bne.n	800bf0c <HAL_I2C_Master_Transmit+0x30>
 800bf08:	2302      	movs	r3, #2
 800bf0a:	e0f6      	b.n	800c0fa <HAL_I2C_Master_Transmit+0x21e>
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bf14:	f7fd fa7e 	bl	8009414 <HAL_GetTick>
 800bf18:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	9300      	str	r3, [sp, #0]
 800bf1e:	2319      	movs	r3, #25
 800bf20:	2201      	movs	r2, #1
 800bf22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bf26:	68f8      	ldr	r0, [r7, #12]
 800bf28:	f000 fb72 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d001      	beq.n	800bf36 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800bf32:	2301      	movs	r3, #1
 800bf34:	e0e1      	b.n	800c0fa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2221      	movs	r2, #33	@ 0x21
 800bf3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	2210      	movs	r2, #16
 800bf42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	893a      	ldrh	r2, [r7, #8]
 800bf56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf62:	b29b      	uxth	r3, r3
 800bf64:	2bff      	cmp	r3, #255	@ 0xff
 800bf66:	d906      	bls.n	800bf76 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	22ff      	movs	r2, #255	@ 0xff
 800bf6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800bf6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bf72:	617b      	str	r3, [r7, #20]
 800bf74:	e007      	b.n	800bf86 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf7a:	b29a      	uxth	r2, r3
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800bf80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bf84:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d024      	beq.n	800bfd8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf92:	781a      	ldrb	r2, [r3, #0]
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf9e:	1c5a      	adds	r2, r3, #1
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bfa8:	b29b      	uxth	r3, r3
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	b29a      	uxth	r2, r3
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfb6:	3b01      	subs	r3, #1
 800bfb8:	b29a      	uxth	r2, r3
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfc2:	b2db      	uxtb	r3, r3
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	b2da      	uxtb	r2, r3
 800bfc8:	8979      	ldrh	r1, [r7, #10]
 800bfca:	4b4e      	ldr	r3, [pc, #312]	@ (800c104 <HAL_I2C_Master_Transmit+0x228>)
 800bfcc:	9300      	str	r3, [sp, #0]
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	68f8      	ldr	r0, [r7, #12]
 800bfd2:	f000 fd6d 	bl	800cab0 <I2C_TransferConfig>
 800bfd6:	e066      	b.n	800c0a6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfdc:	b2da      	uxtb	r2, r3
 800bfde:	8979      	ldrh	r1, [r7, #10]
 800bfe0:	4b48      	ldr	r3, [pc, #288]	@ (800c104 <HAL_I2C_Master_Transmit+0x228>)
 800bfe2:	9300      	str	r3, [sp, #0]
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f000 fd62 	bl	800cab0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800bfec:	e05b      	b.n	800c0a6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bfee:	693a      	ldr	r2, [r7, #16]
 800bff0:	6a39      	ldr	r1, [r7, #32]
 800bff2:	68f8      	ldr	r0, [r7, #12]
 800bff4:	f000 fb65 	bl	800c6c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800bff8:	4603      	mov	r3, r0
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d001      	beq.n	800c002 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800bffe:	2301      	movs	r3, #1
 800c000:	e07b      	b.n	800c0fa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c006:	781a      	ldrb	r2, [r3, #0]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c012:	1c5a      	adds	r2, r3, #1
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	3b01      	subs	r3, #1
 800c020:	b29a      	uxth	r2, r3
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c02a:	3b01      	subs	r3, #1
 800c02c:	b29a      	uxth	r2, r3
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c036:	b29b      	uxth	r3, r3
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d034      	beq.n	800c0a6 <HAL_I2C_Master_Transmit+0x1ca>
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c040:	2b00      	cmp	r3, #0
 800c042:	d130      	bne.n	800c0a6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	9300      	str	r3, [sp, #0]
 800c048:	6a3b      	ldr	r3, [r7, #32]
 800c04a:	2200      	movs	r2, #0
 800c04c:	2180      	movs	r1, #128	@ 0x80
 800c04e:	68f8      	ldr	r0, [r7, #12]
 800c050:	f000 fade 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800c054:	4603      	mov	r3, r0
 800c056:	2b00      	cmp	r3, #0
 800c058:	d001      	beq.n	800c05e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800c05a:	2301      	movs	r3, #1
 800c05c:	e04d      	b.n	800c0fa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c062:	b29b      	uxth	r3, r3
 800c064:	2bff      	cmp	r3, #255	@ 0xff
 800c066:	d90e      	bls.n	800c086 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	22ff      	movs	r2, #255	@ 0xff
 800c06c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c072:	b2da      	uxtb	r2, r3
 800c074:	8979      	ldrh	r1, [r7, #10]
 800c076:	2300      	movs	r3, #0
 800c078:	9300      	str	r3, [sp, #0]
 800c07a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c07e:	68f8      	ldr	r0, [r7, #12]
 800c080:	f000 fd16 	bl	800cab0 <I2C_TransferConfig>
 800c084:	e00f      	b.n	800c0a6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c08a:	b29a      	uxth	r2, r3
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c094:	b2da      	uxtb	r2, r3
 800c096:	8979      	ldrh	r1, [r7, #10]
 800c098:	2300      	movs	r3, #0
 800c09a:	9300      	str	r3, [sp, #0]
 800c09c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c0a0:	68f8      	ldr	r0, [r7, #12]
 800c0a2:	f000 fd05 	bl	800cab0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d19e      	bne.n	800bfee <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c0b0:	693a      	ldr	r2, [r7, #16]
 800c0b2:	6a39      	ldr	r1, [r7, #32]
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f000 fb4b 	bl	800c750 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d001      	beq.n	800c0c4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	e01a      	b.n	800c0fa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	2220      	movs	r2, #32
 800c0ca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	6859      	ldr	r1, [r3, #4]
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	681a      	ldr	r2, [r3, #0]
 800c0d6:	4b0c      	ldr	r3, [pc, #48]	@ (800c108 <HAL_I2C_Master_Transmit+0x22c>)
 800c0d8:	400b      	ands	r3, r1
 800c0da:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2220      	movs	r2, #32
 800c0e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	e000      	b.n	800c0fa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800c0f8:	2302      	movs	r3, #2
  }
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3718      	adds	r7, #24
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	80002000 	.word	0x80002000
 800c108:	fe00e800 	.word	0xfe00e800

0800c10c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b088      	sub	sp, #32
 800c110:	af02      	add	r7, sp, #8
 800c112:	60f8      	str	r0, [r7, #12]
 800c114:	607a      	str	r2, [r7, #4]
 800c116:	461a      	mov	r2, r3
 800c118:	460b      	mov	r3, r1
 800c11a:	817b      	strh	r3, [r7, #10]
 800c11c:	4613      	mov	r3, r2
 800c11e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c126:	b2db      	uxtb	r3, r3
 800c128:	2b20      	cmp	r3, #32
 800c12a:	f040 80db 	bne.w	800c2e4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c134:	2b01      	cmp	r3, #1
 800c136:	d101      	bne.n	800c13c <HAL_I2C_Master_Receive+0x30>
 800c138:	2302      	movs	r3, #2
 800c13a:	e0d4      	b.n	800c2e6 <HAL_I2C_Master_Receive+0x1da>
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	2201      	movs	r2, #1
 800c140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c144:	f7fd f966 	bl	8009414 <HAL_GetTick>
 800c148:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	9300      	str	r3, [sp, #0]
 800c14e:	2319      	movs	r3, #25
 800c150:	2201      	movs	r2, #1
 800c152:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c156:	68f8      	ldr	r0, [r7, #12]
 800c158:	f000 fa5a 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800c15c:	4603      	mov	r3, r0
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d001      	beq.n	800c166 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800c162:	2301      	movs	r3, #1
 800c164:	e0bf      	b.n	800c2e6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2222      	movs	r2, #34	@ 0x22
 800c16a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2210      	movs	r2, #16
 800c172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	2200      	movs	r2, #0
 800c17a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	687a      	ldr	r2, [r7, #4]
 800c180:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	893a      	ldrh	r2, [r7, #8]
 800c186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	2200      	movs	r2, #0
 800c18c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c192:	b29b      	uxth	r3, r3
 800c194:	2bff      	cmp	r3, #255	@ 0xff
 800c196:	d90e      	bls.n	800c1b6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	22ff      	movs	r2, #255	@ 0xff
 800c19c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c1a2:	b2da      	uxtb	r2, r3
 800c1a4:	8979      	ldrh	r1, [r7, #10]
 800c1a6:	4b52      	ldr	r3, [pc, #328]	@ (800c2f0 <HAL_I2C_Master_Receive+0x1e4>)
 800c1a8:	9300      	str	r3, [sp, #0]
 800c1aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c1ae:	68f8      	ldr	r0, [r7, #12]
 800c1b0:	f000 fc7e 	bl	800cab0 <I2C_TransferConfig>
 800c1b4:	e06d      	b.n	800c292 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c1ba:	b29a      	uxth	r2, r3
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c1c4:	b2da      	uxtb	r2, r3
 800c1c6:	8979      	ldrh	r1, [r7, #10]
 800c1c8:	4b49      	ldr	r3, [pc, #292]	@ (800c2f0 <HAL_I2C_Master_Receive+0x1e4>)
 800c1ca:	9300      	str	r3, [sp, #0]
 800c1cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c1d0:	68f8      	ldr	r0, [r7, #12]
 800c1d2:	f000 fc6d 	bl	800cab0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800c1d6:	e05c      	b.n	800c292 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c1d8:	697a      	ldr	r2, [r7, #20]
 800c1da:	6a39      	ldr	r1, [r7, #32]
 800c1dc:	68f8      	ldr	r0, [r7, #12]
 800c1de:	f000 fafb 	bl	800c7d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d001      	beq.n	800c1ec <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	e07c      	b.n	800c2e6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1f6:	b2d2      	uxtb	r2, r2
 800c1f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1fe:	1c5a      	adds	r2, r3, #1
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c208:	3b01      	subs	r3, #1
 800c20a:	b29a      	uxth	r2, r3
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c214:	b29b      	uxth	r3, r3
 800c216:	3b01      	subs	r3, #1
 800c218:	b29a      	uxth	r2, r3
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c222:	b29b      	uxth	r3, r3
 800c224:	2b00      	cmp	r3, #0
 800c226:	d034      	beq.n	800c292 <HAL_I2C_Master_Receive+0x186>
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d130      	bne.n	800c292 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	9300      	str	r3, [sp, #0]
 800c234:	6a3b      	ldr	r3, [r7, #32]
 800c236:	2200      	movs	r2, #0
 800c238:	2180      	movs	r1, #128	@ 0x80
 800c23a:	68f8      	ldr	r0, [r7, #12]
 800c23c:	f000 f9e8 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800c240:	4603      	mov	r3, r0
 800c242:	2b00      	cmp	r3, #0
 800c244:	d001      	beq.n	800c24a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800c246:	2301      	movs	r3, #1
 800c248:	e04d      	b.n	800c2e6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c24e:	b29b      	uxth	r3, r3
 800c250:	2bff      	cmp	r3, #255	@ 0xff
 800c252:	d90e      	bls.n	800c272 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	22ff      	movs	r2, #255	@ 0xff
 800c258:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c25e:	b2da      	uxtb	r2, r3
 800c260:	8979      	ldrh	r1, [r7, #10]
 800c262:	2300      	movs	r3, #0
 800c264:	9300      	str	r3, [sp, #0]
 800c266:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c26a:	68f8      	ldr	r0, [r7, #12]
 800c26c:	f000 fc20 	bl	800cab0 <I2C_TransferConfig>
 800c270:	e00f      	b.n	800c292 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c276:	b29a      	uxth	r2, r3
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c280:	b2da      	uxtb	r2, r3
 800c282:	8979      	ldrh	r1, [r7, #10]
 800c284:	2300      	movs	r3, #0
 800c286:	9300      	str	r3, [sp, #0]
 800c288:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c28c:	68f8      	ldr	r0, [r7, #12]
 800c28e:	f000 fc0f 	bl	800cab0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c296:	b29b      	uxth	r3, r3
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d19d      	bne.n	800c1d8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c29c:	697a      	ldr	r2, [r7, #20]
 800c29e:	6a39      	ldr	r1, [r7, #32]
 800c2a0:	68f8      	ldr	r0, [r7, #12]
 800c2a2:	f000 fa55 	bl	800c750 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d001      	beq.n	800c2b0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	e01a      	b.n	800c2e6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2220      	movs	r2, #32
 800c2b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	6859      	ldr	r1, [r3, #4]
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c2f4 <HAL_I2C_Master_Receive+0x1e8>)
 800c2c4:	400b      	ands	r3, r1
 800c2c6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2220      	movs	r2, #32
 800c2cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	e000      	b.n	800c2e6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800c2e4:	2302      	movs	r3, #2
  }
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3718      	adds	r7, #24
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	80002400 	.word	0x80002400
 800c2f4:	fe00e800 	.word	0xfe00e800

0800c2f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b088      	sub	sp, #32
 800c2fc:	af02      	add	r7, sp, #8
 800c2fe:	60f8      	str	r0, [r7, #12]
 800c300:	4608      	mov	r0, r1
 800c302:	4611      	mov	r1, r2
 800c304:	461a      	mov	r2, r3
 800c306:	4603      	mov	r3, r0
 800c308:	817b      	strh	r3, [r7, #10]
 800c30a:	460b      	mov	r3, r1
 800c30c:	813b      	strh	r3, [r7, #8]
 800c30e:	4613      	mov	r3, r2
 800c310:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c318:	b2db      	uxtb	r3, r3
 800c31a:	2b20      	cmp	r3, #32
 800c31c:	f040 80f9 	bne.w	800c512 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c320:	6a3b      	ldr	r3, [r7, #32]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d002      	beq.n	800c32c <HAL_I2C_Mem_Write+0x34>
 800c326:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d105      	bne.n	800c338 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c332:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c334:	2301      	movs	r3, #1
 800c336:	e0ed      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d101      	bne.n	800c346 <HAL_I2C_Mem_Write+0x4e>
 800c342:	2302      	movs	r3, #2
 800c344:	e0e6      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c34e:	f7fd f861 	bl	8009414 <HAL_GetTick>
 800c352:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	9300      	str	r3, [sp, #0]
 800c358:	2319      	movs	r3, #25
 800c35a:	2201      	movs	r2, #1
 800c35c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f000 f955 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800c366:	4603      	mov	r3, r0
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d001      	beq.n	800c370 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c36c:	2301      	movs	r3, #1
 800c36e:	e0d1      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	2221      	movs	r2, #33	@ 0x21
 800c374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	2240      	movs	r2, #64	@ 0x40
 800c37c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	2200      	movs	r2, #0
 800c384:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	6a3a      	ldr	r2, [r7, #32]
 800c38a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c390:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2200      	movs	r2, #0
 800c396:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c398:	88f8      	ldrh	r0, [r7, #6]
 800c39a:	893a      	ldrh	r2, [r7, #8]
 800c39c:	8979      	ldrh	r1, [r7, #10]
 800c39e:	697b      	ldr	r3, [r7, #20]
 800c3a0:	9301      	str	r3, [sp, #4]
 800c3a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a4:	9300      	str	r3, [sp, #0]
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	68f8      	ldr	r0, [r7, #12]
 800c3aa:	f000 f8b9 	bl	800c520 <I2C_RequestMemoryWrite>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d005      	beq.n	800c3c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c3bc:	2301      	movs	r3, #1
 800c3be:	e0a9      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3c4:	b29b      	uxth	r3, r3
 800c3c6:	2bff      	cmp	r3, #255	@ 0xff
 800c3c8:	d90e      	bls.n	800c3e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	22ff      	movs	r2, #255	@ 0xff
 800c3ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3d4:	b2da      	uxtb	r2, r3
 800c3d6:	8979      	ldrh	r1, [r7, #10]
 800c3d8:	2300      	movs	r3, #0
 800c3da:	9300      	str	r3, [sp, #0]
 800c3dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c3e0:	68f8      	ldr	r0, [r7, #12]
 800c3e2:	f000 fb65 	bl	800cab0 <I2C_TransferConfig>
 800c3e6:	e00f      	b.n	800c408 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3ec:	b29a      	uxth	r2, r3
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3f6:	b2da      	uxtb	r2, r3
 800c3f8:	8979      	ldrh	r1, [r7, #10]
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	9300      	str	r3, [sp, #0]
 800c3fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c402:	68f8      	ldr	r0, [r7, #12]
 800c404:	f000 fb54 	bl	800cab0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c408:	697a      	ldr	r2, [r7, #20]
 800c40a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c40c:	68f8      	ldr	r0, [r7, #12]
 800c40e:	f000 f958 	bl	800c6c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c412:	4603      	mov	r3, r0
 800c414:	2b00      	cmp	r3, #0
 800c416:	d001      	beq.n	800c41c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c418:	2301      	movs	r3, #1
 800c41a:	e07b      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c420:	781a      	ldrb	r2, [r3, #0]
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c42c:	1c5a      	adds	r2, r3, #1
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c436:	b29b      	uxth	r3, r3
 800c438:	3b01      	subs	r3, #1
 800c43a:	b29a      	uxth	r2, r3
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c444:	3b01      	subs	r3, #1
 800c446:	b29a      	uxth	r2, r3
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c450:	b29b      	uxth	r3, r3
 800c452:	2b00      	cmp	r3, #0
 800c454:	d034      	beq.n	800c4c0 <HAL_I2C_Mem_Write+0x1c8>
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d130      	bne.n	800c4c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c464:	2200      	movs	r2, #0
 800c466:	2180      	movs	r1, #128	@ 0x80
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f000 f8d1 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800c46e:	4603      	mov	r3, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	d001      	beq.n	800c478 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	e04d      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c47c:	b29b      	uxth	r3, r3
 800c47e:	2bff      	cmp	r3, #255	@ 0xff
 800c480:	d90e      	bls.n	800c4a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	22ff      	movs	r2, #255	@ 0xff
 800c486:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c48c:	b2da      	uxtb	r2, r3
 800c48e:	8979      	ldrh	r1, [r7, #10]
 800c490:	2300      	movs	r3, #0
 800c492:	9300      	str	r3, [sp, #0]
 800c494:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c498:	68f8      	ldr	r0, [r7, #12]
 800c49a:	f000 fb09 	bl	800cab0 <I2C_TransferConfig>
 800c49e:	e00f      	b.n	800c4c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c4a4:	b29a      	uxth	r2, r3
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c4ae:	b2da      	uxtb	r2, r3
 800c4b0:	8979      	ldrh	r1, [r7, #10]
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	9300      	str	r3, [sp, #0]
 800c4b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c4ba:	68f8      	ldr	r0, [r7, #12]
 800c4bc:	f000 faf8 	bl	800cab0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c4c4:	b29b      	uxth	r3, r3
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d19e      	bne.n	800c408 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c4ca:	697a      	ldr	r2, [r7, #20]
 800c4cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f000 f93e 	bl	800c750 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d001      	beq.n	800c4de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c4da:	2301      	movs	r3, #1
 800c4dc:	e01a      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	2220      	movs	r2, #32
 800c4e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	6859      	ldr	r1, [r3, #4]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	4b0a      	ldr	r3, [pc, #40]	@ (800c51c <HAL_I2C_Mem_Write+0x224>)
 800c4f2:	400b      	ands	r3, r1
 800c4f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	2220      	movs	r2, #32
 800c4fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2200      	movs	r2, #0
 800c502:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2200      	movs	r2, #0
 800c50a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c50e:	2300      	movs	r3, #0
 800c510:	e000      	b.n	800c514 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c512:	2302      	movs	r3, #2
  }
}
 800c514:	4618      	mov	r0, r3
 800c516:	3718      	adds	r7, #24
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	fe00e800 	.word	0xfe00e800

0800c520 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b086      	sub	sp, #24
 800c524:	af02      	add	r7, sp, #8
 800c526:	60f8      	str	r0, [r7, #12]
 800c528:	4608      	mov	r0, r1
 800c52a:	4611      	mov	r1, r2
 800c52c:	461a      	mov	r2, r3
 800c52e:	4603      	mov	r3, r0
 800c530:	817b      	strh	r3, [r7, #10]
 800c532:	460b      	mov	r3, r1
 800c534:	813b      	strh	r3, [r7, #8]
 800c536:	4613      	mov	r3, r2
 800c538:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c53a:	88fb      	ldrh	r3, [r7, #6]
 800c53c:	b2da      	uxtb	r2, r3
 800c53e:	8979      	ldrh	r1, [r7, #10]
 800c540:	4b20      	ldr	r3, [pc, #128]	@ (800c5c4 <I2C_RequestMemoryWrite+0xa4>)
 800c542:	9300      	str	r3, [sp, #0]
 800c544:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c548:	68f8      	ldr	r0, [r7, #12]
 800c54a:	f000 fab1 	bl	800cab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c54e:	69fa      	ldr	r2, [r7, #28]
 800c550:	69b9      	ldr	r1, [r7, #24]
 800c552:	68f8      	ldr	r0, [r7, #12]
 800c554:	f000 f8b5 	bl	800c6c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c558:	4603      	mov	r3, r0
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d001      	beq.n	800c562 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c55e:	2301      	movs	r3, #1
 800c560:	e02c      	b.n	800c5bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c562:	88fb      	ldrh	r3, [r7, #6]
 800c564:	2b01      	cmp	r3, #1
 800c566:	d105      	bne.n	800c574 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c568:	893b      	ldrh	r3, [r7, #8]
 800c56a:	b2da      	uxtb	r2, r3
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	629a      	str	r2, [r3, #40]	@ 0x28
 800c572:	e015      	b.n	800c5a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c574:	893b      	ldrh	r3, [r7, #8]
 800c576:	0a1b      	lsrs	r3, r3, #8
 800c578:	b29b      	uxth	r3, r3
 800c57a:	b2da      	uxtb	r2, r3
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c582:	69fa      	ldr	r2, [r7, #28]
 800c584:	69b9      	ldr	r1, [r7, #24]
 800c586:	68f8      	ldr	r0, [r7, #12]
 800c588:	f000 f89b 	bl	800c6c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c58c:	4603      	mov	r3, r0
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d001      	beq.n	800c596 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c592:	2301      	movs	r3, #1
 800c594:	e012      	b.n	800c5bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c596:	893b      	ldrh	r3, [r7, #8]
 800c598:	b2da      	uxtb	r2, r3
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c5a0:	69fb      	ldr	r3, [r7, #28]
 800c5a2:	9300      	str	r3, [sp, #0]
 800c5a4:	69bb      	ldr	r3, [r7, #24]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	2180      	movs	r1, #128	@ 0x80
 800c5aa:	68f8      	ldr	r0, [r7, #12]
 800c5ac:	f000 f830 	bl	800c610 <I2C_WaitOnFlagUntilTimeout>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d001      	beq.n	800c5ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	e000      	b.n	800c5bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c5ba:	2300      	movs	r3, #0
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	3710      	adds	r7, #16
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd80      	pop	{r7, pc}
 800c5c4:	80002000 	.word	0x80002000

0800c5c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	699b      	ldr	r3, [r3, #24]
 800c5d6:	f003 0302 	and.w	r3, r3, #2
 800c5da:	2b02      	cmp	r3, #2
 800c5dc:	d103      	bne.n	800c5e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	699b      	ldr	r3, [r3, #24]
 800c5ec:	f003 0301 	and.w	r3, r3, #1
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d007      	beq.n	800c604 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	699a      	ldr	r2, [r3, #24]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f042 0201 	orr.w	r2, r2, #1
 800c602:	619a      	str	r2, [r3, #24]
  }
}
 800c604:	bf00      	nop
 800c606:	370c      	adds	r7, #12
 800c608:	46bd      	mov	sp, r7
 800c60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60e:	4770      	bx	lr

0800c610 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b084      	sub	sp, #16
 800c614:	af00      	add	r7, sp, #0
 800c616:	60f8      	str	r0, [r7, #12]
 800c618:	60b9      	str	r1, [r7, #8]
 800c61a:	603b      	str	r3, [r7, #0]
 800c61c:	4613      	mov	r3, r2
 800c61e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c620:	e03b      	b.n	800c69a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c622:	69ba      	ldr	r2, [r7, #24]
 800c624:	6839      	ldr	r1, [r7, #0]
 800c626:	68f8      	ldr	r0, [r7, #12]
 800c628:	f000 f962 	bl	800c8f0 <I2C_IsErrorOccurred>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d001      	beq.n	800c636 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c632:	2301      	movs	r3, #1
 800c634:	e041      	b.n	800c6ba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c63c:	d02d      	beq.n	800c69a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c63e:	f7fc fee9 	bl	8009414 <HAL_GetTick>
 800c642:	4602      	mov	r2, r0
 800c644:	69bb      	ldr	r3, [r7, #24]
 800c646:	1ad3      	subs	r3, r2, r3
 800c648:	683a      	ldr	r2, [r7, #0]
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d302      	bcc.n	800c654 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d122      	bne.n	800c69a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	699a      	ldr	r2, [r3, #24]
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	4013      	ands	r3, r2
 800c65e:	68ba      	ldr	r2, [r7, #8]
 800c660:	429a      	cmp	r2, r3
 800c662:	bf0c      	ite	eq
 800c664:	2301      	moveq	r3, #1
 800c666:	2300      	movne	r3, #0
 800c668:	b2db      	uxtb	r3, r3
 800c66a:	461a      	mov	r2, r3
 800c66c:	79fb      	ldrb	r3, [r7, #7]
 800c66e:	429a      	cmp	r2, r3
 800c670:	d113      	bne.n	800c69a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c676:	f043 0220 	orr.w	r2, r3, #32
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2220      	movs	r2, #32
 800c682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2200      	movs	r2, #0
 800c68a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2200      	movs	r2, #0
 800c692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c696:	2301      	movs	r3, #1
 800c698:	e00f      	b.n	800c6ba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	699a      	ldr	r2, [r3, #24]
 800c6a0:	68bb      	ldr	r3, [r7, #8]
 800c6a2:	4013      	ands	r3, r2
 800c6a4:	68ba      	ldr	r2, [r7, #8]
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	bf0c      	ite	eq
 800c6aa:	2301      	moveq	r3, #1
 800c6ac:	2300      	movne	r3, #0
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	79fb      	ldrb	r3, [r7, #7]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d0b4      	beq.n	800c622 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c6b8:	2300      	movs	r3, #0
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b084      	sub	sp, #16
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	60f8      	str	r0, [r7, #12]
 800c6ca:	60b9      	str	r1, [r7, #8]
 800c6cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c6ce:	e033      	b.n	800c738 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	68b9      	ldr	r1, [r7, #8]
 800c6d4:	68f8      	ldr	r0, [r7, #12]
 800c6d6:	f000 f90b 	bl	800c8f0 <I2C_IsErrorOccurred>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d001      	beq.n	800c6e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	e031      	b.n	800c748 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ea:	d025      	beq.n	800c738 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c6ec:	f7fc fe92 	bl	8009414 <HAL_GetTick>
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	1ad3      	subs	r3, r2, r3
 800c6f6:	68ba      	ldr	r2, [r7, #8]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d302      	bcc.n	800c702 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c6fc:	68bb      	ldr	r3, [r7, #8]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d11a      	bne.n	800c738 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	699b      	ldr	r3, [r3, #24]
 800c708:	f003 0302 	and.w	r3, r3, #2
 800c70c:	2b02      	cmp	r3, #2
 800c70e:	d013      	beq.n	800c738 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c714:	f043 0220 	orr.w	r2, r3, #32
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2220      	movs	r2, #32
 800c720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2200      	movs	r2, #0
 800c728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2200      	movs	r2, #0
 800c730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c734:	2301      	movs	r3, #1
 800c736:	e007      	b.n	800c748 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	699b      	ldr	r3, [r3, #24]
 800c73e:	f003 0302 	and.w	r3, r3, #2
 800c742:	2b02      	cmp	r3, #2
 800c744:	d1c4      	bne.n	800c6d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3710      	adds	r7, #16
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b084      	sub	sp, #16
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	60b9      	str	r1, [r7, #8]
 800c75a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c75c:	e02f      	b.n	800c7be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	68b9      	ldr	r1, [r7, #8]
 800c762:	68f8      	ldr	r0, [r7, #12]
 800c764:	f000 f8c4 	bl	800c8f0 <I2C_IsErrorOccurred>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d001      	beq.n	800c772 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c76e:	2301      	movs	r3, #1
 800c770:	e02d      	b.n	800c7ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c772:	f7fc fe4f 	bl	8009414 <HAL_GetTick>
 800c776:	4602      	mov	r2, r0
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	1ad3      	subs	r3, r2, r3
 800c77c:	68ba      	ldr	r2, [r7, #8]
 800c77e:	429a      	cmp	r2, r3
 800c780:	d302      	bcc.n	800c788 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d11a      	bne.n	800c7be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	699b      	ldr	r3, [r3, #24]
 800c78e:	f003 0320 	and.w	r3, r3, #32
 800c792:	2b20      	cmp	r3, #32
 800c794:	d013      	beq.n	800c7be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c79a:	f043 0220 	orr.w	r2, r3, #32
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	2220      	movs	r2, #32
 800c7a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	e007      	b.n	800c7ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	699b      	ldr	r3, [r3, #24]
 800c7c4:	f003 0320 	and.w	r3, r3, #32
 800c7c8:	2b20      	cmp	r3, #32
 800c7ca:	d1c8      	bne.n	800c75e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c7cc:	2300      	movs	r3, #0
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	3710      	adds	r7, #16
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd80      	pop	{r7, pc}
	...

0800c7d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b086      	sub	sp, #24
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	60f8      	str	r0, [r7, #12]
 800c7e0:	60b9      	str	r1, [r7, #8]
 800c7e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c7e8:	e071      	b.n	800c8ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	68b9      	ldr	r1, [r7, #8]
 800c7ee:	68f8      	ldr	r0, [r7, #12]
 800c7f0:	f000 f87e 	bl	800c8f0 <I2C_IsErrorOccurred>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d001      	beq.n	800c7fe <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	699b      	ldr	r3, [r3, #24]
 800c804:	f003 0320 	and.w	r3, r3, #32
 800c808:	2b20      	cmp	r3, #32
 800c80a:	d13b      	bne.n	800c884 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800c80c:	7dfb      	ldrb	r3, [r7, #23]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d138      	bne.n	800c884 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	699b      	ldr	r3, [r3, #24]
 800c818:	f003 0304 	and.w	r3, r3, #4
 800c81c:	2b04      	cmp	r3, #4
 800c81e:	d105      	bne.n	800c82c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c824:	2b00      	cmp	r3, #0
 800c826:	d001      	beq.n	800c82c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800c828:	2300      	movs	r3, #0
 800c82a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	699b      	ldr	r3, [r3, #24]
 800c832:	f003 0310 	and.w	r3, r3, #16
 800c836:	2b10      	cmp	r3, #16
 800c838:	d121      	bne.n	800c87e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2210      	movs	r2, #16
 800c840:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	2204      	movs	r2, #4
 800c846:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2220      	movs	r2, #32
 800c84e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	6859      	ldr	r1, [r3, #4]
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	4b24      	ldr	r3, [pc, #144]	@ (800c8ec <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800c85c:	400b      	ands	r3, r1
 800c85e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2220      	movs	r2, #32
 800c864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	2200      	movs	r2, #0
 800c86c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	2200      	movs	r2, #0
 800c874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c878:	2301      	movs	r3, #1
 800c87a:	75fb      	strb	r3, [r7, #23]
 800c87c:	e002      	b.n	800c884 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2200      	movs	r2, #0
 800c882:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800c884:	f7fc fdc6 	bl	8009414 <HAL_GetTick>
 800c888:	4602      	mov	r2, r0
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	1ad3      	subs	r3, r2, r3
 800c88e:	68ba      	ldr	r2, [r7, #8]
 800c890:	429a      	cmp	r2, r3
 800c892:	d302      	bcc.n	800c89a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d119      	bne.n	800c8ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800c89a:	7dfb      	ldrb	r3, [r7, #23]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d116      	bne.n	800c8ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	699b      	ldr	r3, [r3, #24]
 800c8a6:	f003 0304 	and.w	r3, r3, #4
 800c8aa:	2b04      	cmp	r3, #4
 800c8ac:	d00f      	beq.n	800c8ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8b2:	f043 0220 	orr.w	r2, r3, #32
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2220      	movs	r2, #32
 800c8be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	699b      	ldr	r3, [r3, #24]
 800c8d4:	f003 0304 	and.w	r3, r3, #4
 800c8d8:	2b04      	cmp	r3, #4
 800c8da:	d002      	beq.n	800c8e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800c8dc:	7dfb      	ldrb	r3, [r7, #23]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d083      	beq.n	800c7ea <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800c8e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	3718      	adds	r7, #24
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	bd80      	pop	{r7, pc}
 800c8ec:	fe00e800 	.word	0xfe00e800

0800c8f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b08a      	sub	sp, #40	@ 0x28
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	60f8      	str	r0, [r7, #12]
 800c8f8:	60b9      	str	r1, [r7, #8]
 800c8fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	699b      	ldr	r3, [r3, #24]
 800c908:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c90a:	2300      	movs	r3, #0
 800c90c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c912:	69bb      	ldr	r3, [r7, #24]
 800c914:	f003 0310 	and.w	r3, r3, #16
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d068      	beq.n	800c9ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	2210      	movs	r2, #16
 800c922:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c924:	e049      	b.n	800c9ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c92c:	d045      	beq.n	800c9ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c92e:	f7fc fd71 	bl	8009414 <HAL_GetTick>
 800c932:	4602      	mov	r2, r0
 800c934:	69fb      	ldr	r3, [r7, #28]
 800c936:	1ad3      	subs	r3, r2, r3
 800c938:	68ba      	ldr	r2, [r7, #8]
 800c93a:	429a      	cmp	r2, r3
 800c93c:	d302      	bcc.n	800c944 <I2C_IsErrorOccurred+0x54>
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d13a      	bne.n	800c9ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c94e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c956:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	699b      	ldr	r3, [r3, #24]
 800c95e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c962:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c966:	d121      	bne.n	800c9ac <I2C_IsErrorOccurred+0xbc>
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c96e:	d01d      	beq.n	800c9ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c970:	7cfb      	ldrb	r3, [r7, #19]
 800c972:	2b20      	cmp	r3, #32
 800c974:	d01a      	beq.n	800c9ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	685a      	ldr	r2, [r3, #4]
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c984:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c986:	f7fc fd45 	bl	8009414 <HAL_GetTick>
 800c98a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c98c:	e00e      	b.n	800c9ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c98e:	f7fc fd41 	bl	8009414 <HAL_GetTick>
 800c992:	4602      	mov	r2, r0
 800c994:	69fb      	ldr	r3, [r7, #28]
 800c996:	1ad3      	subs	r3, r2, r3
 800c998:	2b19      	cmp	r3, #25
 800c99a:	d907      	bls.n	800c9ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c99c:	6a3b      	ldr	r3, [r7, #32]
 800c99e:	f043 0320 	orr.w	r3, r3, #32
 800c9a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c9aa:	e006      	b.n	800c9ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	699b      	ldr	r3, [r3, #24]
 800c9b2:	f003 0320 	and.w	r3, r3, #32
 800c9b6:	2b20      	cmp	r3, #32
 800c9b8:	d1e9      	bne.n	800c98e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	699b      	ldr	r3, [r3, #24]
 800c9c0:	f003 0320 	and.w	r3, r3, #32
 800c9c4:	2b20      	cmp	r3, #32
 800c9c6:	d003      	beq.n	800c9d0 <I2C_IsErrorOccurred+0xe0>
 800c9c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d0aa      	beq.n	800c926 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c9d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d103      	bne.n	800c9e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	2220      	movs	r2, #32
 800c9de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c9e0:	6a3b      	ldr	r3, [r7, #32]
 800c9e2:	f043 0304 	orr.w	r3, r3, #4
 800c9e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	699b      	ldr	r3, [r3, #24]
 800c9f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c9f6:	69bb      	ldr	r3, [r7, #24]
 800c9f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d00b      	beq.n	800ca18 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800ca00:	6a3b      	ldr	r3, [r7, #32]
 800ca02:	f043 0301 	orr.w	r3, r3, #1
 800ca06:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ca10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ca12:	2301      	movs	r3, #1
 800ca14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800ca18:	69bb      	ldr	r3, [r7, #24]
 800ca1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d00b      	beq.n	800ca3a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ca22:	6a3b      	ldr	r3, [r7, #32]
 800ca24:	f043 0308 	orr.w	r3, r3, #8
 800ca28:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ca32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ca34:	2301      	movs	r3, #1
 800ca36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800ca3a:	69bb      	ldr	r3, [r7, #24]
 800ca3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d00b      	beq.n	800ca5c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800ca44:	6a3b      	ldr	r3, [r7, #32]
 800ca46:	f043 0302 	orr.w	r3, r3, #2
 800ca4a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ca54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ca56:	2301      	movs	r3, #1
 800ca58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800ca5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d01c      	beq.n	800ca9e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ca64:	68f8      	ldr	r0, [r7, #12]
 800ca66:	f7ff fdaf 	bl	800c5c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	6859      	ldr	r1, [r3, #4]
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	681a      	ldr	r2, [r3, #0]
 800ca74:	4b0d      	ldr	r3, [pc, #52]	@ (800caac <I2C_IsErrorOccurred+0x1bc>)
 800ca76:	400b      	ands	r3, r1
 800ca78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca7e:	6a3b      	ldr	r3, [r7, #32]
 800ca80:	431a      	orrs	r2, r3
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	2220      	movs	r2, #32
 800ca8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2200      	movs	r2, #0
 800ca92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ca9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3728      	adds	r7, #40	@ 0x28
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
 800caaa:	bf00      	nop
 800caac:	fe00e800 	.word	0xfe00e800

0800cab0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	607b      	str	r3, [r7, #4]
 800caba:	460b      	mov	r3, r1
 800cabc:	817b      	strh	r3, [r7, #10]
 800cabe:	4613      	mov	r3, r2
 800cac0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cac2:	897b      	ldrh	r3, [r7, #10]
 800cac4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cac8:	7a7b      	ldrb	r3, [r7, #9]
 800caca:	041b      	lsls	r3, r3, #16
 800cacc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cad0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cad6:	6a3b      	ldr	r3, [r7, #32]
 800cad8:	4313      	orrs	r3, r2
 800cada:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cade:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	685a      	ldr	r2, [r3, #4]
 800cae6:	6a3b      	ldr	r3, [r7, #32]
 800cae8:	0d5b      	lsrs	r3, r3, #21
 800caea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800caee:	4b08      	ldr	r3, [pc, #32]	@ (800cb10 <I2C_TransferConfig+0x60>)
 800caf0:	430b      	orrs	r3, r1
 800caf2:	43db      	mvns	r3, r3
 800caf4:	ea02 0103 	and.w	r1, r2, r3
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	697a      	ldr	r2, [r7, #20]
 800cafe:	430a      	orrs	r2, r1
 800cb00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cb02:	bf00      	nop
 800cb04:	371c      	adds	r7, #28
 800cb06:	46bd      	mov	sp, r7
 800cb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0c:	4770      	bx	lr
 800cb0e:	bf00      	nop
 800cb10:	03ff63ff 	.word	0x03ff63ff

0800cb14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b083      	sub	sp, #12
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb24:	b2db      	uxtb	r3, r3
 800cb26:	2b20      	cmp	r3, #32
 800cb28:	d138      	bne.n	800cb9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cb30:	2b01      	cmp	r3, #1
 800cb32:	d101      	bne.n	800cb38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cb34:	2302      	movs	r3, #2
 800cb36:	e032      	b.n	800cb9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2224      	movs	r2, #36	@ 0x24
 800cb44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	681a      	ldr	r2, [r3, #0]
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	f022 0201 	bic.w	r2, r2, #1
 800cb56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	681a      	ldr	r2, [r3, #0]
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cb66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	6819      	ldr	r1, [r3, #0]
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	430a      	orrs	r2, r1
 800cb76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	681a      	ldr	r2, [r3, #0]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f042 0201 	orr.w	r2, r2, #1
 800cb86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2220      	movs	r2, #32
 800cb8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2200      	movs	r2, #0
 800cb94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	e000      	b.n	800cb9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cb9c:	2302      	movs	r3, #2
  }
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	370c      	adds	r7, #12
 800cba2:	46bd      	mov	sp, r7
 800cba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba8:	4770      	bx	lr

0800cbaa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cbaa:	b480      	push	{r7}
 800cbac:	b085      	sub	sp, #20
 800cbae:	af00      	add	r7, sp, #0
 800cbb0:	6078      	str	r0, [r7, #4]
 800cbb2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cbba:	b2db      	uxtb	r3, r3
 800cbbc:	2b20      	cmp	r3, #32
 800cbbe:	d139      	bne.n	800cc34 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cbc6:	2b01      	cmp	r3, #1
 800cbc8:	d101      	bne.n	800cbce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cbca:	2302      	movs	r3, #2
 800cbcc:	e033      	b.n	800cc36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	2201      	movs	r2, #1
 800cbd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2224      	movs	r2, #36	@ 0x24
 800cbda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	681a      	ldr	r2, [r3, #0]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	f022 0201 	bic.w	r2, r2, #1
 800cbec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800cbfc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	021b      	lsls	r3, r3, #8
 800cc02:	68fa      	ldr	r2, [r7, #12]
 800cc04:	4313      	orrs	r3, r2
 800cc06:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	68fa      	ldr	r2, [r7, #12]
 800cc0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	681a      	ldr	r2, [r3, #0]
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f042 0201 	orr.w	r2, r2, #1
 800cc1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2220      	movs	r2, #32
 800cc24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cc30:	2300      	movs	r3, #0
 800cc32:	e000      	b.n	800cc36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cc34:	2302      	movs	r3, #2
  }
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3714      	adds	r7, #20
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr

0800cc42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800cc42:	b580      	push	{r7, lr}
 800cc44:	b084      	sub	sp, #16
 800cc46:	af00      	add	r7, sp, #0
 800cc48:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d101      	bne.n	800cc54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800cc50:	2301      	movs	r3, #1
 800cc52:	e0c0      	b.n	800cdd6 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800cc5a:	b2db      	uxtb	r3, r3
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d106      	bne.n	800cc6e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2200      	movs	r2, #0
 800cc64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f00b fe2b 	bl	80188c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2203      	movs	r2, #3
 800cc72:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	f004 ff7f 	bl	8011b7e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cc80:	2300      	movs	r3, #0
 800cc82:	73fb      	strb	r3, [r7, #15]
 800cc84:	e03e      	b.n	800cd04 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800cc86:	7bfa      	ldrb	r2, [r7, #15]
 800cc88:	6879      	ldr	r1, [r7, #4]
 800cc8a:	4613      	mov	r3, r2
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	4413      	add	r3, r2
 800cc90:	00db      	lsls	r3, r3, #3
 800cc92:	440b      	add	r3, r1
 800cc94:	3311      	adds	r3, #17
 800cc96:	2201      	movs	r2, #1
 800cc98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800cc9a:	7bfa      	ldrb	r2, [r7, #15]
 800cc9c:	6879      	ldr	r1, [r7, #4]
 800cc9e:	4613      	mov	r3, r2
 800cca0:	009b      	lsls	r3, r3, #2
 800cca2:	4413      	add	r3, r2
 800cca4:	00db      	lsls	r3, r3, #3
 800cca6:	440b      	add	r3, r1
 800cca8:	3310      	adds	r3, #16
 800ccaa:	7bfa      	ldrb	r2, [r7, #15]
 800ccac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800ccae:	7bfa      	ldrb	r2, [r7, #15]
 800ccb0:	6879      	ldr	r1, [r7, #4]
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	009b      	lsls	r3, r3, #2
 800ccb6:	4413      	add	r3, r2
 800ccb8:	00db      	lsls	r3, r3, #3
 800ccba:	440b      	add	r3, r1
 800ccbc:	3313      	adds	r3, #19
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800ccc2:	7bfa      	ldrb	r2, [r7, #15]
 800ccc4:	6879      	ldr	r1, [r7, #4]
 800ccc6:	4613      	mov	r3, r2
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	4413      	add	r3, r2
 800cccc:	00db      	lsls	r3, r3, #3
 800ccce:	440b      	add	r3, r1
 800ccd0:	3320      	adds	r3, #32
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800ccd6:	7bfa      	ldrb	r2, [r7, #15]
 800ccd8:	6879      	ldr	r1, [r7, #4]
 800ccda:	4613      	mov	r3, r2
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	4413      	add	r3, r2
 800cce0:	00db      	lsls	r3, r3, #3
 800cce2:	440b      	add	r3, r1
 800cce4:	3324      	adds	r3, #36	@ 0x24
 800cce6:	2200      	movs	r2, #0
 800cce8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800ccea:	7bfb      	ldrb	r3, [r7, #15]
 800ccec:	6879      	ldr	r1, [r7, #4]
 800ccee:	1c5a      	adds	r2, r3, #1
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	4413      	add	r3, r2
 800ccf6:	00db      	lsls	r3, r3, #3
 800ccf8:	440b      	add	r3, r1
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ccfe:	7bfb      	ldrb	r3, [r7, #15]
 800cd00:	3301      	adds	r3, #1
 800cd02:	73fb      	strb	r3, [r7, #15]
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	791b      	ldrb	r3, [r3, #4]
 800cd08:	7bfa      	ldrb	r2, [r7, #15]
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d3bb      	bcc.n	800cc86 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cd0e:	2300      	movs	r3, #0
 800cd10:	73fb      	strb	r3, [r7, #15]
 800cd12:	e044      	b.n	800cd9e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800cd14:	7bfa      	ldrb	r2, [r7, #15]
 800cd16:	6879      	ldr	r1, [r7, #4]
 800cd18:	4613      	mov	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	4413      	add	r3, r2
 800cd1e:	00db      	lsls	r3, r3, #3
 800cd20:	440b      	add	r3, r1
 800cd22:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800cd26:	2200      	movs	r2, #0
 800cd28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800cd2a:	7bfa      	ldrb	r2, [r7, #15]
 800cd2c:	6879      	ldr	r1, [r7, #4]
 800cd2e:	4613      	mov	r3, r2
 800cd30:	009b      	lsls	r3, r3, #2
 800cd32:	4413      	add	r3, r2
 800cd34:	00db      	lsls	r3, r3, #3
 800cd36:	440b      	add	r3, r1
 800cd38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cd3c:	7bfa      	ldrb	r2, [r7, #15]
 800cd3e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800cd40:	7bfa      	ldrb	r2, [r7, #15]
 800cd42:	6879      	ldr	r1, [r7, #4]
 800cd44:	4613      	mov	r3, r2
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	4413      	add	r3, r2
 800cd4a:	00db      	lsls	r3, r3, #3
 800cd4c:	440b      	add	r3, r1
 800cd4e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800cd52:	2200      	movs	r2, #0
 800cd54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800cd56:	7bfa      	ldrb	r2, [r7, #15]
 800cd58:	6879      	ldr	r1, [r7, #4]
 800cd5a:	4613      	mov	r3, r2
 800cd5c:	009b      	lsls	r3, r3, #2
 800cd5e:	4413      	add	r3, r2
 800cd60:	00db      	lsls	r3, r3, #3
 800cd62:	440b      	add	r3, r1
 800cd64:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800cd68:	2200      	movs	r2, #0
 800cd6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800cd6c:	7bfa      	ldrb	r2, [r7, #15]
 800cd6e:	6879      	ldr	r1, [r7, #4]
 800cd70:	4613      	mov	r3, r2
 800cd72:	009b      	lsls	r3, r3, #2
 800cd74:	4413      	add	r3, r2
 800cd76:	00db      	lsls	r3, r3, #3
 800cd78:	440b      	add	r3, r1
 800cd7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cd7e:	2200      	movs	r2, #0
 800cd80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800cd82:	7bfa      	ldrb	r2, [r7, #15]
 800cd84:	6879      	ldr	r1, [r7, #4]
 800cd86:	4613      	mov	r3, r2
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	4413      	add	r3, r2
 800cd8c:	00db      	lsls	r3, r3, #3
 800cd8e:	440b      	add	r3, r1
 800cd90:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800cd94:	2200      	movs	r2, #0
 800cd96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cd98:	7bfb      	ldrb	r3, [r7, #15]
 800cd9a:	3301      	adds	r3, #1
 800cd9c:	73fb      	strb	r3, [r7, #15]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	791b      	ldrb	r3, [r3, #4]
 800cda2:	7bfa      	ldrb	r2, [r7, #15]
 800cda4:	429a      	cmp	r2, r3
 800cda6:	d3b5      	bcc.n	800cd14 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6818      	ldr	r0, [r3, #0]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	3304      	adds	r3, #4
 800cdb0:	e893 0006 	ldmia.w	r3, {r1, r2}
 800cdb4:	f004 fefe 	bl	8011bb4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	7a9b      	ldrb	r3, [r3, #10]
 800cdca:	2b01      	cmp	r3, #1
 800cdcc:	d102      	bne.n	800cdd4 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f001 fc0e 	bl	800e5f0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800cdd4:	2300      	movs	r3, #0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3710      	adds	r7, #16
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}

0800cdde <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800cdde:	b580      	push	{r7, lr}
 800cde0:	b082      	sub	sp, #8
 800cde2:	af00      	add	r7, sp, #0
 800cde4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d101      	bne.n	800cdf4 <HAL_PCD_Start+0x16>
 800cdf0:	2302      	movs	r3, #2
 800cdf2:	e012      	b.n	800ce1a <HAL_PCD_Start+0x3c>
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4618      	mov	r0, r3
 800ce02:	f004 fea5 	bl	8011b50 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	f006 fc82 	bl	8013714 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2200      	movs	r2, #0
 800ce14:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800ce18:	2300      	movs	r3, #0
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3708      	adds	r7, #8
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	bd80      	pop	{r7, pc}

0800ce22 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800ce22:	b580      	push	{r7, lr}
 800ce24:	b084      	sub	sp, #16
 800ce26:	af00      	add	r7, sp, #0
 800ce28:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f006 fc87 	bl	8013742 <USB_ReadInterrupts>
 800ce34:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d003      	beq.n	800ce48 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f000 fb06 	bl	800d452 <PCD_EP_ISR_Handler>

    return;
 800ce46:	e110      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d013      	beq.n	800ce7a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ce5a:	b29a      	uxth	r2, r3
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ce64:	b292      	uxth	r2, r2
 800ce66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f00b fdbb 	bl	80189e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800ce70:	2100      	movs	r1, #0
 800ce72:	6878      	ldr	r0, [r7, #4]
 800ce74:	f000 f8fc 	bl	800d070 <HAL_PCD_SetAddress>

    return;
 800ce78:	e0f7      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d00c      	beq.n	800ce9e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ce8c:	b29a      	uxth	r2, r3
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ce96:	b292      	uxth	r2, r2
 800ce98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800ce9c:	e0e5      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d00c      	beq.n	800cec2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ceb0:	b29a      	uxth	r2, r3
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ceba:	b292      	uxth	r2, r2
 800cebc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800cec0:	e0d3      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d034      	beq.n	800cf36 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ced4:	b29a      	uxth	r2, r3
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	f022 0204 	bic.w	r2, r2, #4
 800cede:	b292      	uxth	r2, r2
 800cee0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ceec:	b29a      	uxth	r2, r3
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	f022 0208 	bic.w	r2, r2, #8
 800cef6:	b292      	uxth	r2, r2
 800cef8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800cf02:	2b01      	cmp	r3, #1
 800cf04:	d107      	bne.n	800cf16 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800cf0e:	2100      	movs	r1, #0
 800cf10:	6878      	ldr	r0, [r7, #4]
 800cf12:	f00b ff5b 	bl	8018dcc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f00b fd9e 	bl	8018a58 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cf24:	b29a      	uxth	r2, r3
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cf2e:	b292      	uxth	r2, r2
 800cf30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800cf34:	e099      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d027      	beq.n	800cf90 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cf48:	b29a      	uxth	r2, r3
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f042 0208 	orr.w	r2, r2, #8
 800cf52:	b292      	uxth	r2, r2
 800cf54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cf60:	b29a      	uxth	r2, r3
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cf6a:	b292      	uxth	r2, r2
 800cf6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cf78:	b29a      	uxth	r2, r3
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f042 0204 	orr.w	r2, r2, #4
 800cf82:	b292      	uxth	r2, r2
 800cf84:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f00b fd4b 	bl	8018a24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800cf8e:	e06c      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d040      	beq.n	800d01c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cfa2:	b29a      	uxth	r2, r3
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cfac:	b292      	uxth	r2, r2
 800cfae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d12b      	bne.n	800d014 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cfc4:	b29a      	uxth	r2, r3
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f042 0204 	orr.w	r2, r2, #4
 800cfce:	b292      	uxth	r2, r2
 800cfd0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cfdc:	b29a      	uxth	r2, r3
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f042 0208 	orr.w	r2, r2, #8
 800cfe6:	b292      	uxth	r2, r2
 800cfe8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2201      	movs	r2, #1
 800cff0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	089b      	lsrs	r3, r3, #2
 800d000:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800d00a:	2101      	movs	r1, #1
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f00b fedd 	bl	8018dcc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800d012:	e02a      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f00b fd05 	bl	8018a24 <HAL_PCD_SuspendCallback>
    return;
 800d01a:	e026      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d022:	2b00      	cmp	r3, #0
 800d024:	d00f      	beq.n	800d046 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d02e:	b29a      	uxth	r2, r3
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d038:	b292      	uxth	r2, r2
 800d03a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f00b fcc3 	bl	80189ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800d044:	e011      	b.n	800d06a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d00c      	beq.n	800d06a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d058:	b29a      	uxth	r2, r3
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d062:	b292      	uxth	r2, r2
 800d064:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800d068:	bf00      	nop
  }
}
 800d06a:	3710      	adds	r7, #16
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}

0800d070 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b082      	sub	sp, #8
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	460b      	mov	r3, r1
 800d07a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800d082:	2b01      	cmp	r3, #1
 800d084:	d101      	bne.n	800d08a <HAL_PCD_SetAddress+0x1a>
 800d086:	2302      	movs	r3, #2
 800d088:	e012      	b.n	800d0b0 <HAL_PCD_SetAddress+0x40>
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2201      	movs	r2, #1
 800d08e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	78fa      	ldrb	r2, [r7, #3]
 800d096:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	78fa      	ldrb	r2, [r7, #3]
 800d09e:	4611      	mov	r1, r2
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	f006 fb23 	bl	80136ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800d0ae:	2300      	movs	r3, #0
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}

0800d0b8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b084      	sub	sp, #16
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
 800d0c0:	4608      	mov	r0, r1
 800d0c2:	4611      	mov	r1, r2
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	70fb      	strb	r3, [r7, #3]
 800d0ca:	460b      	mov	r3, r1
 800d0cc:	803b      	strh	r3, [r7, #0]
 800d0ce:	4613      	mov	r3, r2
 800d0d0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800d0d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	da0e      	bge.n	800d0fc <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d0de:	78fb      	ldrb	r3, [r7, #3]
 800d0e0:	f003 0207 	and.w	r2, r3, #7
 800d0e4:	4613      	mov	r3, r2
 800d0e6:	009b      	lsls	r3, r3, #2
 800d0e8:	4413      	add	r3, r2
 800d0ea:	00db      	lsls	r3, r3, #3
 800d0ec:	3310      	adds	r3, #16
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	4413      	add	r3, r2
 800d0f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2201      	movs	r2, #1
 800d0f8:	705a      	strb	r2, [r3, #1]
 800d0fa:	e00e      	b.n	800d11a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d0fc:	78fb      	ldrb	r3, [r7, #3]
 800d0fe:	f003 0207 	and.w	r2, r3, #7
 800d102:	4613      	mov	r3, r2
 800d104:	009b      	lsls	r3, r3, #2
 800d106:	4413      	add	r3, r2
 800d108:	00db      	lsls	r3, r3, #3
 800d10a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d10e:	687a      	ldr	r2, [r7, #4]
 800d110:	4413      	add	r3, r2
 800d112:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	2200      	movs	r2, #0
 800d118:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800d11a:	78fb      	ldrb	r3, [r7, #3]
 800d11c:	f003 0307 	and.w	r3, r3, #7
 800d120:	b2da      	uxtb	r2, r3
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800d126:	883b      	ldrh	r3, [r7, #0]
 800d128:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	78ba      	ldrb	r2, [r7, #2]
 800d134:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800d136:	78bb      	ldrb	r3, [r7, #2]
 800d138:	2b02      	cmp	r3, #2
 800d13a:	d102      	bne.n	800d142 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2200      	movs	r2, #0
 800d140:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d101      	bne.n	800d150 <HAL_PCD_EP_Open+0x98>
 800d14c:	2302      	movs	r3, #2
 800d14e:	e00e      	b.n	800d16e <HAL_PCD_EP_Open+0xb6>
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2201      	movs	r2, #1
 800d154:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	68f9      	ldr	r1, [r7, #12]
 800d15e:	4618      	mov	r0, r3
 800d160:	f004 fd46 	bl	8011bf0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2200      	movs	r2, #0
 800d168:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800d16c:	7afb      	ldrb	r3, [r7, #11]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3710      	adds	r7, #16
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}

0800d176 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d176:	b580      	push	{r7, lr}
 800d178:	b084      	sub	sp, #16
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	6078      	str	r0, [r7, #4]
 800d17e:	460b      	mov	r3, r1
 800d180:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800d182:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d186:	2b00      	cmp	r3, #0
 800d188:	da0e      	bge.n	800d1a8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d18a:	78fb      	ldrb	r3, [r7, #3]
 800d18c:	f003 0207 	and.w	r2, r3, #7
 800d190:	4613      	mov	r3, r2
 800d192:	009b      	lsls	r3, r3, #2
 800d194:	4413      	add	r3, r2
 800d196:	00db      	lsls	r3, r3, #3
 800d198:	3310      	adds	r3, #16
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	4413      	add	r3, r2
 800d19e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	2201      	movs	r2, #1
 800d1a4:	705a      	strb	r2, [r3, #1]
 800d1a6:	e00e      	b.n	800d1c6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d1a8:	78fb      	ldrb	r3, [r7, #3]
 800d1aa:	f003 0207 	and.w	r2, r3, #7
 800d1ae:	4613      	mov	r3, r2
 800d1b0:	009b      	lsls	r3, r3, #2
 800d1b2:	4413      	add	r3, r2
 800d1b4:	00db      	lsls	r3, r3, #3
 800d1b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d1ba:	687a      	ldr	r2, [r7, #4]
 800d1bc:	4413      	add	r3, r2
 800d1be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800d1c6:	78fb      	ldrb	r3, [r7, #3]
 800d1c8:	f003 0307 	and.w	r3, r3, #7
 800d1cc:	b2da      	uxtb	r2, r3
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d101      	bne.n	800d1e0 <HAL_PCD_EP_Close+0x6a>
 800d1dc:	2302      	movs	r3, #2
 800d1de:	e00e      	b.n	800d1fe <HAL_PCD_EP_Close+0x88>
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	68f9      	ldr	r1, [r7, #12]
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f005 f9e6 	bl	80125c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800d1fc:	2300      	movs	r3, #0
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3710      	adds	r7, #16
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b086      	sub	sp, #24
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	60f8      	str	r0, [r7, #12]
 800d20e:	607a      	str	r2, [r7, #4]
 800d210:	603b      	str	r3, [r7, #0]
 800d212:	460b      	mov	r3, r1
 800d214:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d216:	7afb      	ldrb	r3, [r7, #11]
 800d218:	f003 0207 	and.w	r2, r3, #7
 800d21c:	4613      	mov	r3, r2
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	4413      	add	r3, r2
 800d222:	00db      	lsls	r3, r3, #3
 800d224:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d228:	68fa      	ldr	r2, [r7, #12]
 800d22a:	4413      	add	r3, r2
 800d22c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	687a      	ldr	r2, [r7, #4]
 800d232:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	683a      	ldr	r2, [r7, #0]
 800d238:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	2200      	movs	r2, #0
 800d23e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	2200      	movs	r2, #0
 800d244:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d246:	7afb      	ldrb	r3, [r7, #11]
 800d248:	f003 0307 	and.w	r3, r3, #7
 800d24c:	b2da      	uxtb	r2, r3
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	6979      	ldr	r1, [r7, #20]
 800d258:	4618      	mov	r0, r3
 800d25a:	f005 fb9e 	bl	801299a <USB_EPStartXfer>

  return HAL_OK;
 800d25e:	2300      	movs	r3, #0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3718      	adds	r7, #24
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800d268:	b480      	push	{r7}
 800d26a:	b083      	sub	sp, #12
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	460b      	mov	r3, r1
 800d272:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d274:	78fb      	ldrb	r3, [r7, #3]
 800d276:	f003 0207 	and.w	r2, r3, #7
 800d27a:	6879      	ldr	r1, [r7, #4]
 800d27c:	4613      	mov	r3, r2
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	4413      	add	r3, r2
 800d282:	00db      	lsls	r3, r3, #3
 800d284:	440b      	add	r3, r1
 800d286:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800d28a:	681b      	ldr	r3, [r3, #0]
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	370c      	adds	r7, #12
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr

0800d298 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b086      	sub	sp, #24
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	607a      	str	r2, [r7, #4]
 800d2a2:	603b      	str	r3, [r7, #0]
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2a8:	7afb      	ldrb	r3, [r7, #11]
 800d2aa:	f003 0207 	and.w	r2, r3, #7
 800d2ae:	4613      	mov	r3, r2
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	4413      	add	r3, r2
 800d2b4:	00db      	lsls	r3, r3, #3
 800d2b6:	3310      	adds	r3, #16
 800d2b8:	68fa      	ldr	r2, [r7, #12]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d2be:	697b      	ldr	r3, [r7, #20]
 800d2c0:	687a      	ldr	r2, [r7, #4]
 800d2c2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	683a      	ldr	r2, [r7, #0]
 800d2c8:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800d2ca:	697b      	ldr	r3, [r7, #20]
 800d2cc:	2201      	movs	r2, #1
 800d2ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	683a      	ldr	r2, [r7, #0]
 800d2d6:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800d2d8:	697b      	ldr	r3, [r7, #20]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	2201      	movs	r2, #1
 800d2e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d2e4:	7afb      	ldrb	r3, [r7, #11]
 800d2e6:	f003 0307 	and.w	r3, r3, #7
 800d2ea:	b2da      	uxtb	r2, r3
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	6979      	ldr	r1, [r7, #20]
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f005 fb4f 	bl	801299a <USB_EPStartXfer>

  return HAL_OK;
 800d2fc:	2300      	movs	r3, #0
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3718      	adds	r7, #24
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}

0800d306 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d306:	b580      	push	{r7, lr}
 800d308:	b084      	sub	sp, #16
 800d30a:	af00      	add	r7, sp, #0
 800d30c:	6078      	str	r0, [r7, #4]
 800d30e:	460b      	mov	r3, r1
 800d310:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d312:	78fb      	ldrb	r3, [r7, #3]
 800d314:	f003 0307 	and.w	r3, r3, #7
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	7912      	ldrb	r2, [r2, #4]
 800d31c:	4293      	cmp	r3, r2
 800d31e:	d901      	bls.n	800d324 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800d320:	2301      	movs	r3, #1
 800d322:	e03e      	b.n	800d3a2 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d324:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	da0e      	bge.n	800d34a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d32c:	78fb      	ldrb	r3, [r7, #3]
 800d32e:	f003 0207 	and.w	r2, r3, #7
 800d332:	4613      	mov	r3, r2
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	4413      	add	r3, r2
 800d338:	00db      	lsls	r3, r3, #3
 800d33a:	3310      	adds	r3, #16
 800d33c:	687a      	ldr	r2, [r7, #4]
 800d33e:	4413      	add	r3, r2
 800d340:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	2201      	movs	r2, #1
 800d346:	705a      	strb	r2, [r3, #1]
 800d348:	e00c      	b.n	800d364 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d34a:	78fa      	ldrb	r2, [r7, #3]
 800d34c:	4613      	mov	r3, r2
 800d34e:	009b      	lsls	r3, r3, #2
 800d350:	4413      	add	r3, r2
 800d352:	00db      	lsls	r3, r3, #3
 800d354:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d358:	687a      	ldr	r2, [r7, #4]
 800d35a:	4413      	add	r3, r2
 800d35c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	2200      	movs	r2, #0
 800d362:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2201      	movs	r2, #1
 800d368:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d36a:	78fb      	ldrb	r3, [r7, #3]
 800d36c:	f003 0307 	and.w	r3, r3, #7
 800d370:	b2da      	uxtb	r2, r3
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800d37c:	2b01      	cmp	r3, #1
 800d37e:	d101      	bne.n	800d384 <HAL_PCD_EP_SetStall+0x7e>
 800d380:	2302      	movs	r3, #2
 800d382:	e00e      	b.n	800d3a2 <HAL_PCD_EP_SetStall+0x9c>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2201      	movs	r2, #1
 800d388:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	68f9      	ldr	r1, [r7, #12]
 800d392:	4618      	mov	r0, r3
 800d394:	f006 f8b0 	bl	80134f8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2200      	movs	r2, #0
 800d39c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800d3a0:	2300      	movs	r3, #0
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	3710      	adds	r7, #16
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	bd80      	pop	{r7, pc}

0800d3aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d3aa:	b580      	push	{r7, lr}
 800d3ac:	b084      	sub	sp, #16
 800d3ae:	af00      	add	r7, sp, #0
 800d3b0:	6078      	str	r0, [r7, #4]
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d3b6:	78fb      	ldrb	r3, [r7, #3]
 800d3b8:	f003 030f 	and.w	r3, r3, #15
 800d3bc:	687a      	ldr	r2, [r7, #4]
 800d3be:	7912      	ldrb	r2, [r2, #4]
 800d3c0:	4293      	cmp	r3, r2
 800d3c2:	d901      	bls.n	800d3c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	e040      	b.n	800d44a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d3c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	da0e      	bge.n	800d3ee <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d3d0:	78fb      	ldrb	r3, [r7, #3]
 800d3d2:	f003 0207 	and.w	r2, r3, #7
 800d3d6:	4613      	mov	r3, r2
 800d3d8:	009b      	lsls	r3, r3, #2
 800d3da:	4413      	add	r3, r2
 800d3dc:	00db      	lsls	r3, r3, #3
 800d3de:	3310      	adds	r3, #16
 800d3e0:	687a      	ldr	r2, [r7, #4]
 800d3e2:	4413      	add	r3, r2
 800d3e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	2201      	movs	r2, #1
 800d3ea:	705a      	strb	r2, [r3, #1]
 800d3ec:	e00e      	b.n	800d40c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d3ee:	78fb      	ldrb	r3, [r7, #3]
 800d3f0:	f003 0207 	and.w	r2, r3, #7
 800d3f4:	4613      	mov	r3, r2
 800d3f6:	009b      	lsls	r3, r3, #2
 800d3f8:	4413      	add	r3, r2
 800d3fa:	00db      	lsls	r3, r3, #3
 800d3fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d400:	687a      	ldr	r2, [r7, #4]
 800d402:	4413      	add	r3, r2
 800d404:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	2200      	movs	r2, #0
 800d410:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d412:	78fb      	ldrb	r3, [r7, #3]
 800d414:	f003 0307 	and.w	r3, r3, #7
 800d418:	b2da      	uxtb	r2, r3
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800d424:	2b01      	cmp	r3, #1
 800d426:	d101      	bne.n	800d42c <HAL_PCD_EP_ClrStall+0x82>
 800d428:	2302      	movs	r3, #2
 800d42a:	e00e      	b.n	800d44a <HAL_PCD_EP_ClrStall+0xa0>
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2201      	movs	r2, #1
 800d430:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	68f9      	ldr	r1, [r7, #12]
 800d43a:	4618      	mov	r0, r3
 800d43c:	f006 f8ad 	bl	801359a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2200      	movs	r2, #0
 800d444:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800d448:	2300      	movs	r3, #0
}
 800d44a:	4618      	mov	r0, r3
 800d44c:	3710      	adds	r7, #16
 800d44e:	46bd      	mov	sp, r7
 800d450:	bd80      	pop	{r7, pc}

0800d452 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800d452:	b580      	push	{r7, lr}
 800d454:	b092      	sub	sp, #72	@ 0x48
 800d456:	af00      	add	r7, sp, #0
 800d458:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d45a:	e333      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d464:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800d466:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800d468:	b2db      	uxtb	r3, r3
 800d46a:	f003 030f 	and.w	r3, r3, #15
 800d46e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800d472:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d476:	2b00      	cmp	r3, #0
 800d478:	f040 8108 	bne.w	800d68c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800d47c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800d47e:	f003 0310 	and.w	r3, r3, #16
 800d482:	2b00      	cmp	r3, #0
 800d484:	d14c      	bne.n	800d520 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	881b      	ldrh	r3, [r3, #0]
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d496:	813b      	strh	r3, [r7, #8]
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	893b      	ldrh	r3, [r7, #8]
 800d49e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4a6:	b29b      	uxth	r3, r3
 800d4a8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	3310      	adds	r3, #16
 800d4ae:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4be:	781b      	ldrb	r3, [r3, #0]
 800d4c0:	00db      	lsls	r3, r3, #3
 800d4c2:	4413      	add	r3, r2
 800d4c4:	687a      	ldr	r2, [r7, #4]
 800d4c6:	6812      	ldr	r2, [r2, #0]
 800d4c8:	4413      	add	r3, r2
 800d4ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d4ce:	881b      	ldrh	r3, [r3, #0]
 800d4d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800d4d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800d4d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4da:	695a      	ldr	r2, [r3, #20]
 800d4dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4de:	69db      	ldr	r3, [r3, #28]
 800d4e0:	441a      	add	r2, r3
 800d4e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4e4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800d4e6:	2100      	movs	r1, #0
 800d4e8:	6878      	ldr	r0, [r7, #4]
 800d4ea:	f00b fa54 	bl	8018996 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	7b1b      	ldrb	r3, [r3, #12]
 800d4f2:	b2db      	uxtb	r3, r3
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	f000 82e5 	beq.w	800dac4 <PCD_EP_ISR_Handler+0x672>
 800d4fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4fc:	699b      	ldr	r3, [r3, #24]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	f040 82e0 	bne.w	800dac4 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	7b1b      	ldrb	r3, [r3, #12]
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d50e:	b2da      	uxtb	r2, r3
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	2200      	movs	r2, #0
 800d51c:	731a      	strb	r2, [r3, #12]
 800d51e:	e2d1      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d526:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	881b      	ldrh	r3, [r3, #0]
 800d52e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800d530:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d532:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d536:	2b00      	cmp	r3, #0
 800d538:	d032      	beq.n	800d5a0 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d542:	b29b      	uxth	r3, r3
 800d544:	461a      	mov	r2, r3
 800d546:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	00db      	lsls	r3, r3, #3
 800d54c:	4413      	add	r3, r2
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	6812      	ldr	r2, [r2, #0]
 800d552:	4413      	add	r3, r2
 800d554:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d558:	881b      	ldrh	r3, [r3, #0]
 800d55a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800d55e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d560:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6818      	ldr	r0, [r3, #0]
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800d56c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d56e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800d570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d572:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800d574:	b29b      	uxth	r3, r3
 800d576:	f006 f937 	bl	80137e8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	881b      	ldrh	r3, [r3, #0]
 800d580:	b29a      	uxth	r2, r3
 800d582:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800d586:	4013      	ands	r3, r2
 800d588:	817b      	strh	r3, [r7, #10]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	897a      	ldrh	r2, [r7, #10]
 800d590:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d594:	b292      	uxth	r2, r2
 800d596:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f00b f9cf 	bl	801893c <HAL_PCD_SetupStageCallback>
 800d59e:	e291      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800d5a0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	f280 828d 	bge.w	800dac4 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	881b      	ldrh	r3, [r3, #0]
 800d5b0:	b29a      	uxth	r2, r3
 800d5b2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800d5b6:	4013      	ands	r3, r2
 800d5b8:	81fb      	strh	r3, [r7, #14]
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	89fa      	ldrh	r2, [r7, #14]
 800d5c0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d5c4:	b292      	uxth	r2, r2
 800d5c6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5d0:	b29b      	uxth	r3, r3
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	00db      	lsls	r3, r3, #3
 800d5da:	4413      	add	r3, r2
 800d5dc:	687a      	ldr	r2, [r7, #4]
 800d5de:	6812      	ldr	r2, [r2, #0]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d5e6:	881b      	ldrh	r3, [r3, #0]
 800d5e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800d5ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5ee:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800d5f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5f2:	69db      	ldr	r3, [r3, #28]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d019      	beq.n	800d62c <PCD_EP_ISR_Handler+0x1da>
 800d5f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5fa:	695b      	ldr	r3, [r3, #20]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d015      	beq.n	800d62c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6818      	ldr	r0, [r3, #0]
 800d604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d606:	6959      	ldr	r1, [r3, #20]
 800d608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d60a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800d60c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d60e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800d610:	b29b      	uxth	r3, r3
 800d612:	f006 f8e9 	bl	80137e8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800d616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d618:	695a      	ldr	r2, [r3, #20]
 800d61a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d61c:	69db      	ldr	r3, [r3, #28]
 800d61e:	441a      	add	r2, r3
 800d620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d622:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800d624:	2100      	movs	r1, #0
 800d626:	6878      	ldr	r0, [r7, #4]
 800d628:	f00b f99a 	bl	8018960 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	881b      	ldrh	r3, [r3, #0]
 800d632:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800d634:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d636:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f040 8242 	bne.w	800dac4 <PCD_EP_ISR_Handler+0x672>
 800d640:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d642:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800d646:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d64a:	f000 823b 	beq.w	800dac4 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	881b      	ldrh	r3, [r3, #0]
 800d654:	b29b      	uxth	r3, r3
 800d656:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d65a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d65e:	81bb      	strh	r3, [r7, #12]
 800d660:	89bb      	ldrh	r3, [r7, #12]
 800d662:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d666:	81bb      	strh	r3, [r7, #12]
 800d668:	89bb      	ldrh	r3, [r7, #12]
 800d66a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d66e:	81bb      	strh	r3, [r7, #12]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681a      	ldr	r2, [r3, #0]
 800d674:	89bb      	ldrh	r3, [r7, #12]
 800d676:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d67a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d67e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d686:	b29b      	uxth	r3, r3
 800d688:	8013      	strh	r3, [r2, #0]
 800d68a:	e21b      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	461a      	mov	r2, r3
 800d692:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d696:	009b      	lsls	r3, r3, #2
 800d698:	4413      	add	r3, r2
 800d69a:	881b      	ldrh	r3, [r3, #0]
 800d69c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800d69e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	f280 80f1 	bge.w	800d88a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d6b2:	009b      	lsls	r3, r3, #2
 800d6b4:	4413      	add	r3, r2
 800d6b6:	881b      	ldrh	r3, [r3, #0]
 800d6b8:	b29a      	uxth	r2, r3
 800d6ba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800d6be:	4013      	ands	r3, r2
 800d6c0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	461a      	mov	r2, r3
 800d6c8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	4413      	add	r3, r2
 800d6d0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800d6d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d6d6:	b292      	uxth	r2, r2
 800d6d8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800d6da:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800d6de:	4613      	mov	r3, r2
 800d6e0:	009b      	lsls	r3, r3, #2
 800d6e2:	4413      	add	r3, r2
 800d6e4:	00db      	lsls	r3, r3, #3
 800d6e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d6ea:	687a      	ldr	r2, [r7, #4]
 800d6ec:	4413      	add	r3, r2
 800d6ee:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800d6f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6f2:	7b1b      	ldrb	r3, [r3, #12]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d123      	bne.n	800d740 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d700:	b29b      	uxth	r3, r3
 800d702:	461a      	mov	r2, r3
 800d704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	00db      	lsls	r3, r3, #3
 800d70a:	4413      	add	r3, r2
 800d70c:	687a      	ldr	r2, [r7, #4]
 800d70e:	6812      	ldr	r2, [r2, #0]
 800d710:	4413      	add	r3, r2
 800d712:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d716:	881b      	ldrh	r3, [r3, #0]
 800d718:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d71c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800d720:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d724:	2b00      	cmp	r3, #0
 800d726:	f000 808b 	beq.w	800d840 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6818      	ldr	r0, [r3, #0]
 800d72e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d730:	6959      	ldr	r1, [r3, #20]
 800d732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d734:	88da      	ldrh	r2, [r3, #6]
 800d736:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d73a:	f006 f855 	bl	80137e8 <USB_ReadPMA>
 800d73e:	e07f      	b.n	800d840 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800d740:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d742:	78db      	ldrb	r3, [r3, #3]
 800d744:	2b02      	cmp	r3, #2
 800d746:	d109      	bne.n	800d75c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800d748:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d74a:	461a      	mov	r2, r3
 800d74c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f000 f9c6 	bl	800dae0 <HAL_PCD_EP_DB_Receive>
 800d754:	4603      	mov	r3, r0
 800d756:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800d75a:	e071      	b.n	800d840 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	461a      	mov	r2, r3
 800d762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d764:	781b      	ldrb	r3, [r3, #0]
 800d766:	009b      	lsls	r3, r3, #2
 800d768:	4413      	add	r3, r2
 800d76a:	881b      	ldrh	r3, [r3, #0]
 800d76c:	b29b      	uxth	r3, r3
 800d76e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d776:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	461a      	mov	r2, r3
 800d77e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d780:	781b      	ldrb	r3, [r3, #0]
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	441a      	add	r2, r3
 800d786:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800d788:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d78c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d790:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d794:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d798:	b29b      	uxth	r3, r3
 800d79a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	461a      	mov	r2, r3
 800d7a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	4413      	add	r3, r2
 800d7aa:	881b      	ldrh	r3, [r3, #0]
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d022      	beq.n	800d7fc <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7c4:	781b      	ldrb	r3, [r3, #0]
 800d7c6:	00db      	lsls	r3, r3, #3
 800d7c8:	4413      	add	r3, r2
 800d7ca:	687a      	ldr	r2, [r7, #4]
 800d7cc:	6812      	ldr	r2, [r2, #0]
 800d7ce:	4413      	add	r3, r2
 800d7d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d7d4:	881b      	ldrh	r3, [r3, #0]
 800d7d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7da:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d7de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d02c      	beq.n	800d840 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6818      	ldr	r0, [r3, #0]
 800d7ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7ec:	6959      	ldr	r1, [r3, #20]
 800d7ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7f0:	891a      	ldrh	r2, [r3, #8]
 800d7f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d7f6:	f005 fff7 	bl	80137e8 <USB_ReadPMA>
 800d7fa:	e021      	b.n	800d840 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d804:	b29b      	uxth	r3, r3
 800d806:	461a      	mov	r2, r3
 800d808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	00db      	lsls	r3, r3, #3
 800d80e:	4413      	add	r3, r2
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	6812      	ldr	r2, [r2, #0]
 800d814:	4413      	add	r3, r2
 800d816:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d81a:	881b      	ldrh	r3, [r3, #0]
 800d81c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d820:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d824:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d009      	beq.n	800d840 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6818      	ldr	r0, [r3, #0]
 800d830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d832:	6959      	ldr	r1, [r3, #20]
 800d834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d836:	895a      	ldrh	r2, [r3, #10]
 800d838:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d83c:	f005 ffd4 	bl	80137e8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800d840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d842:	69da      	ldr	r2, [r3, #28]
 800d844:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d848:	441a      	add	r2, r3
 800d84a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d84c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800d84e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d850:	695a      	ldr	r2, [r3, #20]
 800d852:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d856:	441a      	add	r2, r3
 800d858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d85a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800d85c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d85e:	699b      	ldr	r3, [r3, #24]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d005      	beq.n	800d870 <PCD_EP_ISR_Handler+0x41e>
 800d864:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800d868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d86a:	691b      	ldr	r3, [r3, #16]
 800d86c:	429a      	cmp	r2, r3
 800d86e:	d206      	bcs.n	800d87e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800d870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	4619      	mov	r1, r3
 800d876:	6878      	ldr	r0, [r7, #4]
 800d878:	f00b f872 	bl	8018960 <HAL_PCD_DataOutStageCallback>
 800d87c:	e005      	b.n	800d88a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d884:	4618      	mov	r0, r3
 800d886:	f005 f888 	bl	801299a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800d88a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d88c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d890:	2b00      	cmp	r3, #0
 800d892:	f000 8117 	beq.w	800dac4 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800d896:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800d89a:	4613      	mov	r3, r2
 800d89c:	009b      	lsls	r3, r3, #2
 800d89e:	4413      	add	r3, r2
 800d8a0:	00db      	lsls	r3, r3, #3
 800d8a2:	3310      	adds	r3, #16
 800d8a4:	687a      	ldr	r2, [r7, #4]
 800d8a6:	4413      	add	r3, r2
 800d8a8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	461a      	mov	r2, r3
 800d8b0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d8b4:	009b      	lsls	r3, r3, #2
 800d8b6:	4413      	add	r3, r2
 800d8b8:	881b      	ldrh	r3, [r3, #0]
 800d8ba:	b29b      	uxth	r3, r3
 800d8bc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d8c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8c4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	461a      	mov	r2, r3
 800d8cc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d8d0:	009b      	lsls	r3, r3, #2
 800d8d2:	441a      	add	r2, r3
 800d8d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d8d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8de:	b29b      	uxth	r3, r3
 800d8e0:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800d8e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8e4:	78db      	ldrb	r3, [r3, #3]
 800d8e6:	2b01      	cmp	r3, #1
 800d8e8:	f040 80a1 	bne.w	800da2e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800d8ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800d8f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8f4:	7b1b      	ldrb	r3, [r3, #12]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	f000 8092 	beq.w	800da20 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d8fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d8fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d902:	2b00      	cmp	r3, #0
 800d904:	d046      	beq.n	800d994 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d908:	785b      	ldrb	r3, [r3, #1]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d126      	bne.n	800d95c <PCD_EP_ISR_Handler+0x50a>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	617b      	str	r3, [r7, #20]
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d91c:	b29b      	uxth	r3, r3
 800d91e:	461a      	mov	r2, r3
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	4413      	add	r3, r2
 800d924:	617b      	str	r3, [r7, #20]
 800d926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d928:	781b      	ldrb	r3, [r3, #0]
 800d92a:	00da      	lsls	r2, r3, #3
 800d92c:	697b      	ldr	r3, [r7, #20]
 800d92e:	4413      	add	r3, r2
 800d930:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d934:	613b      	str	r3, [r7, #16]
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	881b      	ldrh	r3, [r3, #0]
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d940:	b29a      	uxth	r2, r3
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	801a      	strh	r2, [r3, #0]
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	881b      	ldrh	r3, [r3, #0]
 800d94a:	b29b      	uxth	r3, r3
 800d94c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d954:	b29a      	uxth	r2, r3
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	801a      	strh	r2, [r3, #0]
 800d95a:	e061      	b.n	800da20 <PCD_EP_ISR_Handler+0x5ce>
 800d95c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d95e:	785b      	ldrb	r3, [r3, #1]
 800d960:	2b01      	cmp	r3, #1
 800d962:	d15d      	bne.n	800da20 <PCD_EP_ISR_Handler+0x5ce>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	61fb      	str	r3, [r7, #28]
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d972:	b29b      	uxth	r3, r3
 800d974:	461a      	mov	r2, r3
 800d976:	69fb      	ldr	r3, [r7, #28]
 800d978:	4413      	add	r3, r2
 800d97a:	61fb      	str	r3, [r7, #28]
 800d97c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d97e:	781b      	ldrb	r3, [r3, #0]
 800d980:	00da      	lsls	r2, r3, #3
 800d982:	69fb      	ldr	r3, [r7, #28]
 800d984:	4413      	add	r3, r2
 800d986:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d98a:	61bb      	str	r3, [r7, #24]
 800d98c:	69bb      	ldr	r3, [r7, #24]
 800d98e:	2200      	movs	r2, #0
 800d990:	801a      	strh	r2, [r3, #0]
 800d992:	e045      	b.n	800da20 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d99a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d99c:	785b      	ldrb	r3, [r3, #1]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d126      	bne.n	800d9f0 <PCD_EP_ISR_Handler+0x59e>
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	461a      	mov	r2, r3
 800d9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b6:	4413      	add	r3, r2
 800d9b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9bc:	781b      	ldrb	r3, [r3, #0]
 800d9be:	00da      	lsls	r2, r3, #3
 800d9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c2:	4413      	add	r3, r2
 800d9c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d9c8:	623b      	str	r3, [r7, #32]
 800d9ca:	6a3b      	ldr	r3, [r7, #32]
 800d9cc:	881b      	ldrh	r3, [r3, #0]
 800d9ce:	b29b      	uxth	r3, r3
 800d9d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9d4:	b29a      	uxth	r2, r3
 800d9d6:	6a3b      	ldr	r3, [r7, #32]
 800d9d8:	801a      	strh	r2, [r3, #0]
 800d9da:	6a3b      	ldr	r3, [r7, #32]
 800d9dc:	881b      	ldrh	r3, [r3, #0]
 800d9de:	b29b      	uxth	r3, r3
 800d9e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9e8:	b29a      	uxth	r2, r3
 800d9ea:	6a3b      	ldr	r3, [r7, #32]
 800d9ec:	801a      	strh	r2, [r3, #0]
 800d9ee:	e017      	b.n	800da20 <PCD_EP_ISR_Handler+0x5ce>
 800d9f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9f2:	785b      	ldrb	r3, [r3, #1]
 800d9f4:	2b01      	cmp	r3, #1
 800d9f6:	d113      	bne.n	800da20 <PCD_EP_ISR_Handler+0x5ce>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da00:	b29b      	uxth	r3, r3
 800da02:	461a      	mov	r2, r3
 800da04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da06:	4413      	add	r3, r2
 800da08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da0c:	781b      	ldrb	r3, [r3, #0]
 800da0e:	00da      	lsls	r2, r3, #3
 800da10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da12:	4413      	add	r3, r2
 800da14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da18:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da1c:	2200      	movs	r2, #0
 800da1e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800da20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da22:	781b      	ldrb	r3, [r3, #0]
 800da24:	4619      	mov	r1, r3
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f00a ffb5 	bl	8018996 <HAL_PCD_DataInStageCallback>
 800da2c:	e04a      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800da2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800da30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da34:	2b00      	cmp	r3, #0
 800da36:	d13f      	bne.n	800dab8 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da40:	b29b      	uxth	r3, r3
 800da42:	461a      	mov	r2, r3
 800da44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da46:	781b      	ldrb	r3, [r3, #0]
 800da48:	00db      	lsls	r3, r3, #3
 800da4a:	4413      	add	r3, r2
 800da4c:	687a      	ldr	r2, [r7, #4]
 800da4e:	6812      	ldr	r2, [r2, #0]
 800da50:	4413      	add	r3, r2
 800da52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da56:	881b      	ldrh	r3, [r3, #0]
 800da58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da5c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800da5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da60:	699a      	ldr	r2, [r3, #24]
 800da62:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800da64:	429a      	cmp	r2, r3
 800da66:	d906      	bls.n	800da76 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800da68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da6a:	699a      	ldr	r2, [r3, #24]
 800da6c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800da6e:	1ad2      	subs	r2, r2, r3
 800da70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da72:	619a      	str	r2, [r3, #24]
 800da74:	e002      	b.n	800da7c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800da76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da78:	2200      	movs	r2, #0
 800da7a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800da7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da7e:	699b      	ldr	r3, [r3, #24]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d106      	bne.n	800da92 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800da84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da86:	781b      	ldrb	r3, [r3, #0]
 800da88:	4619      	mov	r1, r3
 800da8a:	6878      	ldr	r0, [r7, #4]
 800da8c:	f00a ff83 	bl	8018996 <HAL_PCD_DataInStageCallback>
 800da90:	e018      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800da92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da94:	695a      	ldr	r2, [r3, #20]
 800da96:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800da98:	441a      	add	r2, r3
 800da9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da9c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800da9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daa0:	69da      	ldr	r2, [r3, #28]
 800daa2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800daa4:	441a      	add	r2, r3
 800daa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daa8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dab0:	4618      	mov	r0, r3
 800dab2:	f004 ff72 	bl	801299a <USB_EPStartXfer>
 800dab6:	e005      	b.n	800dac4 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800dab8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800daba:	461a      	mov	r2, r3
 800dabc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f000 f917 	bl	800dcf2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800dacc:	b29b      	uxth	r3, r3
 800dace:	b21b      	sxth	r3, r3
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	f6ff acc3 	blt.w	800d45c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800dad6:	2300      	movs	r3, #0
}
 800dad8:	4618      	mov	r0, r3
 800dada:	3748      	adds	r7, #72	@ 0x48
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}

0800dae0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b088      	sub	sp, #32
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	60f8      	str	r0, [r7, #12]
 800dae8:	60b9      	str	r1, [r7, #8]
 800daea:	4613      	mov	r3, r2
 800daec:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800daee:	88fb      	ldrh	r3, [r7, #6]
 800daf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d07c      	beq.n	800dbf2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db00:	b29b      	uxth	r3, r3
 800db02:	461a      	mov	r2, r3
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	781b      	ldrb	r3, [r3, #0]
 800db08:	00db      	lsls	r3, r3, #3
 800db0a:	4413      	add	r3, r2
 800db0c:	68fa      	ldr	r2, [r7, #12]
 800db0e:	6812      	ldr	r2, [r2, #0]
 800db10:	4413      	add	r3, r2
 800db12:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db16:	881b      	ldrh	r3, [r3, #0]
 800db18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800db1c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	699a      	ldr	r2, [r3, #24]
 800db22:	8b7b      	ldrh	r3, [r7, #26]
 800db24:	429a      	cmp	r2, r3
 800db26:	d306      	bcc.n	800db36 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	699a      	ldr	r2, [r3, #24]
 800db2c:	8b7b      	ldrh	r3, [r7, #26]
 800db2e:	1ad2      	subs	r2, r2, r3
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	619a      	str	r2, [r3, #24]
 800db34:	e002      	b.n	800db3c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	2200      	movs	r2, #0
 800db3a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	699b      	ldr	r3, [r3, #24]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d123      	bne.n	800db8c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	461a      	mov	r2, r3
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	781b      	ldrb	r3, [r3, #0]
 800db4e:	009b      	lsls	r3, r3, #2
 800db50:	4413      	add	r3, r2
 800db52:	881b      	ldrh	r3, [r3, #0]
 800db54:	b29b      	uxth	r3, r3
 800db56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800db5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db5e:	833b      	strh	r3, [r7, #24]
 800db60:	8b3b      	ldrh	r3, [r7, #24]
 800db62:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800db66:	833b      	strh	r3, [r7, #24]
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	461a      	mov	r2, r3
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	009b      	lsls	r3, r3, #2
 800db74:	441a      	add	r2, r3
 800db76:	8b3b      	ldrh	r3, [r7, #24]
 800db78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db88:	b29b      	uxth	r3, r3
 800db8a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800db8c:	88fb      	ldrh	r3, [r7, #6]
 800db8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db92:	2b00      	cmp	r3, #0
 800db94:	d01f      	beq.n	800dbd6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	461a      	mov	r2, r3
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	009b      	lsls	r3, r3, #2
 800dba2:	4413      	add	r3, r2
 800dba4:	881b      	ldrh	r3, [r3, #0]
 800dba6:	b29b      	uxth	r3, r3
 800dba8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbb0:	82fb      	strh	r3, [r7, #22]
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	009b      	lsls	r3, r3, #2
 800dbbe:	441a      	add	r2, r3
 800dbc0:	8afb      	ldrh	r3, [r7, #22]
 800dbc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dbd2:	b29b      	uxth	r3, r3
 800dbd4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800dbd6:	8b7b      	ldrh	r3, [r7, #26]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	f000 8085 	beq.w	800dce8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	6818      	ldr	r0, [r3, #0]
 800dbe2:	68bb      	ldr	r3, [r7, #8]
 800dbe4:	6959      	ldr	r1, [r3, #20]
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	891a      	ldrh	r2, [r3, #8]
 800dbea:	8b7b      	ldrh	r3, [r7, #26]
 800dbec:	f005 fdfc 	bl	80137e8 <USB_ReadPMA>
 800dbf0:	e07a      	b.n	800dce8 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dbfa:	b29b      	uxth	r3, r3
 800dbfc:	461a      	mov	r2, r3
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	781b      	ldrb	r3, [r3, #0]
 800dc02:	00db      	lsls	r3, r3, #3
 800dc04:	4413      	add	r3, r2
 800dc06:	68fa      	ldr	r2, [r7, #12]
 800dc08:	6812      	ldr	r2, [r2, #0]
 800dc0a:	4413      	add	r3, r2
 800dc0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc10:	881b      	ldrh	r3, [r3, #0]
 800dc12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc16:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	699a      	ldr	r2, [r3, #24]
 800dc1c:	8b7b      	ldrh	r3, [r7, #26]
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d306      	bcc.n	800dc30 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	699a      	ldr	r2, [r3, #24]
 800dc26:	8b7b      	ldrh	r3, [r7, #26]
 800dc28:	1ad2      	subs	r2, r2, r3
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	619a      	str	r2, [r3, #24]
 800dc2e:	e002      	b.n	800dc36 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	2200      	movs	r2, #0
 800dc34:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	699b      	ldr	r3, [r3, #24]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d123      	bne.n	800dc86 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	461a      	mov	r2, r3
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	781b      	ldrb	r3, [r3, #0]
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	4413      	add	r3, r2
 800dc4c:	881b      	ldrh	r3, [r3, #0]
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dc54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc58:	83fb      	strh	r3, [r7, #30]
 800dc5a:	8bfb      	ldrh	r3, [r7, #30]
 800dc5c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800dc60:	83fb      	strh	r3, [r7, #30]
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	461a      	mov	r2, r3
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	781b      	ldrb	r3, [r3, #0]
 800dc6c:	009b      	lsls	r3, r3, #2
 800dc6e:	441a      	add	r2, r3
 800dc70:	8bfb      	ldrh	r3, [r7, #30]
 800dc72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc82:	b29b      	uxth	r3, r3
 800dc84:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800dc86:	88fb      	ldrh	r3, [r7, #6]
 800dc88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d11f      	bne.n	800dcd0 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	461a      	mov	r2, r3
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	781b      	ldrb	r3, [r3, #0]
 800dc9a:	009b      	lsls	r3, r3, #2
 800dc9c:	4413      	add	r3, r2
 800dc9e:	881b      	ldrh	r3, [r3, #0]
 800dca0:	b29b      	uxth	r3, r3
 800dca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dcaa:	83bb      	strh	r3, [r7, #28]
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	781b      	ldrb	r3, [r3, #0]
 800dcb6:	009b      	lsls	r3, r3, #2
 800dcb8:	441a      	add	r2, r3
 800dcba:	8bbb      	ldrh	r3, [r7, #28]
 800dcbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcc8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800dcd0:	8b7b      	ldrh	r3, [r7, #26]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d008      	beq.n	800dce8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	6818      	ldr	r0, [r3, #0]
 800dcda:	68bb      	ldr	r3, [r7, #8]
 800dcdc:	6959      	ldr	r1, [r3, #20]
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	895a      	ldrh	r2, [r3, #10]
 800dce2:	8b7b      	ldrh	r3, [r7, #26]
 800dce4:	f005 fd80 	bl	80137e8 <USB_ReadPMA>
    }
  }

  return count;
 800dce8:	8b7b      	ldrh	r3, [r7, #26]
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3720      	adds	r7, #32
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}

0800dcf2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800dcf2:	b580      	push	{r7, lr}
 800dcf4:	b0a6      	sub	sp, #152	@ 0x98
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	60f8      	str	r0, [r7, #12]
 800dcfa:	60b9      	str	r1, [r7, #8]
 800dcfc:	4613      	mov	r3, r2
 800dcfe:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800dd00:	88fb      	ldrh	r3, [r7, #6]
 800dd02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	f000 81f7 	beq.w	800e0fa <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	461a      	mov	r2, r3
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	781b      	ldrb	r3, [r3, #0]
 800dd1c:	00db      	lsls	r3, r3, #3
 800dd1e:	4413      	add	r3, r2
 800dd20:	68fa      	ldr	r2, [r7, #12]
 800dd22:	6812      	ldr	r2, [r2, #0]
 800dd24:	4413      	add	r3, r2
 800dd26:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd2a:	881b      	ldrh	r3, [r3, #0]
 800dd2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd30:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	699a      	ldr	r2, [r3, #24]
 800dd38:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dd3c:	429a      	cmp	r2, r3
 800dd3e:	d907      	bls.n	800dd50 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	699a      	ldr	r2, [r3, #24]
 800dd44:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dd48:	1ad2      	subs	r2, r2, r3
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	619a      	str	r2, [r3, #24]
 800dd4e:	e002      	b.n	800dd56 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	2200      	movs	r2, #0
 800dd54:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	699b      	ldr	r3, [r3, #24]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	f040 80e1 	bne.w	800df22 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	785b      	ldrb	r3, [r3, #1]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d126      	bne.n	800ddb6 <HAL_PCD_EP_DB_Transmit+0xc4>
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd76:	b29b      	uxth	r3, r3
 800dd78:	461a      	mov	r2, r3
 800dd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd7c:	4413      	add	r3, r2
 800dd7e:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	781b      	ldrb	r3, [r3, #0]
 800dd84:	00da      	lsls	r2, r3, #3
 800dd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd88:	4413      	add	r3, r2
 800dd8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd92:	881b      	ldrh	r3, [r3, #0]
 800dd94:	b29b      	uxth	r3, r3
 800dd96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd9a:	b29a      	uxth	r2, r3
 800dd9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd9e:	801a      	strh	r2, [r3, #0]
 800dda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dda2:	881b      	ldrh	r3, [r3, #0]
 800dda4:	b29b      	uxth	r3, r3
 800dda6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddae:	b29a      	uxth	r2, r3
 800ddb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddb2:	801a      	strh	r2, [r3, #0]
 800ddb4:	e01a      	b.n	800ddec <HAL_PCD_EP_DB_Transmit+0xfa>
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	785b      	ldrb	r3, [r3, #1]
 800ddba:	2b01      	cmp	r3, #1
 800ddbc:	d116      	bne.n	800ddec <HAL_PCD_EP_DB_Transmit+0xfa>
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ddcc:	b29b      	uxth	r3, r3
 800ddce:	461a      	mov	r2, r3
 800ddd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd2:	4413      	add	r3, r2
 800ddd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	781b      	ldrb	r3, [r3, #0]
 800ddda:	00da      	lsls	r2, r3, #3
 800dddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddde:	4413      	add	r3, r2
 800dde0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dde4:	637b      	str	r3, [r7, #52]	@ 0x34
 800dde6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dde8:	2200      	movs	r2, #0
 800ddea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	785b      	ldrb	r3, [r3, #1]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d126      	bne.n	800de48 <HAL_PCD_EP_DB_Transmit+0x156>
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	623b      	str	r3, [r7, #32]
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de08:	b29b      	uxth	r3, r3
 800de0a:	461a      	mov	r2, r3
 800de0c:	6a3b      	ldr	r3, [r7, #32]
 800de0e:	4413      	add	r3, r2
 800de10:	623b      	str	r3, [r7, #32]
 800de12:	68bb      	ldr	r3, [r7, #8]
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	00da      	lsls	r2, r3, #3
 800de18:	6a3b      	ldr	r3, [r7, #32]
 800de1a:	4413      	add	r3, r2
 800de1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800de20:	61fb      	str	r3, [r7, #28]
 800de22:	69fb      	ldr	r3, [r7, #28]
 800de24:	881b      	ldrh	r3, [r3, #0]
 800de26:	b29b      	uxth	r3, r3
 800de28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800de2c:	b29a      	uxth	r2, r3
 800de2e:	69fb      	ldr	r3, [r7, #28]
 800de30:	801a      	strh	r2, [r3, #0]
 800de32:	69fb      	ldr	r3, [r7, #28]
 800de34:	881b      	ldrh	r3, [r3, #0]
 800de36:	b29b      	uxth	r3, r3
 800de38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de40:	b29a      	uxth	r2, r3
 800de42:	69fb      	ldr	r3, [r7, #28]
 800de44:	801a      	strh	r2, [r3, #0]
 800de46:	e017      	b.n	800de78 <HAL_PCD_EP_DB_Transmit+0x186>
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	785b      	ldrb	r3, [r3, #1]
 800de4c:	2b01      	cmp	r3, #1
 800de4e:	d113      	bne.n	800de78 <HAL_PCD_EP_DB_Transmit+0x186>
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de58:	b29b      	uxth	r3, r3
 800de5a:	461a      	mov	r2, r3
 800de5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de5e:	4413      	add	r3, r2
 800de60:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	781b      	ldrb	r3, [r3, #0]
 800de66:	00da      	lsls	r2, r3, #3
 800de68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de6a:	4413      	add	r3, r2
 800de6c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800de70:	627b      	str	r3, [r7, #36]	@ 0x24
 800de72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de74:	2200      	movs	r2, #0
 800de76:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	78db      	ldrb	r3, [r3, #3]
 800de7c:	2b02      	cmp	r3, #2
 800de7e:	d123      	bne.n	800dec8 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	461a      	mov	r2, r3
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	009b      	lsls	r3, r3, #2
 800de8c:	4413      	add	r3, r2
 800de8e:	881b      	ldrh	r3, [r3, #0]
 800de90:	b29b      	uxth	r3, r3
 800de92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de9a:	837b      	strh	r3, [r7, #26]
 800de9c:	8b7b      	ldrh	r3, [r7, #26]
 800de9e:	f083 0320 	eor.w	r3, r3, #32
 800dea2:	837b      	strh	r3, [r7, #26]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	461a      	mov	r2, r3
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	009b      	lsls	r3, r3, #2
 800deb0:	441a      	add	r2, r3
 800deb2:	8b7b      	ldrh	r3, [r7, #26]
 800deb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800deb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800debc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	781b      	ldrb	r3, [r3, #0]
 800decc:	4619      	mov	r1, r3
 800dece:	68f8      	ldr	r0, [r7, #12]
 800ded0:	f00a fd61 	bl	8018996 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ded4:	88fb      	ldrh	r3, [r7, #6]
 800ded6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d01f      	beq.n	800df1e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	461a      	mov	r2, r3
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	781b      	ldrb	r3, [r3, #0]
 800dee8:	009b      	lsls	r3, r3, #2
 800deea:	4413      	add	r3, r2
 800deec:	881b      	ldrh	r3, [r3, #0]
 800deee:	b29b      	uxth	r3, r3
 800def0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800def4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800def8:	833b      	strh	r3, [r7, #24]
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	461a      	mov	r2, r3
 800df00:	68bb      	ldr	r3, [r7, #8]
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	441a      	add	r2, r3
 800df08:	8b3b      	ldrh	r3, [r7, #24]
 800df0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800df16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df1a:	b29b      	uxth	r3, r3
 800df1c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800df1e:	2300      	movs	r3, #0
 800df20:	e31f      	b.n	800e562 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800df22:	88fb      	ldrh	r3, [r7, #6]
 800df24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d021      	beq.n	800df70 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	461a      	mov	r2, r3
 800df32:	68bb      	ldr	r3, [r7, #8]
 800df34:	781b      	ldrb	r3, [r3, #0]
 800df36:	009b      	lsls	r3, r3, #2
 800df38:	4413      	add	r3, r2
 800df3a:	881b      	ldrh	r3, [r3, #0]
 800df3c:	b29b      	uxth	r3, r3
 800df3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df46:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	461a      	mov	r2, r3
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	781b      	ldrb	r3, [r3, #0]
 800df54:	009b      	lsls	r3, r3, #2
 800df56:	441a      	add	r2, r3
 800df58:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800df5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800df68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df6c:	b29b      	uxth	r3, r3
 800df6e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800df76:	2b01      	cmp	r3, #1
 800df78:	f040 82ca 	bne.w	800e510 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	695a      	ldr	r2, [r3, #20]
 800df80:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800df84:	441a      	add	r2, r3
 800df86:	68bb      	ldr	r3, [r7, #8]
 800df88:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	69da      	ldr	r2, [r3, #28]
 800df8e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800df92:	441a      	add	r2, r3
 800df94:	68bb      	ldr	r3, [r7, #8]
 800df96:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800df98:	68bb      	ldr	r3, [r7, #8]
 800df9a:	6a1a      	ldr	r2, [r3, #32]
 800df9c:	68bb      	ldr	r3, [r7, #8]
 800df9e:	691b      	ldr	r3, [r3, #16]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d309      	bcc.n	800dfb8 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800dfa4:	68bb      	ldr	r3, [r7, #8]
 800dfa6:	691b      	ldr	r3, [r3, #16]
 800dfa8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800dfaa:	68bb      	ldr	r3, [r7, #8]
 800dfac:	6a1a      	ldr	r2, [r3, #32]
 800dfae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dfb0:	1ad2      	subs	r2, r2, r3
 800dfb2:	68bb      	ldr	r3, [r7, #8]
 800dfb4:	621a      	str	r2, [r3, #32]
 800dfb6:	e015      	b.n	800dfe4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	6a1b      	ldr	r3, [r3, #32]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d107      	bne.n	800dfd0 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800dfc0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dfc4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800dfc6:	68bb      	ldr	r3, [r7, #8]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800dfce:	e009      	b.n	800dfe4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800dfd8:	68bb      	ldr	r3, [r7, #8]
 800dfda:	6a1b      	ldr	r3, [r3, #32]
 800dfdc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	785b      	ldrb	r3, [r3, #1]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d15f      	bne.n	800e0ac <HAL_PCD_EP_DB_Transmit+0x3ba>
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	643b      	str	r3, [r7, #64]	@ 0x40
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dffa:	b29b      	uxth	r3, r3
 800dffc:	461a      	mov	r2, r3
 800dffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e000:	4413      	add	r3, r2
 800e002:	643b      	str	r3, [r7, #64]	@ 0x40
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	00da      	lsls	r2, r3, #3
 800e00a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e00c:	4413      	add	r3, r2
 800e00e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e012:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e016:	881b      	ldrh	r3, [r3, #0]
 800e018:	b29b      	uxth	r3, r3
 800e01a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e01e:	b29a      	uxth	r2, r3
 800e020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e022:	801a      	strh	r2, [r3, #0]
 800e024:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e026:	2b00      	cmp	r3, #0
 800e028:	d10a      	bne.n	800e040 <HAL_PCD_EP_DB_Transmit+0x34e>
 800e02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e02c:	881b      	ldrh	r3, [r3, #0]
 800e02e:	b29b      	uxth	r3, r3
 800e030:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e034:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e038:	b29a      	uxth	r2, r3
 800e03a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e03c:	801a      	strh	r2, [r3, #0]
 800e03e:	e051      	b.n	800e0e4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800e040:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e042:	2b3e      	cmp	r3, #62	@ 0x3e
 800e044:	d816      	bhi.n	800e074 <HAL_PCD_EP_DB_Transmit+0x382>
 800e046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e048:	085b      	lsrs	r3, r3, #1
 800e04a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e04c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e04e:	f003 0301 	and.w	r3, r3, #1
 800e052:	2b00      	cmp	r3, #0
 800e054:	d002      	beq.n	800e05c <HAL_PCD_EP_DB_Transmit+0x36a>
 800e056:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e058:	3301      	adds	r3, #1
 800e05a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e05c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e05e:	881b      	ldrh	r3, [r3, #0]
 800e060:	b29a      	uxth	r2, r3
 800e062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e064:	b29b      	uxth	r3, r3
 800e066:	029b      	lsls	r3, r3, #10
 800e068:	b29b      	uxth	r3, r3
 800e06a:	4313      	orrs	r3, r2
 800e06c:	b29a      	uxth	r2, r3
 800e06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e070:	801a      	strh	r2, [r3, #0]
 800e072:	e037      	b.n	800e0e4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800e074:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e076:	095b      	lsrs	r3, r3, #5
 800e078:	653b      	str	r3, [r7, #80]	@ 0x50
 800e07a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e07c:	f003 031f 	and.w	r3, r3, #31
 800e080:	2b00      	cmp	r3, #0
 800e082:	d102      	bne.n	800e08a <HAL_PCD_EP_DB_Transmit+0x398>
 800e084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e086:	3b01      	subs	r3, #1
 800e088:	653b      	str	r3, [r7, #80]	@ 0x50
 800e08a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e08c:	881b      	ldrh	r3, [r3, #0]
 800e08e:	b29a      	uxth	r2, r3
 800e090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e092:	b29b      	uxth	r3, r3
 800e094:	029b      	lsls	r3, r3, #10
 800e096:	b29b      	uxth	r3, r3
 800e098:	4313      	orrs	r3, r2
 800e09a:	b29b      	uxth	r3, r3
 800e09c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0a4:	b29a      	uxth	r2, r3
 800e0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0a8:	801a      	strh	r2, [r3, #0]
 800e0aa:	e01b      	b.n	800e0e4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	785b      	ldrb	r3, [r3, #1]
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d117      	bne.n	800e0e4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0c8:	4413      	add	r3, r2
 800e0ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e0cc:	68bb      	ldr	r3, [r7, #8]
 800e0ce:	781b      	ldrb	r3, [r3, #0]
 800e0d0:	00da      	lsls	r2, r3, #3
 800e0d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0d4:	4413      	add	r3, r2
 800e0d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e0da:	647b      	str	r3, [r7, #68]	@ 0x44
 800e0dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0de:	b29a      	uxth	r2, r3
 800e0e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0e2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	6818      	ldr	r0, [r3, #0]
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	6959      	ldr	r1, [r3, #20]
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	891a      	ldrh	r2, [r3, #8]
 800e0f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0f2:	b29b      	uxth	r3, r3
 800e0f4:	f005 fb35 	bl	8013762 <USB_WritePMA>
 800e0f8:	e20a      	b.n	800e510 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e102:	b29b      	uxth	r3, r3
 800e104:	461a      	mov	r2, r3
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	00db      	lsls	r3, r3, #3
 800e10c:	4413      	add	r3, r2
 800e10e:	68fa      	ldr	r2, [r7, #12]
 800e110:	6812      	ldr	r2, [r2, #0]
 800e112:	4413      	add	r3, r2
 800e114:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e118:	881b      	ldrh	r3, [r3, #0]
 800e11a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e11e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	699a      	ldr	r2, [r3, #24]
 800e126:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e12a:	429a      	cmp	r2, r3
 800e12c:	d307      	bcc.n	800e13e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	699a      	ldr	r2, [r3, #24]
 800e132:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e136:	1ad2      	subs	r2, r2, r3
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	619a      	str	r2, [r3, #24]
 800e13c:	e002      	b.n	800e144 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800e13e:	68bb      	ldr	r3, [r7, #8]
 800e140:	2200      	movs	r2, #0
 800e142:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800e144:	68bb      	ldr	r3, [r7, #8]
 800e146:	699b      	ldr	r3, [r3, #24]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	f040 80f6 	bne.w	800e33a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800e14e:	68bb      	ldr	r3, [r7, #8]
 800e150:	785b      	ldrb	r3, [r3, #1]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d126      	bne.n	800e1a4 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	677b      	str	r3, [r7, #116]	@ 0x74
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e164:	b29b      	uxth	r3, r3
 800e166:	461a      	mov	r2, r3
 800e168:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e16a:	4413      	add	r3, r2
 800e16c:	677b      	str	r3, [r7, #116]	@ 0x74
 800e16e:	68bb      	ldr	r3, [r7, #8]
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	00da      	lsls	r2, r3, #3
 800e174:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e176:	4413      	add	r3, r2
 800e178:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e17c:	673b      	str	r3, [r7, #112]	@ 0x70
 800e17e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e180:	881b      	ldrh	r3, [r3, #0]
 800e182:	b29b      	uxth	r3, r3
 800e184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e188:	b29a      	uxth	r2, r3
 800e18a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e18c:	801a      	strh	r2, [r3, #0]
 800e18e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e190:	881b      	ldrh	r3, [r3, #0]
 800e192:	b29b      	uxth	r3, r3
 800e194:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e198:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e19c:	b29a      	uxth	r2, r3
 800e19e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e1a0:	801a      	strh	r2, [r3, #0]
 800e1a2:	e01a      	b.n	800e1da <HAL_PCD_EP_DB_Transmit+0x4e8>
 800e1a4:	68bb      	ldr	r3, [r7, #8]
 800e1a6:	785b      	ldrb	r3, [r3, #1]
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	d116      	bne.n	800e1da <HAL_PCD_EP_DB_Transmit+0x4e8>
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1ba:	b29b      	uxth	r3, r3
 800e1bc:	461a      	mov	r2, r3
 800e1be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e1c0:	4413      	add	r3, r2
 800e1c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	781b      	ldrb	r3, [r3, #0]
 800e1c8:	00da      	lsls	r2, r3, #3
 800e1ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e1cc:	4413      	add	r3, r2
 800e1ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e1d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e1d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	785b      	ldrb	r3, [r3, #1]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d12f      	bne.n	800e24a <HAL_PCD_EP_DB_Transmit+0x558>
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e202:	4413      	add	r3, r2
 800e204:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e208:	68bb      	ldr	r3, [r7, #8]
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	00da      	lsls	r2, r3, #3
 800e20e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e212:	4413      	add	r3, r2
 800e214:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e218:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e21c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e220:	881b      	ldrh	r3, [r3, #0]
 800e222:	b29b      	uxth	r3, r3
 800e224:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e228:	b29a      	uxth	r2, r3
 800e22a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e22e:	801a      	strh	r2, [r3, #0]
 800e230:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e234:	881b      	ldrh	r3, [r3, #0]
 800e236:	b29b      	uxth	r3, r3
 800e238:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e23c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e240:	b29a      	uxth	r2, r3
 800e242:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e246:	801a      	strh	r2, [r3, #0]
 800e248:	e01c      	b.n	800e284 <HAL_PCD_EP_DB_Transmit+0x592>
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	785b      	ldrb	r3, [r3, #1]
 800e24e:	2b01      	cmp	r3, #1
 800e250:	d118      	bne.n	800e284 <HAL_PCD_EP_DB_Transmit+0x592>
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	461a      	mov	r2, r3
 800e25e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e262:	4413      	add	r3, r2
 800e264:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	781b      	ldrb	r3, [r3, #0]
 800e26c:	00da      	lsls	r2, r3, #3
 800e26e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e272:	4413      	add	r3, r2
 800e274:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e278:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e27c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e280:	2200      	movs	r2, #0
 800e282:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800e284:	68bb      	ldr	r3, [r7, #8]
 800e286:	78db      	ldrb	r3, [r3, #3]
 800e288:	2b02      	cmp	r3, #2
 800e28a:	d127      	bne.n	800e2dc <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	461a      	mov	r2, r3
 800e292:	68bb      	ldr	r3, [r7, #8]
 800e294:	781b      	ldrb	r3, [r3, #0]
 800e296:	009b      	lsls	r3, r3, #2
 800e298:	4413      	add	r3, r2
 800e29a:	881b      	ldrh	r3, [r3, #0]
 800e29c:	b29b      	uxth	r3, r3
 800e29e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2a6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800e2aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e2ae:	f083 0320 	eor.w	r3, r3, #32
 800e2b2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	461a      	mov	r2, r3
 800e2bc:	68bb      	ldr	r3, [r7, #8]
 800e2be:	781b      	ldrb	r3, [r3, #0]
 800e2c0:	009b      	lsls	r3, r3, #2
 800e2c2:	441a      	add	r2, r3
 800e2c4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e2c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2d8:	b29b      	uxth	r3, r3
 800e2da:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	781b      	ldrb	r3, [r3, #0]
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	68f8      	ldr	r0, [r7, #12]
 800e2e4:	f00a fb57 	bl	8018996 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800e2e8:	88fb      	ldrh	r3, [r7, #6]
 800e2ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d121      	bne.n	800e336 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	68bb      	ldr	r3, [r7, #8]
 800e2fa:	781b      	ldrb	r3, [r3, #0]
 800e2fc:	009b      	lsls	r3, r3, #2
 800e2fe:	4413      	add	r3, r2
 800e300:	881b      	ldrh	r3, [r3, #0]
 800e302:	b29b      	uxth	r3, r3
 800e304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e308:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e30c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	461a      	mov	r2, r3
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	781b      	ldrb	r3, [r3, #0]
 800e31a:	009b      	lsls	r3, r3, #2
 800e31c:	441a      	add	r2, r3
 800e31e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e322:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e326:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e32a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e32e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e332:	b29b      	uxth	r3, r3
 800e334:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800e336:	2300      	movs	r3, #0
 800e338:	e113      	b.n	800e562 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800e33a:	88fb      	ldrh	r3, [r7, #6]
 800e33c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e340:	2b00      	cmp	r3, #0
 800e342:	d121      	bne.n	800e388 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	461a      	mov	r2, r3
 800e34a:	68bb      	ldr	r3, [r7, #8]
 800e34c:	781b      	ldrb	r3, [r3, #0]
 800e34e:	009b      	lsls	r3, r3, #2
 800e350:	4413      	add	r3, r2
 800e352:	881b      	ldrh	r3, [r3, #0]
 800e354:	b29b      	uxth	r3, r3
 800e356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e35a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e35e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	461a      	mov	r2, r3
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	009b      	lsls	r3, r3, #2
 800e36e:	441a      	add	r2, r3
 800e370:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e374:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e378:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e37c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e384:	b29b      	uxth	r3, r3
 800e386:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800e388:	68bb      	ldr	r3, [r7, #8]
 800e38a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800e38e:	2b01      	cmp	r3, #1
 800e390:	f040 80be 	bne.w	800e510 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800e394:	68bb      	ldr	r3, [r7, #8]
 800e396:	695a      	ldr	r2, [r3, #20]
 800e398:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e39c:	441a      	add	r2, r3
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	69da      	ldr	r2, [r3, #28]
 800e3a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e3aa:	441a      	add	r2, r3
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	6a1a      	ldr	r2, [r3, #32]
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	691b      	ldr	r3, [r3, #16]
 800e3b8:	429a      	cmp	r2, r3
 800e3ba:	d309      	bcc.n	800e3d0 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800e3bc:	68bb      	ldr	r3, [r7, #8]
 800e3be:	691b      	ldr	r3, [r3, #16]
 800e3c0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	6a1a      	ldr	r2, [r3, #32]
 800e3c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e3c8:	1ad2      	subs	r2, r2, r3
 800e3ca:	68bb      	ldr	r3, [r7, #8]
 800e3cc:	621a      	str	r2, [r3, #32]
 800e3ce:	e015      	b.n	800e3fc <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800e3d0:	68bb      	ldr	r3, [r7, #8]
 800e3d2:	6a1b      	ldr	r3, [r3, #32]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d107      	bne.n	800e3e8 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800e3d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e3dc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800e3de:	68bb      	ldr	r3, [r7, #8]
 800e3e0:	2200      	movs	r2, #0
 800e3e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800e3e6:	e009      	b.n	800e3fc <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800e3e8:	68bb      	ldr	r3, [r7, #8]
 800e3ea:	6a1b      	ldr	r3, [r3, #32]
 800e3ec:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800e3ee:	68bb      	ldr	r3, [r7, #8]
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800e3f4:	68bb      	ldr	r3, [r7, #8]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	785b      	ldrb	r3, [r3, #1]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d15f      	bne.n	800e4ca <HAL_PCD_EP_DB_Transmit+0x7d8>
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e418:	b29b      	uxth	r3, r3
 800e41a:	461a      	mov	r2, r3
 800e41c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e41e:	4413      	add	r3, r2
 800e420:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e422:	68bb      	ldr	r3, [r7, #8]
 800e424:	781b      	ldrb	r3, [r3, #0]
 800e426:	00da      	lsls	r2, r3, #3
 800e428:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e42a:	4413      	add	r3, r2
 800e42c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e430:	667b      	str	r3, [r7, #100]	@ 0x64
 800e432:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	b29b      	uxth	r3, r3
 800e438:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e43c:	b29a      	uxth	r2, r3
 800e43e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e440:	801a      	strh	r2, [r3, #0]
 800e442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e444:	2b00      	cmp	r3, #0
 800e446:	d10a      	bne.n	800e45e <HAL_PCD_EP_DB_Transmit+0x76c>
 800e448:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e44a:	881b      	ldrh	r3, [r3, #0]
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e452:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e456:	b29a      	uxth	r2, r3
 800e458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e45a:	801a      	strh	r2, [r3, #0]
 800e45c:	e04e      	b.n	800e4fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800e45e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e460:	2b3e      	cmp	r3, #62	@ 0x3e
 800e462:	d816      	bhi.n	800e492 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800e464:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e466:	085b      	lsrs	r3, r3, #1
 800e468:	663b      	str	r3, [r7, #96]	@ 0x60
 800e46a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e46c:	f003 0301 	and.w	r3, r3, #1
 800e470:	2b00      	cmp	r3, #0
 800e472:	d002      	beq.n	800e47a <HAL_PCD_EP_DB_Transmit+0x788>
 800e474:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e476:	3301      	adds	r3, #1
 800e478:	663b      	str	r3, [r7, #96]	@ 0x60
 800e47a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e47c:	881b      	ldrh	r3, [r3, #0]
 800e47e:	b29a      	uxth	r2, r3
 800e480:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e482:	b29b      	uxth	r3, r3
 800e484:	029b      	lsls	r3, r3, #10
 800e486:	b29b      	uxth	r3, r3
 800e488:	4313      	orrs	r3, r2
 800e48a:	b29a      	uxth	r2, r3
 800e48c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e48e:	801a      	strh	r2, [r3, #0]
 800e490:	e034      	b.n	800e4fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800e492:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e494:	095b      	lsrs	r3, r3, #5
 800e496:	663b      	str	r3, [r7, #96]	@ 0x60
 800e498:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e49a:	f003 031f 	and.w	r3, r3, #31
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d102      	bne.n	800e4a8 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800e4a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4a4:	3b01      	subs	r3, #1
 800e4a6:	663b      	str	r3, [r7, #96]	@ 0x60
 800e4a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e4aa:	881b      	ldrh	r3, [r3, #0]
 800e4ac:	b29a      	uxth	r2, r3
 800e4ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4b0:	b29b      	uxth	r3, r3
 800e4b2:	029b      	lsls	r3, r3, #10
 800e4b4:	b29b      	uxth	r3, r3
 800e4b6:	4313      	orrs	r3, r2
 800e4b8:	b29b      	uxth	r3, r3
 800e4ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4c2:	b29a      	uxth	r2, r3
 800e4c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e4c6:	801a      	strh	r2, [r3, #0]
 800e4c8:	e018      	b.n	800e4fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	785b      	ldrb	r3, [r3, #1]
 800e4ce:	2b01      	cmp	r3, #1
 800e4d0:	d114      	bne.n	800e4fc <HAL_PCD_EP_DB_Transmit+0x80a>
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e4da:	b29b      	uxth	r3, r3
 800e4dc:	461a      	mov	r2, r3
 800e4de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e4e0:	4413      	add	r3, r2
 800e4e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	781b      	ldrb	r3, [r3, #0]
 800e4e8:	00da      	lsls	r2, r3, #3
 800e4ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e4ec:	4413      	add	r3, r2
 800e4ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e4f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e4f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e4f6:	b29a      	uxth	r2, r3
 800e4f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4fa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	6818      	ldr	r0, [r3, #0]
 800e500:	68bb      	ldr	r3, [r7, #8]
 800e502:	6959      	ldr	r1, [r3, #20]
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	895a      	ldrh	r2, [r3, #10]
 800e508:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	f005 f929 	bl	8013762 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	461a      	mov	r2, r3
 800e516:	68bb      	ldr	r3, [r7, #8]
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	009b      	lsls	r3, r3, #2
 800e51c:	4413      	add	r3, r2
 800e51e:	881b      	ldrh	r3, [r3, #0]
 800e520:	b29b      	uxth	r3, r3
 800e522:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e526:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e52a:	82fb      	strh	r3, [r7, #22]
 800e52c:	8afb      	ldrh	r3, [r7, #22]
 800e52e:	f083 0310 	eor.w	r3, r3, #16
 800e532:	82fb      	strh	r3, [r7, #22]
 800e534:	8afb      	ldrh	r3, [r7, #22]
 800e536:	f083 0320 	eor.w	r3, r3, #32
 800e53a:	82fb      	strh	r3, [r7, #22]
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	461a      	mov	r2, r3
 800e542:	68bb      	ldr	r3, [r7, #8]
 800e544:	781b      	ldrb	r3, [r3, #0]
 800e546:	009b      	lsls	r3, r3, #2
 800e548:	441a      	add	r2, r3
 800e54a:	8afb      	ldrh	r3, [r7, #22]
 800e54c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e550:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e554:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e558:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e55c:	b29b      	uxth	r3, r3
 800e55e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800e560:	2300      	movs	r3, #0
}
 800e562:	4618      	mov	r0, r3
 800e564:	3798      	adds	r7, #152	@ 0x98
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}

0800e56a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800e56a:	b480      	push	{r7}
 800e56c:	b087      	sub	sp, #28
 800e56e:	af00      	add	r7, sp, #0
 800e570:	60f8      	str	r0, [r7, #12]
 800e572:	607b      	str	r3, [r7, #4]
 800e574:	460b      	mov	r3, r1
 800e576:	817b      	strh	r3, [r7, #10]
 800e578:	4613      	mov	r3, r2
 800e57a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800e57c:	897b      	ldrh	r3, [r7, #10]
 800e57e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e582:	b29b      	uxth	r3, r3
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00b      	beq.n	800e5a0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e588:	897b      	ldrh	r3, [r7, #10]
 800e58a:	f003 0207 	and.w	r2, r3, #7
 800e58e:	4613      	mov	r3, r2
 800e590:	009b      	lsls	r3, r3, #2
 800e592:	4413      	add	r3, r2
 800e594:	00db      	lsls	r3, r3, #3
 800e596:	3310      	adds	r3, #16
 800e598:	68fa      	ldr	r2, [r7, #12]
 800e59a:	4413      	add	r3, r2
 800e59c:	617b      	str	r3, [r7, #20]
 800e59e:	e009      	b.n	800e5b4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800e5a0:	897a      	ldrh	r2, [r7, #10]
 800e5a2:	4613      	mov	r3, r2
 800e5a4:	009b      	lsls	r3, r3, #2
 800e5a6:	4413      	add	r3, r2
 800e5a8:	00db      	lsls	r3, r3, #3
 800e5aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e5ae:	68fa      	ldr	r2, [r7, #12]
 800e5b0:	4413      	add	r3, r2
 800e5b2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800e5b4:	893b      	ldrh	r3, [r7, #8]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d107      	bne.n	800e5ca <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	2200      	movs	r2, #0
 800e5be:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	b29a      	uxth	r2, r3
 800e5c4:	697b      	ldr	r3, [r7, #20]
 800e5c6:	80da      	strh	r2, [r3, #6]
 800e5c8:	e00b      	b.n	800e5e2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800e5ca:	697b      	ldr	r3, [r7, #20]
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	b29a      	uxth	r2, r3
 800e5d4:	697b      	ldr	r3, [r7, #20]
 800e5d6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	0c1b      	lsrs	r3, r3, #16
 800e5dc:	b29a      	uxth	r2, r3
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e5e2:	2300      	movs	r3, #0
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	371c      	adds	r7, #28
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ee:	4770      	bx	lr

0800e5f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800e5f0:	b480      	push	{r7}
 800e5f2:	b085      	sub	sp, #20
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2201      	movs	r2, #1
 800e602:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	2200      	movs	r2, #0
 800e60a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800e614:	b29b      	uxth	r3, r3
 800e616:	f043 0301 	orr.w	r3, r3, #1
 800e61a:	b29a      	uxth	r2, r3
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800e628:	b29b      	uxth	r3, r3
 800e62a:	f043 0302 	orr.w	r3, r3, #2
 800e62e:	b29a      	uxth	r2, r3
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800e636:	2300      	movs	r3, #0
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3714      	adds	r7, #20
 800e63c:	46bd      	mov	sp, r7
 800e63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e642:	4770      	bx	lr

0800e644 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800e644:	b480      	push	{r7}
 800e646:	b085      	sub	sp, #20
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d141      	bne.n	800e6d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800e652:	4b4b      	ldr	r3, [pc, #300]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e65a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e65e:	d131      	bne.n	800e6c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800e660:	4b47      	ldr	r3, [pc, #284]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e666:	4a46      	ldr	r2, [pc, #280]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e66c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800e670:	4b43      	ldr	r3, [pc, #268]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800e678:	4a41      	ldr	r2, [pc, #260]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e67a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e67e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800e680:	4b40      	ldr	r3, [pc, #256]	@ (800e784 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	2232      	movs	r2, #50	@ 0x32
 800e686:	fb02 f303 	mul.w	r3, r2, r3
 800e68a:	4a3f      	ldr	r2, [pc, #252]	@ (800e788 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800e68c:	fba2 2303 	umull	r2, r3, r2, r3
 800e690:	0c9b      	lsrs	r3, r3, #18
 800e692:	3301      	adds	r3, #1
 800e694:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800e696:	e002      	b.n	800e69e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	3b01      	subs	r3, #1
 800e69c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800e69e:	4b38      	ldr	r3, [pc, #224]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6a0:	695b      	ldr	r3, [r3, #20]
 800e6a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e6a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e6aa:	d102      	bne.n	800e6b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d1f2      	bne.n	800e698 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800e6b2:	4b33      	ldr	r3, [pc, #204]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6b4:	695b      	ldr	r3, [r3, #20]
 800e6b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e6ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e6be:	d158      	bne.n	800e772 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800e6c0:	2303      	movs	r3, #3
 800e6c2:	e057      	b.n	800e774 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800e6c4:	4b2e      	ldr	r3, [pc, #184]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e6ca:	4a2d      	ldr	r2, [pc, #180]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e6d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800e6d4:	e04d      	b.n	800e772 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e6dc:	d141      	bne.n	800e762 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800e6de:	4b28      	ldr	r3, [pc, #160]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e6e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e6ea:	d131      	bne.n	800e750 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800e6ec:	4b24      	ldr	r3, [pc, #144]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e6f2:	4a23      	ldr	r2, [pc, #140]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e6f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800e6fc:	4b20      	ldr	r3, [pc, #128]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800e704:	4a1e      	ldr	r2, [pc, #120]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e706:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e70a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800e70c:	4b1d      	ldr	r3, [pc, #116]	@ (800e784 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	2232      	movs	r2, #50	@ 0x32
 800e712:	fb02 f303 	mul.w	r3, r2, r3
 800e716:	4a1c      	ldr	r2, [pc, #112]	@ (800e788 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800e718:	fba2 2303 	umull	r2, r3, r2, r3
 800e71c:	0c9b      	lsrs	r3, r3, #18
 800e71e:	3301      	adds	r3, #1
 800e720:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800e722:	e002      	b.n	800e72a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	3b01      	subs	r3, #1
 800e728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800e72a:	4b15      	ldr	r3, [pc, #84]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e72c:	695b      	ldr	r3, [r3, #20]
 800e72e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e736:	d102      	bne.n	800e73e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d1f2      	bne.n	800e724 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800e73e:	4b10      	ldr	r3, [pc, #64]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e740:	695b      	ldr	r3, [r3, #20]
 800e742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e74a:	d112      	bne.n	800e772 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800e74c:	2303      	movs	r3, #3
 800e74e:	e011      	b.n	800e774 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800e750:	4b0b      	ldr	r3, [pc, #44]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e756:	4a0a      	ldr	r2, [pc, #40]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e75c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800e760:	e007      	b.n	800e772 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800e762:	4b07      	ldr	r3, [pc, #28]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800e76a:	4a05      	ldr	r2, [pc, #20]	@ (800e780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800e76c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e770:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800e772:	2300      	movs	r3, #0
}
 800e774:	4618      	mov	r0, r3
 800e776:	3714      	adds	r7, #20
 800e778:	46bd      	mov	sp, r7
 800e77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77e:	4770      	bx	lr
 800e780:	40007000 	.word	0x40007000
 800e784:	20000004 	.word	0x20000004
 800e788:	431bde83 	.word	0x431bde83

0800e78c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800e78c:	b480      	push	{r7}
 800e78e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800e790:	4b05      	ldr	r3, [pc, #20]	@ (800e7a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800e792:	689b      	ldr	r3, [r3, #8]
 800e794:	4a04      	ldr	r2, [pc, #16]	@ (800e7a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800e796:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e79a:	6093      	str	r3, [r2, #8]
}
 800e79c:	bf00      	nop
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a4:	4770      	bx	lr
 800e7a6:	bf00      	nop
 800e7a8:	40007000 	.word	0x40007000

0800e7ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b088      	sub	sp, #32
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d101      	bne.n	800e7be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e7ba:	2301      	movs	r3, #1
 800e7bc:	e2fe      	b.n	800edbc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	f003 0301 	and.w	r3, r3, #1
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d075      	beq.n	800e8b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e7ca:	4b97      	ldr	r3, [pc, #604]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e7cc:	689b      	ldr	r3, [r3, #8]
 800e7ce:	f003 030c 	and.w	r3, r3, #12
 800e7d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e7d4:	4b94      	ldr	r3, [pc, #592]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	f003 0303 	and.w	r3, r3, #3
 800e7dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800e7de:	69bb      	ldr	r3, [r7, #24]
 800e7e0:	2b0c      	cmp	r3, #12
 800e7e2:	d102      	bne.n	800e7ea <HAL_RCC_OscConfig+0x3e>
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	2b03      	cmp	r3, #3
 800e7e8:	d002      	beq.n	800e7f0 <HAL_RCC_OscConfig+0x44>
 800e7ea:	69bb      	ldr	r3, [r7, #24]
 800e7ec:	2b08      	cmp	r3, #8
 800e7ee:	d10b      	bne.n	800e808 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e7f0:	4b8d      	ldr	r3, [pc, #564]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d05b      	beq.n	800e8b4 <HAL_RCC_OscConfig+0x108>
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d157      	bne.n	800e8b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800e804:	2301      	movs	r3, #1
 800e806:	e2d9      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	685b      	ldr	r3, [r3, #4]
 800e80c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e810:	d106      	bne.n	800e820 <HAL_RCC_OscConfig+0x74>
 800e812:	4b85      	ldr	r3, [pc, #532]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	4a84      	ldr	r2, [pc, #528]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e81c:	6013      	str	r3, [r2, #0]
 800e81e:	e01d      	b.n	800e85c <HAL_RCC_OscConfig+0xb0>
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	685b      	ldr	r3, [r3, #4]
 800e824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e828:	d10c      	bne.n	800e844 <HAL_RCC_OscConfig+0x98>
 800e82a:	4b7f      	ldr	r3, [pc, #508]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	4a7e      	ldr	r2, [pc, #504]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e834:	6013      	str	r3, [r2, #0]
 800e836:	4b7c      	ldr	r3, [pc, #496]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	4a7b      	ldr	r2, [pc, #492]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e83c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e840:	6013      	str	r3, [r2, #0]
 800e842:	e00b      	b.n	800e85c <HAL_RCC_OscConfig+0xb0>
 800e844:	4b78      	ldr	r3, [pc, #480]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	4a77      	ldr	r2, [pc, #476]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e84a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e84e:	6013      	str	r3, [r2, #0]
 800e850:	4b75      	ldr	r3, [pc, #468]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	4a74      	ldr	r2, [pc, #464]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e85a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d013      	beq.n	800e88c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e864:	f7fa fdd6 	bl	8009414 <HAL_GetTick>
 800e868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e86a:	e008      	b.n	800e87e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e86c:	f7fa fdd2 	bl	8009414 <HAL_GetTick>
 800e870:	4602      	mov	r2, r0
 800e872:	693b      	ldr	r3, [r7, #16]
 800e874:	1ad3      	subs	r3, r2, r3
 800e876:	2b64      	cmp	r3, #100	@ 0x64
 800e878:	d901      	bls.n	800e87e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800e87a:	2303      	movs	r3, #3
 800e87c:	e29e      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e87e:	4b6a      	ldr	r3, [pc, #424]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e886:	2b00      	cmp	r3, #0
 800e888:	d0f0      	beq.n	800e86c <HAL_RCC_OscConfig+0xc0>
 800e88a:	e014      	b.n	800e8b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e88c:	f7fa fdc2 	bl	8009414 <HAL_GetTick>
 800e890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e892:	e008      	b.n	800e8a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e894:	f7fa fdbe 	bl	8009414 <HAL_GetTick>
 800e898:	4602      	mov	r2, r0
 800e89a:	693b      	ldr	r3, [r7, #16]
 800e89c:	1ad3      	subs	r3, r2, r3
 800e89e:	2b64      	cmp	r3, #100	@ 0x64
 800e8a0:	d901      	bls.n	800e8a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e8a2:	2303      	movs	r3, #3
 800e8a4:	e28a      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e8a6:	4b60      	ldr	r3, [pc, #384]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d1f0      	bne.n	800e894 <HAL_RCC_OscConfig+0xe8>
 800e8b2:	e000      	b.n	800e8b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e8b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	f003 0302 	and.w	r3, r3, #2
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d075      	beq.n	800e9ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e8c2:	4b59      	ldr	r3, [pc, #356]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e8c4:	689b      	ldr	r3, [r3, #8]
 800e8c6:	f003 030c 	and.w	r3, r3, #12
 800e8ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e8cc:	4b56      	ldr	r3, [pc, #344]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e8ce:	68db      	ldr	r3, [r3, #12]
 800e8d0:	f003 0303 	and.w	r3, r3, #3
 800e8d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800e8d6:	69bb      	ldr	r3, [r7, #24]
 800e8d8:	2b0c      	cmp	r3, #12
 800e8da:	d102      	bne.n	800e8e2 <HAL_RCC_OscConfig+0x136>
 800e8dc:	697b      	ldr	r3, [r7, #20]
 800e8de:	2b02      	cmp	r3, #2
 800e8e0:	d002      	beq.n	800e8e8 <HAL_RCC_OscConfig+0x13c>
 800e8e2:	69bb      	ldr	r3, [r7, #24]
 800e8e4:	2b04      	cmp	r3, #4
 800e8e6:	d11f      	bne.n	800e928 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e8e8:	4b4f      	ldr	r3, [pc, #316]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d005      	beq.n	800e900 <HAL_RCC_OscConfig+0x154>
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	68db      	ldr	r3, [r3, #12]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d101      	bne.n	800e900 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	e25d      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e900:	4b49      	ldr	r3, [pc, #292]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e902:	685b      	ldr	r3, [r3, #4]
 800e904:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	691b      	ldr	r3, [r3, #16]
 800e90c:	061b      	lsls	r3, r3, #24
 800e90e:	4946      	ldr	r1, [pc, #280]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e910:	4313      	orrs	r3, r2
 800e912:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800e914:	4b45      	ldr	r3, [pc, #276]	@ (800ea2c <HAL_RCC_OscConfig+0x280>)
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	4618      	mov	r0, r3
 800e91a:	f7fa fd2f 	bl	800937c <HAL_InitTick>
 800e91e:	4603      	mov	r3, r0
 800e920:	2b00      	cmp	r3, #0
 800e922:	d043      	beq.n	800e9ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800e924:	2301      	movs	r3, #1
 800e926:	e249      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	68db      	ldr	r3, [r3, #12]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d023      	beq.n	800e978 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e930:	4b3d      	ldr	r3, [pc, #244]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	4a3c      	ldr	r2, [pc, #240]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e93a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e93c:	f7fa fd6a 	bl	8009414 <HAL_GetTick>
 800e940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e942:	e008      	b.n	800e956 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e944:	f7fa fd66 	bl	8009414 <HAL_GetTick>
 800e948:	4602      	mov	r2, r0
 800e94a:	693b      	ldr	r3, [r7, #16]
 800e94c:	1ad3      	subs	r3, r2, r3
 800e94e:	2b02      	cmp	r3, #2
 800e950:	d901      	bls.n	800e956 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e952:	2303      	movs	r3, #3
 800e954:	e232      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e956:	4b34      	ldr	r3, [pc, #208]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d0f0      	beq.n	800e944 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e962:	4b31      	ldr	r3, [pc, #196]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e964:	685b      	ldr	r3, [r3, #4]
 800e966:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	691b      	ldr	r3, [r3, #16]
 800e96e:	061b      	lsls	r3, r3, #24
 800e970:	492d      	ldr	r1, [pc, #180]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e972:	4313      	orrs	r3, r2
 800e974:	604b      	str	r3, [r1, #4]
 800e976:	e01a      	b.n	800e9ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e978:	4b2b      	ldr	r3, [pc, #172]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	4a2a      	ldr	r2, [pc, #168]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e97e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e984:	f7fa fd46 	bl	8009414 <HAL_GetTick>
 800e988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e98a:	e008      	b.n	800e99e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e98c:	f7fa fd42 	bl	8009414 <HAL_GetTick>
 800e990:	4602      	mov	r2, r0
 800e992:	693b      	ldr	r3, [r7, #16]
 800e994:	1ad3      	subs	r3, r2, r3
 800e996:	2b02      	cmp	r3, #2
 800e998:	d901      	bls.n	800e99e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800e99a:	2303      	movs	r3, #3
 800e99c:	e20e      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e99e:	4b22      	ldr	r3, [pc, #136]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d1f0      	bne.n	800e98c <HAL_RCC_OscConfig+0x1e0>
 800e9aa:	e000      	b.n	800e9ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e9ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	f003 0308 	and.w	r3, r3, #8
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d041      	beq.n	800ea3e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	695b      	ldr	r3, [r3, #20]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d01c      	beq.n	800e9fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e9c2:	4b19      	ldr	r3, [pc, #100]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e9c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e9c8:	4a17      	ldr	r2, [pc, #92]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e9ca:	f043 0301 	orr.w	r3, r3, #1
 800e9ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e9d2:	f7fa fd1f 	bl	8009414 <HAL_GetTick>
 800e9d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e9d8:	e008      	b.n	800e9ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e9da:	f7fa fd1b 	bl	8009414 <HAL_GetTick>
 800e9de:	4602      	mov	r2, r0
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	1ad3      	subs	r3, r2, r3
 800e9e4:	2b02      	cmp	r3, #2
 800e9e6:	d901      	bls.n	800e9ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800e9e8:	2303      	movs	r3, #3
 800e9ea:	e1e7      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e9ec:	4b0e      	ldr	r3, [pc, #56]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e9ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e9f2:	f003 0302 	and.w	r3, r3, #2
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d0ef      	beq.n	800e9da <HAL_RCC_OscConfig+0x22e>
 800e9fa:	e020      	b.n	800ea3e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e9fc:	4b0a      	ldr	r3, [pc, #40]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800e9fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ea02:	4a09      	ldr	r2, [pc, #36]	@ (800ea28 <HAL_RCC_OscConfig+0x27c>)
 800ea04:	f023 0301 	bic.w	r3, r3, #1
 800ea08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea0c:	f7fa fd02 	bl	8009414 <HAL_GetTick>
 800ea10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ea12:	e00d      	b.n	800ea30 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ea14:	f7fa fcfe 	bl	8009414 <HAL_GetTick>
 800ea18:	4602      	mov	r2, r0
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	1ad3      	subs	r3, r2, r3
 800ea1e:	2b02      	cmp	r3, #2
 800ea20:	d906      	bls.n	800ea30 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ea22:	2303      	movs	r3, #3
 800ea24:	e1ca      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
 800ea26:	bf00      	nop
 800ea28:	40021000 	.word	0x40021000
 800ea2c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ea30:	4b8c      	ldr	r3, [pc, #560]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ea32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ea36:	f003 0302 	and.w	r3, r3, #2
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d1ea      	bne.n	800ea14 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	f003 0304 	and.w	r3, r3, #4
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	f000 80a6 	beq.w	800eb98 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ea50:	4b84      	ldr	r3, [pc, #528]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ea52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d101      	bne.n	800ea60 <HAL_RCC_OscConfig+0x2b4>
 800ea5c:	2301      	movs	r3, #1
 800ea5e:	e000      	b.n	800ea62 <HAL_RCC_OscConfig+0x2b6>
 800ea60:	2300      	movs	r3, #0
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d00d      	beq.n	800ea82 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ea66:	4b7f      	ldr	r3, [pc, #508]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ea68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea6a:	4a7e      	ldr	r2, [pc, #504]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ea6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ea70:	6593      	str	r3, [r2, #88]	@ 0x58
 800ea72:	4b7c      	ldr	r3, [pc, #496]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ea74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea7a:	60fb      	str	r3, [r7, #12]
 800ea7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ea7e:	2301      	movs	r3, #1
 800ea80:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ea82:	4b79      	ldr	r3, [pc, #484]	@ (800ec68 <HAL_RCC_OscConfig+0x4bc>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d118      	bne.n	800eac0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ea8e:	4b76      	ldr	r3, [pc, #472]	@ (800ec68 <HAL_RCC_OscConfig+0x4bc>)
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	4a75      	ldr	r2, [pc, #468]	@ (800ec68 <HAL_RCC_OscConfig+0x4bc>)
 800ea94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ea98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ea9a:	f7fa fcbb 	bl	8009414 <HAL_GetTick>
 800ea9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800eaa0:	e008      	b.n	800eab4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800eaa2:	f7fa fcb7 	bl	8009414 <HAL_GetTick>
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	693b      	ldr	r3, [r7, #16]
 800eaaa:	1ad3      	subs	r3, r2, r3
 800eaac:	2b02      	cmp	r3, #2
 800eaae:	d901      	bls.n	800eab4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800eab0:	2303      	movs	r3, #3
 800eab2:	e183      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800eab4:	4b6c      	ldr	r3, [pc, #432]	@ (800ec68 <HAL_RCC_OscConfig+0x4bc>)
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d0f0      	beq.n	800eaa2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	689b      	ldr	r3, [r3, #8]
 800eac4:	2b01      	cmp	r3, #1
 800eac6:	d108      	bne.n	800eada <HAL_RCC_OscConfig+0x32e>
 800eac8:	4b66      	ldr	r3, [pc, #408]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eaca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eace:	4a65      	ldr	r2, [pc, #404]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ead0:	f043 0301 	orr.w	r3, r3, #1
 800ead4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ead8:	e024      	b.n	800eb24 <HAL_RCC_OscConfig+0x378>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	689b      	ldr	r3, [r3, #8]
 800eade:	2b05      	cmp	r3, #5
 800eae0:	d110      	bne.n	800eb04 <HAL_RCC_OscConfig+0x358>
 800eae2:	4b60      	ldr	r3, [pc, #384]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eae8:	4a5e      	ldr	r2, [pc, #376]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eaea:	f043 0304 	orr.w	r3, r3, #4
 800eaee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800eaf2:	4b5c      	ldr	r3, [pc, #368]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eaf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eaf8:	4a5a      	ldr	r2, [pc, #360]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eafa:	f043 0301 	orr.w	r3, r3, #1
 800eafe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800eb02:	e00f      	b.n	800eb24 <HAL_RCC_OscConfig+0x378>
 800eb04:	4b57      	ldr	r3, [pc, #348]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb0a:	4a56      	ldr	r2, [pc, #344]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb0c:	f023 0301 	bic.w	r3, r3, #1
 800eb10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800eb14:	4b53      	ldr	r3, [pc, #332]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb1a:	4a52      	ldr	r2, [pc, #328]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb1c:	f023 0304 	bic.w	r3, r3, #4
 800eb20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	689b      	ldr	r3, [r3, #8]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d016      	beq.n	800eb5a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb2c:	f7fa fc72 	bl	8009414 <HAL_GetTick>
 800eb30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800eb32:	e00a      	b.n	800eb4a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eb34:	f7fa fc6e 	bl	8009414 <HAL_GetTick>
 800eb38:	4602      	mov	r2, r0
 800eb3a:	693b      	ldr	r3, [r7, #16]
 800eb3c:	1ad3      	subs	r3, r2, r3
 800eb3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d901      	bls.n	800eb4a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800eb46:	2303      	movs	r3, #3
 800eb48:	e138      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800eb4a:	4b46      	ldr	r3, [pc, #280]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb50:	f003 0302 	and.w	r3, r3, #2
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d0ed      	beq.n	800eb34 <HAL_RCC_OscConfig+0x388>
 800eb58:	e015      	b.n	800eb86 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb5a:	f7fa fc5b 	bl	8009414 <HAL_GetTick>
 800eb5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800eb60:	e00a      	b.n	800eb78 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eb62:	f7fa fc57 	bl	8009414 <HAL_GetTick>
 800eb66:	4602      	mov	r2, r0
 800eb68:	693b      	ldr	r3, [r7, #16]
 800eb6a:	1ad3      	subs	r3, r2, r3
 800eb6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb70:	4293      	cmp	r3, r2
 800eb72:	d901      	bls.n	800eb78 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800eb74:	2303      	movs	r3, #3
 800eb76:	e121      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800eb78:	4b3a      	ldr	r3, [pc, #232]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb7e:	f003 0302 	and.w	r3, r3, #2
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d1ed      	bne.n	800eb62 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800eb86:	7ffb      	ldrb	r3, [r7, #31]
 800eb88:	2b01      	cmp	r3, #1
 800eb8a:	d105      	bne.n	800eb98 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800eb8c:	4b35      	ldr	r3, [pc, #212]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb90:	4a34      	ldr	r2, [pc, #208]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800eb92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eb96:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	f003 0320 	and.w	r3, r3, #32
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d03c      	beq.n	800ec1e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	699b      	ldr	r3, [r3, #24]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d01c      	beq.n	800ebe6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ebac:	4b2d      	ldr	r3, [pc, #180]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ebae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ebb2:	4a2c      	ldr	r2, [pc, #176]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ebb4:	f043 0301 	orr.w	r3, r3, #1
 800ebb8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ebbc:	f7fa fc2a 	bl	8009414 <HAL_GetTick>
 800ebc0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ebc2:	e008      	b.n	800ebd6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ebc4:	f7fa fc26 	bl	8009414 <HAL_GetTick>
 800ebc8:	4602      	mov	r2, r0
 800ebca:	693b      	ldr	r3, [r7, #16]
 800ebcc:	1ad3      	subs	r3, r2, r3
 800ebce:	2b02      	cmp	r3, #2
 800ebd0:	d901      	bls.n	800ebd6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ebd2:	2303      	movs	r3, #3
 800ebd4:	e0f2      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ebd6:	4b23      	ldr	r3, [pc, #140]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ebd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ebdc:	f003 0302 	and.w	r3, r3, #2
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d0ef      	beq.n	800ebc4 <HAL_RCC_OscConfig+0x418>
 800ebe4:	e01b      	b.n	800ec1e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ebe6:	4b1f      	ldr	r3, [pc, #124]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ebe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ebec:	4a1d      	ldr	r2, [pc, #116]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ebee:	f023 0301 	bic.w	r3, r3, #1
 800ebf2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ebf6:	f7fa fc0d 	bl	8009414 <HAL_GetTick>
 800ebfa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ebfc:	e008      	b.n	800ec10 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ebfe:	f7fa fc09 	bl	8009414 <HAL_GetTick>
 800ec02:	4602      	mov	r2, r0
 800ec04:	693b      	ldr	r3, [r7, #16]
 800ec06:	1ad3      	subs	r3, r2, r3
 800ec08:	2b02      	cmp	r3, #2
 800ec0a:	d901      	bls.n	800ec10 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ec0c:	2303      	movs	r3, #3
 800ec0e:	e0d5      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ec10:	4b14      	ldr	r3, [pc, #80]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ec12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ec16:	f003 0302 	and.w	r3, r3, #2
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d1ef      	bne.n	800ebfe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	69db      	ldr	r3, [r3, #28]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	f000 80c9 	beq.w	800edba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ec28:	4b0e      	ldr	r3, [pc, #56]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ec2a:	689b      	ldr	r3, [r3, #8]
 800ec2c:	f003 030c 	and.w	r3, r3, #12
 800ec30:	2b0c      	cmp	r3, #12
 800ec32:	f000 8083 	beq.w	800ed3c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	69db      	ldr	r3, [r3, #28]
 800ec3a:	2b02      	cmp	r3, #2
 800ec3c:	d15e      	bne.n	800ecfc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ec3e:	4b09      	ldr	r3, [pc, #36]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	4a08      	ldr	r2, [pc, #32]	@ (800ec64 <HAL_RCC_OscConfig+0x4b8>)
 800ec44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ec48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec4a:	f7fa fbe3 	bl	8009414 <HAL_GetTick>
 800ec4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ec50:	e00c      	b.n	800ec6c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ec52:	f7fa fbdf 	bl	8009414 <HAL_GetTick>
 800ec56:	4602      	mov	r2, r0
 800ec58:	693b      	ldr	r3, [r7, #16]
 800ec5a:	1ad3      	subs	r3, r2, r3
 800ec5c:	2b02      	cmp	r3, #2
 800ec5e:	d905      	bls.n	800ec6c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800ec60:	2303      	movs	r3, #3
 800ec62:	e0ab      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
 800ec64:	40021000 	.word	0x40021000
 800ec68:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ec6c:	4b55      	ldr	r3, [pc, #340]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d1ec      	bne.n	800ec52 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ec78:	4b52      	ldr	r3, [pc, #328]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ec7a:	68da      	ldr	r2, [r3, #12]
 800ec7c:	4b52      	ldr	r3, [pc, #328]	@ (800edc8 <HAL_RCC_OscConfig+0x61c>)
 800ec7e:	4013      	ands	r3, r2
 800ec80:	687a      	ldr	r2, [r7, #4]
 800ec82:	6a11      	ldr	r1, [r2, #32]
 800ec84:	687a      	ldr	r2, [r7, #4]
 800ec86:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ec88:	3a01      	subs	r2, #1
 800ec8a:	0112      	lsls	r2, r2, #4
 800ec8c:	4311      	orrs	r1, r2
 800ec8e:	687a      	ldr	r2, [r7, #4]
 800ec90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ec92:	0212      	lsls	r2, r2, #8
 800ec94:	4311      	orrs	r1, r2
 800ec96:	687a      	ldr	r2, [r7, #4]
 800ec98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ec9a:	0852      	lsrs	r2, r2, #1
 800ec9c:	3a01      	subs	r2, #1
 800ec9e:	0552      	lsls	r2, r2, #21
 800eca0:	4311      	orrs	r1, r2
 800eca2:	687a      	ldr	r2, [r7, #4]
 800eca4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800eca6:	0852      	lsrs	r2, r2, #1
 800eca8:	3a01      	subs	r2, #1
 800ecaa:	0652      	lsls	r2, r2, #25
 800ecac:	4311      	orrs	r1, r2
 800ecae:	687a      	ldr	r2, [r7, #4]
 800ecb0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ecb2:	06d2      	lsls	r2, r2, #27
 800ecb4:	430a      	orrs	r2, r1
 800ecb6:	4943      	ldr	r1, [pc, #268]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecb8:	4313      	orrs	r3, r2
 800ecba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ecbc:	4b41      	ldr	r3, [pc, #260]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	4a40      	ldr	r2, [pc, #256]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ecc6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ecc8:	4b3e      	ldr	r3, [pc, #248]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecca:	68db      	ldr	r3, [r3, #12]
 800eccc:	4a3d      	ldr	r2, [pc, #244]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ecd2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ecd4:	f7fa fb9e 	bl	8009414 <HAL_GetTick>
 800ecd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ecda:	e008      	b.n	800ecee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ecdc:	f7fa fb9a 	bl	8009414 <HAL_GetTick>
 800ece0:	4602      	mov	r2, r0
 800ece2:	693b      	ldr	r3, [r7, #16]
 800ece4:	1ad3      	subs	r3, r2, r3
 800ece6:	2b02      	cmp	r3, #2
 800ece8:	d901      	bls.n	800ecee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ecea:	2303      	movs	r3, #3
 800ecec:	e066      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ecee:	4b35      	ldr	r3, [pc, #212]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d0f0      	beq.n	800ecdc <HAL_RCC_OscConfig+0x530>
 800ecfa:	e05e      	b.n	800edba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ecfc:	4b31      	ldr	r3, [pc, #196]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	4a30      	ldr	r2, [pc, #192]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ed02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ed06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ed08:	f7fa fb84 	bl	8009414 <HAL_GetTick>
 800ed0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ed0e:	e008      	b.n	800ed22 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ed10:	f7fa fb80 	bl	8009414 <HAL_GetTick>
 800ed14:	4602      	mov	r2, r0
 800ed16:	693b      	ldr	r3, [r7, #16]
 800ed18:	1ad3      	subs	r3, r2, r3
 800ed1a:	2b02      	cmp	r3, #2
 800ed1c:	d901      	bls.n	800ed22 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800ed1e:	2303      	movs	r3, #3
 800ed20:	e04c      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ed22:	4b28      	ldr	r3, [pc, #160]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d1f0      	bne.n	800ed10 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800ed2e:	4b25      	ldr	r3, [pc, #148]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ed30:	68da      	ldr	r2, [r3, #12]
 800ed32:	4924      	ldr	r1, [pc, #144]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ed34:	4b25      	ldr	r3, [pc, #148]	@ (800edcc <HAL_RCC_OscConfig+0x620>)
 800ed36:	4013      	ands	r3, r2
 800ed38:	60cb      	str	r3, [r1, #12]
 800ed3a:	e03e      	b.n	800edba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	69db      	ldr	r3, [r3, #28]
 800ed40:	2b01      	cmp	r3, #1
 800ed42:	d101      	bne.n	800ed48 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800ed44:	2301      	movs	r3, #1
 800ed46:	e039      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ed48:	4b1e      	ldr	r3, [pc, #120]	@ (800edc4 <HAL_RCC_OscConfig+0x618>)
 800ed4a:	68db      	ldr	r3, [r3, #12]
 800ed4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	f003 0203 	and.w	r2, r3, #3
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	6a1b      	ldr	r3, [r3, #32]
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d12c      	bne.n	800edb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ed5c:	697b      	ldr	r3, [r7, #20]
 800ed5e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed66:	3b01      	subs	r3, #1
 800ed68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ed6a:	429a      	cmp	r2, r3
 800ed6c:	d123      	bne.n	800edb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed78:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d11b      	bne.n	800edb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed88:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ed8a:	429a      	cmp	r2, r3
 800ed8c:	d113      	bne.n	800edb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed98:	085b      	lsrs	r3, r3, #1
 800ed9a:	3b01      	subs	r3, #1
 800ed9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d109      	bne.n	800edb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800edac:	085b      	lsrs	r3, r3, #1
 800edae:	3b01      	subs	r3, #1
 800edb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800edb2:	429a      	cmp	r2, r3
 800edb4:	d001      	beq.n	800edba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800edb6:	2301      	movs	r3, #1
 800edb8:	e000      	b.n	800edbc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800edba:	2300      	movs	r3, #0
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	3720      	adds	r7, #32
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bd80      	pop	{r7, pc}
 800edc4:	40021000 	.word	0x40021000
 800edc8:	019f800c 	.word	0x019f800c
 800edcc:	feeefffc 	.word	0xfeeefffc

0800edd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b086      	sub	sp, #24
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
 800edd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800edda:	2300      	movs	r3, #0
 800eddc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d101      	bne.n	800ede8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ede4:	2301      	movs	r3, #1
 800ede6:	e11e      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ede8:	4b91      	ldr	r3, [pc, #580]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	f003 030f 	and.w	r3, r3, #15
 800edf0:	683a      	ldr	r2, [r7, #0]
 800edf2:	429a      	cmp	r2, r3
 800edf4:	d910      	bls.n	800ee18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800edf6:	4b8e      	ldr	r3, [pc, #568]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f023 020f 	bic.w	r2, r3, #15
 800edfe:	498c      	ldr	r1, [pc, #560]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800ee00:	683b      	ldr	r3, [r7, #0]
 800ee02:	4313      	orrs	r3, r2
 800ee04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ee06:	4b8a      	ldr	r3, [pc, #552]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	f003 030f 	and.w	r3, r3, #15
 800ee0e:	683a      	ldr	r2, [r7, #0]
 800ee10:	429a      	cmp	r2, r3
 800ee12:	d001      	beq.n	800ee18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ee14:	2301      	movs	r3, #1
 800ee16:	e106      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	f003 0301 	and.w	r3, r3, #1
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d073      	beq.n	800ef0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	685b      	ldr	r3, [r3, #4]
 800ee28:	2b03      	cmp	r3, #3
 800ee2a:	d129      	bne.n	800ee80 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ee2c:	4b81      	ldr	r3, [pc, #516]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d101      	bne.n	800ee3c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ee38:	2301      	movs	r3, #1
 800ee3a:	e0f4      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ee3c:	f000 f99e 	bl	800f17c <RCC_GetSysClockFreqFromPLLSource>
 800ee40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ee42:	693b      	ldr	r3, [r7, #16]
 800ee44:	4a7c      	ldr	r2, [pc, #496]	@ (800f038 <HAL_RCC_ClockConfig+0x268>)
 800ee46:	4293      	cmp	r3, r2
 800ee48:	d93f      	bls.n	800eeca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ee4a:	4b7a      	ldr	r3, [pc, #488]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ee4c:	689b      	ldr	r3, [r3, #8]
 800ee4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d009      	beq.n	800ee6a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d033      	beq.n	800eeca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d12f      	bne.n	800eeca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ee6a:	4b72      	ldr	r3, [pc, #456]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ee6c:	689b      	ldr	r3, [r3, #8]
 800ee6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ee72:	4a70      	ldr	r2, [pc, #448]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ee74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee78:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ee7a:	2380      	movs	r3, #128	@ 0x80
 800ee7c:	617b      	str	r3, [r7, #20]
 800ee7e:	e024      	b.n	800eeca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	685b      	ldr	r3, [r3, #4]
 800ee84:	2b02      	cmp	r3, #2
 800ee86:	d107      	bne.n	800ee98 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ee88:	4b6a      	ldr	r3, [pc, #424]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d109      	bne.n	800eea8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ee94:	2301      	movs	r3, #1
 800ee96:	e0c6      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ee98:	4b66      	ldr	r3, [pc, #408]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d101      	bne.n	800eea8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800eea4:	2301      	movs	r3, #1
 800eea6:	e0be      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800eea8:	f000 f8ce 	bl	800f048 <HAL_RCC_GetSysClockFreq>
 800eeac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	4a61      	ldr	r2, [pc, #388]	@ (800f038 <HAL_RCC_ClockConfig+0x268>)
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	d909      	bls.n	800eeca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800eeb6:	4b5f      	ldr	r3, [pc, #380]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800eeb8:	689b      	ldr	r3, [r3, #8]
 800eeba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eebe:	4a5d      	ldr	r2, [pc, #372]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800eec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eec4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800eec6:	2380      	movs	r3, #128	@ 0x80
 800eec8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800eeca:	4b5a      	ldr	r3, [pc, #360]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800eecc:	689b      	ldr	r3, [r3, #8]
 800eece:	f023 0203 	bic.w	r2, r3, #3
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	685b      	ldr	r3, [r3, #4]
 800eed6:	4957      	ldr	r1, [pc, #348]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800eed8:	4313      	orrs	r3, r2
 800eeda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eedc:	f7fa fa9a 	bl	8009414 <HAL_GetTick>
 800eee0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eee2:	e00a      	b.n	800eefa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800eee4:	f7fa fa96 	bl	8009414 <HAL_GetTick>
 800eee8:	4602      	mov	r2, r0
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	1ad3      	subs	r3, r2, r3
 800eeee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eef2:	4293      	cmp	r3, r2
 800eef4:	d901      	bls.n	800eefa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800eef6:	2303      	movs	r3, #3
 800eef8:	e095      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eefa:	4b4e      	ldr	r3, [pc, #312]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800eefc:	689b      	ldr	r3, [r3, #8]
 800eefe:	f003 020c 	and.w	r2, r3, #12
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	685b      	ldr	r3, [r3, #4]
 800ef06:	009b      	lsls	r3, r3, #2
 800ef08:	429a      	cmp	r2, r3
 800ef0a:	d1eb      	bne.n	800eee4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f003 0302 	and.w	r3, r3, #2
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d023      	beq.n	800ef60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	f003 0304 	and.w	r3, r3, #4
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d005      	beq.n	800ef30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ef24:	4b43      	ldr	r3, [pc, #268]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef26:	689b      	ldr	r3, [r3, #8]
 800ef28:	4a42      	ldr	r2, [pc, #264]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ef2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	f003 0308 	and.w	r3, r3, #8
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d007      	beq.n	800ef4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ef3c:	4b3d      	ldr	r3, [pc, #244]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef3e:	689b      	ldr	r3, [r3, #8]
 800ef40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ef44:	4a3b      	ldr	r2, [pc, #236]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ef4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ef4c:	4b39      	ldr	r3, [pc, #228]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	689b      	ldr	r3, [r3, #8]
 800ef58:	4936      	ldr	r1, [pc, #216]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef5a:	4313      	orrs	r3, r2
 800ef5c:	608b      	str	r3, [r1, #8]
 800ef5e:	e008      	b.n	800ef72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	2b80      	cmp	r3, #128	@ 0x80
 800ef64:	d105      	bne.n	800ef72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ef66:	4b33      	ldr	r3, [pc, #204]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef68:	689b      	ldr	r3, [r3, #8]
 800ef6a:	4a32      	ldr	r2, [pc, #200]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800ef6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ef70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ef72:	4b2f      	ldr	r3, [pc, #188]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f003 030f 	and.w	r3, r3, #15
 800ef7a:	683a      	ldr	r2, [r7, #0]
 800ef7c:	429a      	cmp	r2, r3
 800ef7e:	d21d      	bcs.n	800efbc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ef80:	4b2b      	ldr	r3, [pc, #172]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	f023 020f 	bic.w	r2, r3, #15
 800ef88:	4929      	ldr	r1, [pc, #164]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	4313      	orrs	r3, r2
 800ef8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ef90:	f7fa fa40 	bl	8009414 <HAL_GetTick>
 800ef94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ef96:	e00a      	b.n	800efae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ef98:	f7fa fa3c 	bl	8009414 <HAL_GetTick>
 800ef9c:	4602      	mov	r2, r0
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	1ad3      	subs	r3, r2, r3
 800efa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800efa6:	4293      	cmp	r3, r2
 800efa8:	d901      	bls.n	800efae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800efaa:	2303      	movs	r3, #3
 800efac:	e03b      	b.n	800f026 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800efae:	4b20      	ldr	r3, [pc, #128]	@ (800f030 <HAL_RCC_ClockConfig+0x260>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	f003 030f 	and.w	r3, r3, #15
 800efb6:	683a      	ldr	r2, [r7, #0]
 800efb8:	429a      	cmp	r2, r3
 800efba:	d1ed      	bne.n	800ef98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	f003 0304 	and.w	r3, r3, #4
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d008      	beq.n	800efda <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800efc8:	4b1a      	ldr	r3, [pc, #104]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800efca:	689b      	ldr	r3, [r3, #8]
 800efcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	68db      	ldr	r3, [r3, #12]
 800efd4:	4917      	ldr	r1, [pc, #92]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800efd6:	4313      	orrs	r3, r2
 800efd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	f003 0308 	and.w	r3, r3, #8
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d009      	beq.n	800effa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800efe6:	4b13      	ldr	r3, [pc, #76]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800efe8:	689b      	ldr	r3, [r3, #8]
 800efea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	691b      	ldr	r3, [r3, #16]
 800eff2:	00db      	lsls	r3, r3, #3
 800eff4:	490f      	ldr	r1, [pc, #60]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800eff6:	4313      	orrs	r3, r2
 800eff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800effa:	f000 f825 	bl	800f048 <HAL_RCC_GetSysClockFreq>
 800effe:	4602      	mov	r2, r0
 800f000:	4b0c      	ldr	r3, [pc, #48]	@ (800f034 <HAL_RCC_ClockConfig+0x264>)
 800f002:	689b      	ldr	r3, [r3, #8]
 800f004:	091b      	lsrs	r3, r3, #4
 800f006:	f003 030f 	and.w	r3, r3, #15
 800f00a:	490c      	ldr	r1, [pc, #48]	@ (800f03c <HAL_RCC_ClockConfig+0x26c>)
 800f00c:	5ccb      	ldrb	r3, [r1, r3]
 800f00e:	f003 031f 	and.w	r3, r3, #31
 800f012:	fa22 f303 	lsr.w	r3, r2, r3
 800f016:	4a0a      	ldr	r2, [pc, #40]	@ (800f040 <HAL_RCC_ClockConfig+0x270>)
 800f018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800f01a:	4b0a      	ldr	r3, [pc, #40]	@ (800f044 <HAL_RCC_ClockConfig+0x274>)
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	4618      	mov	r0, r3
 800f020:	f7fa f9ac 	bl	800937c <HAL_InitTick>
 800f024:	4603      	mov	r3, r0
}
 800f026:	4618      	mov	r0, r3
 800f028:	3718      	adds	r7, #24
 800f02a:	46bd      	mov	sp, r7
 800f02c:	bd80      	pop	{r7, pc}
 800f02e:	bf00      	nop
 800f030:	40022000 	.word	0x40022000
 800f034:	40021000 	.word	0x40021000
 800f038:	04c4b400 	.word	0x04c4b400
 800f03c:	0801ddc8 	.word	0x0801ddc8
 800f040:	20000004 	.word	0x20000004
 800f044:	2000000c 	.word	0x2000000c

0800f048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f048:	b480      	push	{r7}
 800f04a:	b087      	sub	sp, #28
 800f04c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800f04e:	4b2c      	ldr	r3, [pc, #176]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f050:	689b      	ldr	r3, [r3, #8]
 800f052:	f003 030c 	and.w	r3, r3, #12
 800f056:	2b04      	cmp	r3, #4
 800f058:	d102      	bne.n	800f060 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800f05a:	4b2a      	ldr	r3, [pc, #168]	@ (800f104 <HAL_RCC_GetSysClockFreq+0xbc>)
 800f05c:	613b      	str	r3, [r7, #16]
 800f05e:	e047      	b.n	800f0f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800f060:	4b27      	ldr	r3, [pc, #156]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f062:	689b      	ldr	r3, [r3, #8]
 800f064:	f003 030c 	and.w	r3, r3, #12
 800f068:	2b08      	cmp	r3, #8
 800f06a:	d102      	bne.n	800f072 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800f06c:	4b26      	ldr	r3, [pc, #152]	@ (800f108 <HAL_RCC_GetSysClockFreq+0xc0>)
 800f06e:	613b      	str	r3, [r7, #16]
 800f070:	e03e      	b.n	800f0f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800f072:	4b23      	ldr	r3, [pc, #140]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f074:	689b      	ldr	r3, [r3, #8]
 800f076:	f003 030c 	and.w	r3, r3, #12
 800f07a:	2b0c      	cmp	r3, #12
 800f07c:	d136      	bne.n	800f0ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800f07e:	4b20      	ldr	r3, [pc, #128]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f080:	68db      	ldr	r3, [r3, #12]
 800f082:	f003 0303 	and.w	r3, r3, #3
 800f086:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800f088:	4b1d      	ldr	r3, [pc, #116]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f08a:	68db      	ldr	r3, [r3, #12]
 800f08c:	091b      	lsrs	r3, r3, #4
 800f08e:	f003 030f 	and.w	r3, r3, #15
 800f092:	3301      	adds	r3, #1
 800f094:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	2b03      	cmp	r3, #3
 800f09a:	d10c      	bne.n	800f0b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800f09c:	4a1a      	ldr	r2, [pc, #104]	@ (800f108 <HAL_RCC_GetSysClockFreq+0xc0>)
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0a4:	4a16      	ldr	r2, [pc, #88]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f0a6:	68d2      	ldr	r2, [r2, #12]
 800f0a8:	0a12      	lsrs	r2, r2, #8
 800f0aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f0ae:	fb02 f303 	mul.w	r3, r2, r3
 800f0b2:	617b      	str	r3, [r7, #20]
      break;
 800f0b4:	e00c      	b.n	800f0d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800f0b6:	4a13      	ldr	r2, [pc, #76]	@ (800f104 <HAL_RCC_GetSysClockFreq+0xbc>)
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0be:	4a10      	ldr	r2, [pc, #64]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f0c0:	68d2      	ldr	r2, [r2, #12]
 800f0c2:	0a12      	lsrs	r2, r2, #8
 800f0c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f0c8:	fb02 f303 	mul.w	r3, r2, r3
 800f0cc:	617b      	str	r3, [r7, #20]
      break;
 800f0ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800f0d0:	4b0b      	ldr	r3, [pc, #44]	@ (800f100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800f0d2:	68db      	ldr	r3, [r3, #12]
 800f0d4:	0e5b      	lsrs	r3, r3, #25
 800f0d6:	f003 0303 	and.w	r3, r3, #3
 800f0da:	3301      	adds	r3, #1
 800f0dc:	005b      	lsls	r3, r3, #1
 800f0de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800f0e0:	697a      	ldr	r2, [r7, #20]
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0e8:	613b      	str	r3, [r7, #16]
 800f0ea:	e001      	b.n	800f0f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800f0f0:	693b      	ldr	r3, [r7, #16]
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	371c      	adds	r7, #28
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fc:	4770      	bx	lr
 800f0fe:	bf00      	nop
 800f100:	40021000 	.word	0x40021000
 800f104:	00f42400 	.word	0x00f42400
 800f108:	007a1200 	.word	0x007a1200

0800f10c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f10c:	b480      	push	{r7}
 800f10e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f110:	4b03      	ldr	r3, [pc, #12]	@ (800f120 <HAL_RCC_GetHCLKFreq+0x14>)
 800f112:	681b      	ldr	r3, [r3, #0]
}
 800f114:	4618      	mov	r0, r3
 800f116:	46bd      	mov	sp, r7
 800f118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11c:	4770      	bx	lr
 800f11e:	bf00      	nop
 800f120:	20000004 	.word	0x20000004

0800f124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f124:	b580      	push	{r7, lr}
 800f126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800f128:	f7ff fff0 	bl	800f10c <HAL_RCC_GetHCLKFreq>
 800f12c:	4602      	mov	r2, r0
 800f12e:	4b06      	ldr	r3, [pc, #24]	@ (800f148 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f130:	689b      	ldr	r3, [r3, #8]
 800f132:	0a1b      	lsrs	r3, r3, #8
 800f134:	f003 0307 	and.w	r3, r3, #7
 800f138:	4904      	ldr	r1, [pc, #16]	@ (800f14c <HAL_RCC_GetPCLK1Freq+0x28>)
 800f13a:	5ccb      	ldrb	r3, [r1, r3]
 800f13c:	f003 031f 	and.w	r3, r3, #31
 800f140:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f144:	4618      	mov	r0, r3
 800f146:	bd80      	pop	{r7, pc}
 800f148:	40021000 	.word	0x40021000
 800f14c:	0801ddd8 	.word	0x0801ddd8

0800f150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800f154:	f7ff ffda 	bl	800f10c <HAL_RCC_GetHCLKFreq>
 800f158:	4602      	mov	r2, r0
 800f15a:	4b06      	ldr	r3, [pc, #24]	@ (800f174 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f15c:	689b      	ldr	r3, [r3, #8]
 800f15e:	0adb      	lsrs	r3, r3, #11
 800f160:	f003 0307 	and.w	r3, r3, #7
 800f164:	4904      	ldr	r1, [pc, #16]	@ (800f178 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f166:	5ccb      	ldrb	r3, [r1, r3]
 800f168:	f003 031f 	and.w	r3, r3, #31
 800f16c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f170:	4618      	mov	r0, r3
 800f172:	bd80      	pop	{r7, pc}
 800f174:	40021000 	.word	0x40021000
 800f178:	0801ddd8 	.word	0x0801ddd8

0800f17c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800f17c:	b480      	push	{r7}
 800f17e:	b087      	sub	sp, #28
 800f180:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800f182:	4b1e      	ldr	r3, [pc, #120]	@ (800f1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800f184:	68db      	ldr	r3, [r3, #12]
 800f186:	f003 0303 	and.w	r3, r3, #3
 800f18a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800f18c:	4b1b      	ldr	r3, [pc, #108]	@ (800f1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800f18e:	68db      	ldr	r3, [r3, #12]
 800f190:	091b      	lsrs	r3, r3, #4
 800f192:	f003 030f 	and.w	r3, r3, #15
 800f196:	3301      	adds	r3, #1
 800f198:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800f19a:	693b      	ldr	r3, [r7, #16]
 800f19c:	2b03      	cmp	r3, #3
 800f19e:	d10c      	bne.n	800f1ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800f1a0:	4a17      	ldr	r2, [pc, #92]	@ (800f200 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1a8:	4a14      	ldr	r2, [pc, #80]	@ (800f1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800f1aa:	68d2      	ldr	r2, [r2, #12]
 800f1ac:	0a12      	lsrs	r2, r2, #8
 800f1ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f1b2:	fb02 f303 	mul.w	r3, r2, r3
 800f1b6:	617b      	str	r3, [r7, #20]
    break;
 800f1b8:	e00c      	b.n	800f1d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800f1ba:	4a12      	ldr	r2, [pc, #72]	@ (800f204 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1c2:	4a0e      	ldr	r2, [pc, #56]	@ (800f1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800f1c4:	68d2      	ldr	r2, [r2, #12]
 800f1c6:	0a12      	lsrs	r2, r2, #8
 800f1c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f1cc:	fb02 f303 	mul.w	r3, r2, r3
 800f1d0:	617b      	str	r3, [r7, #20]
    break;
 800f1d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800f1d4:	4b09      	ldr	r3, [pc, #36]	@ (800f1fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800f1d6:	68db      	ldr	r3, [r3, #12]
 800f1d8:	0e5b      	lsrs	r3, r3, #25
 800f1da:	f003 0303 	and.w	r3, r3, #3
 800f1de:	3301      	adds	r3, #1
 800f1e0:	005b      	lsls	r3, r3, #1
 800f1e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800f1e4:	697a      	ldr	r2, [r7, #20]
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800f1ee:	687b      	ldr	r3, [r7, #4]
}
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	371c      	adds	r7, #28
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fa:	4770      	bx	lr
 800f1fc:	40021000 	.word	0x40021000
 800f200:	007a1200 	.word	0x007a1200
 800f204:	00f42400 	.word	0x00f42400

0800f208 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b086      	sub	sp, #24
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f210:	2300      	movs	r3, #0
 800f212:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f214:	2300      	movs	r3, #0
 800f216:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800f220:	2b00      	cmp	r3, #0
 800f222:	f000 8098 	beq.w	800f356 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800f226:	2300      	movs	r3, #0
 800f228:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f22a:	4b43      	ldr	r3, [pc, #268]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f22c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f22e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f232:	2b00      	cmp	r3, #0
 800f234:	d10d      	bne.n	800f252 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f236:	4b40      	ldr	r3, [pc, #256]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f23a:	4a3f      	ldr	r2, [pc, #252]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f23c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f240:	6593      	str	r3, [r2, #88]	@ 0x58
 800f242:	4b3d      	ldr	r3, [pc, #244]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f24a:	60bb      	str	r3, [r7, #8]
 800f24c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800f24e:	2301      	movs	r3, #1
 800f250:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f252:	4b3a      	ldr	r3, [pc, #232]	@ (800f33c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	4a39      	ldr	r2, [pc, #228]	@ (800f33c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800f258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f25c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f25e:	f7fa f8d9 	bl	8009414 <HAL_GetTick>
 800f262:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f264:	e009      	b.n	800f27a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f266:	f7fa f8d5 	bl	8009414 <HAL_GetTick>
 800f26a:	4602      	mov	r2, r0
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	1ad3      	subs	r3, r2, r3
 800f270:	2b02      	cmp	r3, #2
 800f272:	d902      	bls.n	800f27a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800f274:	2303      	movs	r3, #3
 800f276:	74fb      	strb	r3, [r7, #19]
        break;
 800f278:	e005      	b.n	800f286 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f27a:	4b30      	ldr	r3, [pc, #192]	@ (800f33c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f282:	2b00      	cmp	r3, #0
 800f284:	d0ef      	beq.n	800f266 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800f286:	7cfb      	ldrb	r3, [r7, #19]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d159      	bne.n	800f340 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800f28c:	4b2a      	ldr	r3, [pc, #168]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f28e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f292:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f296:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d01e      	beq.n	800f2dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2a2:	697a      	ldr	r2, [r7, #20]
 800f2a4:	429a      	cmp	r2, r3
 800f2a6:	d019      	beq.n	800f2dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800f2a8:	4b23      	ldr	r3, [pc, #140]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f2aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f2b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f2b4:	4b20      	ldr	r3, [pc, #128]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f2b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2ba:	4a1f      	ldr	r2, [pc, #124]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f2bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f2c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f2c4:	4b1c      	ldr	r3, [pc, #112]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f2c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2ca:	4a1b      	ldr	r2, [pc, #108]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f2cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f2d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800f2d4:	4a18      	ldr	r2, [pc, #96]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f2d6:	697b      	ldr	r3, [r7, #20]
 800f2d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800f2dc:	697b      	ldr	r3, [r7, #20]
 800f2de:	f003 0301 	and.w	r3, r3, #1
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d016      	beq.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f2e6:	f7fa f895 	bl	8009414 <HAL_GetTick>
 800f2ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800f2ec:	e00b      	b.n	800f306 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f2ee:	f7fa f891 	bl	8009414 <HAL_GetTick>
 800f2f2:	4602      	mov	r2, r0
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	1ad3      	subs	r3, r2, r3
 800f2f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f2fc:	4293      	cmp	r3, r2
 800f2fe:	d902      	bls.n	800f306 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800f300:	2303      	movs	r3, #3
 800f302:	74fb      	strb	r3, [r7, #19]
            break;
 800f304:	e006      	b.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800f306:	4b0c      	ldr	r3, [pc, #48]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f30c:	f003 0302 	and.w	r3, r3, #2
 800f310:	2b00      	cmp	r3, #0
 800f312:	d0ec      	beq.n	800f2ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800f314:	7cfb      	ldrb	r3, [r7, #19]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d10b      	bne.n	800f332 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f31a:	4b07      	ldr	r3, [pc, #28]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f320:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f328:	4903      	ldr	r1, [pc, #12]	@ (800f338 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800f32a:	4313      	orrs	r3, r2
 800f32c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800f330:	e008      	b.n	800f344 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f332:	7cfb      	ldrb	r3, [r7, #19]
 800f334:	74bb      	strb	r3, [r7, #18]
 800f336:	e005      	b.n	800f344 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800f338:	40021000 	.word	0x40021000
 800f33c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f340:	7cfb      	ldrb	r3, [r7, #19]
 800f342:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f344:	7c7b      	ldrb	r3, [r7, #17]
 800f346:	2b01      	cmp	r3, #1
 800f348:	d105      	bne.n	800f356 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f34a:	4ba6      	ldr	r3, [pc, #664]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f34c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f34e:	4aa5      	ldr	r2, [pc, #660]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f350:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f354:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	f003 0301 	and.w	r3, r3, #1
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d00a      	beq.n	800f378 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800f362:	4ba0      	ldr	r3, [pc, #640]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f368:	f023 0203 	bic.w	r2, r3, #3
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	685b      	ldr	r3, [r3, #4]
 800f370:	499c      	ldr	r1, [pc, #624]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f372:	4313      	orrs	r3, r2
 800f374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f003 0302 	and.w	r3, r3, #2
 800f380:	2b00      	cmp	r3, #0
 800f382:	d00a      	beq.n	800f39a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800f384:	4b97      	ldr	r3, [pc, #604]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f38a:	f023 020c 	bic.w	r2, r3, #12
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	689b      	ldr	r3, [r3, #8]
 800f392:	4994      	ldr	r1, [pc, #592]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f394:	4313      	orrs	r3, r2
 800f396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	f003 0304 	and.w	r3, r3, #4
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d00a      	beq.n	800f3bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800f3a6:	4b8f      	ldr	r3, [pc, #572]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f3a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	68db      	ldr	r3, [r3, #12]
 800f3b4:	498b      	ldr	r1, [pc, #556]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f3b6:	4313      	orrs	r3, r2
 800f3b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f003 0308 	and.w	r3, r3, #8
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d00a      	beq.n	800f3de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800f3c8:	4b86      	ldr	r3, [pc, #536]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f3ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	691b      	ldr	r3, [r3, #16]
 800f3d6:	4983      	ldr	r1, [pc, #524]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f3d8:	4313      	orrs	r3, r2
 800f3da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	f003 0320 	and.w	r3, r3, #32
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d00a      	beq.n	800f400 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800f3ea:	4b7e      	ldr	r3, [pc, #504]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f3ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3f0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	695b      	ldr	r3, [r3, #20]
 800f3f8:	497a      	ldr	r1, [pc, #488]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f3fa:	4313      	orrs	r3, r2
 800f3fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d00a      	beq.n	800f422 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800f40c:	4b75      	ldr	r3, [pc, #468]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f40e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f412:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	699b      	ldr	r3, [r3, #24]
 800f41a:	4972      	ldr	r1, [pc, #456]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f41c:	4313      	orrs	r3, r2
 800f41e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d00a      	beq.n	800f444 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800f42e:	4b6d      	ldr	r3, [pc, #436]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f434:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	69db      	ldr	r3, [r3, #28]
 800f43c:	4969      	ldr	r1, [pc, #420]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f43e:	4313      	orrs	r3, r2
 800f440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d00a      	beq.n	800f466 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800f450:	4b64      	ldr	r3, [pc, #400]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f456:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	6a1b      	ldr	r3, [r3, #32]
 800f45e:	4961      	ldr	r1, [pc, #388]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f460:	4313      	orrs	r3, r2
 800f462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d00a      	beq.n	800f488 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f472:	4b5c      	ldr	r3, [pc, #368]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f478:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f480:	4958      	ldr	r1, [pc, #352]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f482:	4313      	orrs	r3, r2
 800f484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f490:	2b00      	cmp	r3, #0
 800f492:	d015      	beq.n	800f4c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f494:	4b53      	ldr	r3, [pc, #332]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f49a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4a2:	4950      	ldr	r1, [pc, #320]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4a4:	4313      	orrs	r3, r2
 800f4a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f4b2:	d105      	bne.n	800f4c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800f4b4:	4b4b      	ldr	r3, [pc, #300]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4b6:	68db      	ldr	r3, [r3, #12]
 800f4b8:	4a4a      	ldr	r2, [pc, #296]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f4be:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d015      	beq.n	800f4f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800f4cc:	4b45      	ldr	r3, [pc, #276]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4da:	4942      	ldr	r1, [pc, #264]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4dc:	4313      	orrs	r3, r2
 800f4de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f4ea:	d105      	bne.n	800f4f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800f4ec:	4b3d      	ldr	r3, [pc, #244]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4ee:	68db      	ldr	r3, [r3, #12]
 800f4f0:	4a3c      	ldr	r2, [pc, #240]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f4f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f4f6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f500:	2b00      	cmp	r3, #0
 800f502:	d015      	beq.n	800f530 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800f504:	4b37      	ldr	r3, [pc, #220]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f50a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f512:	4934      	ldr	r1, [pc, #208]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f514:	4313      	orrs	r3, r2
 800f516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f51e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f522:	d105      	bne.n	800f530 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800f524:	4b2f      	ldr	r3, [pc, #188]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f526:	68db      	ldr	r3, [r3, #12]
 800f528:	4a2e      	ldr	r2, [pc, #184]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f52a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f52e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d015      	beq.n	800f568 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f53c:	4b29      	ldr	r3, [pc, #164]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f53e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f542:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f54a:	4926      	ldr	r1, [pc, #152]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f54c:	4313      	orrs	r3, r2
 800f54e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f556:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f55a:	d105      	bne.n	800f568 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800f55c:	4b21      	ldr	r3, [pc, #132]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f55e:	68db      	ldr	r3, [r3, #12]
 800f560:	4a20      	ldr	r2, [pc, #128]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f566:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f570:	2b00      	cmp	r3, #0
 800f572:	d015      	beq.n	800f5a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f574:	4b1b      	ldr	r3, [pc, #108]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f57a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f582:	4918      	ldr	r1, [pc, #96]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f584:	4313      	orrs	r3, r2
 800f586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f58e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f592:	d105      	bne.n	800f5a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800f594:	4b13      	ldr	r3, [pc, #76]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f596:	68db      	ldr	r3, [r3, #12]
 800f598:	4a12      	ldr	r2, [pc, #72]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f59a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f59e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d015      	beq.n	800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800f5ac:	4b0d      	ldr	r3, [pc, #52]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f5ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f5b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5ba:	490a      	ldr	r1, [pc, #40]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f5bc:	4313      	orrs	r3, r2
 800f5be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f5ca:	d105      	bne.n	800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800f5cc:	4b05      	ldr	r3, [pc, #20]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f5ce:	68db      	ldr	r3, [r3, #12]
 800f5d0:	4a04      	ldr	r2, [pc, #16]	@ (800f5e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800f5d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f5d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800f5d8:	7cbb      	ldrb	r3, [r7, #18]
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	3718      	adds	r7, #24
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}
 800f5e2:	bf00      	nop
 800f5e4:	40021000 	.word	0x40021000

0800f5e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b084      	sub	sp, #16
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d101      	bne.n	800f5fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	e09d      	b.n	800f736 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d108      	bne.n	800f614 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f60a:	d009      	beq.n	800f620 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2200      	movs	r2, #0
 800f610:	61da      	str	r2, [r3, #28]
 800f612:	e005      	b.n	800f620 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2200      	movs	r2, #0
 800f618:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	2200      	movs	r2, #0
 800f61e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2200      	movs	r2, #0
 800f624:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f62c:	b2db      	uxtb	r3, r3
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d106      	bne.n	800f640 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2200      	movs	r2, #0
 800f636:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f63a:	6878      	ldr	r0, [r7, #4]
 800f63c:	f7f6 f942 	bl	80058c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	2202      	movs	r2, #2
 800f644:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	681a      	ldr	r2, [r3, #0]
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f656:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	68db      	ldr	r3, [r3, #12]
 800f65c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f660:	d902      	bls.n	800f668 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f662:	2300      	movs	r3, #0
 800f664:	60fb      	str	r3, [r7, #12]
 800f666:	e002      	b.n	800f66e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f66c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	68db      	ldr	r3, [r3, #12]
 800f672:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800f676:	d007      	beq.n	800f688 <HAL_SPI_Init+0xa0>
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	68db      	ldr	r3, [r3, #12]
 800f67c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f680:	d002      	beq.n	800f688 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	2200      	movs	r2, #0
 800f686:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	685b      	ldr	r3, [r3, #4]
 800f68c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	689b      	ldr	r3, [r3, #8]
 800f694:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800f698:	431a      	orrs	r2, r3
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	691b      	ldr	r3, [r3, #16]
 800f69e:	f003 0302 	and.w	r3, r3, #2
 800f6a2:	431a      	orrs	r2, r3
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	695b      	ldr	r3, [r3, #20]
 800f6a8:	f003 0301 	and.w	r3, r3, #1
 800f6ac:	431a      	orrs	r2, r3
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	699b      	ldr	r3, [r3, #24]
 800f6b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f6b6:	431a      	orrs	r2, r3
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	69db      	ldr	r3, [r3, #28]
 800f6bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f6c0:	431a      	orrs	r2, r3
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	6a1b      	ldr	r3, [r3, #32]
 800f6c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f6ca:	ea42 0103 	orr.w	r1, r2, r3
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	430a      	orrs	r2, r1
 800f6dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	699b      	ldr	r3, [r3, #24]
 800f6e2:	0c1b      	lsrs	r3, r3, #16
 800f6e4:	f003 0204 	and.w	r2, r3, #4
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6ec:	f003 0310 	and.w	r3, r3, #16
 800f6f0:	431a      	orrs	r2, r3
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f6f6:	f003 0308 	and.w	r3, r3, #8
 800f6fa:	431a      	orrs	r2, r3
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	68db      	ldr	r3, [r3, #12]
 800f700:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800f704:	ea42 0103 	orr.w	r1, r2, r3
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	430a      	orrs	r2, r1
 800f714:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	69da      	ldr	r2, [r3, #28]
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f724:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	2200      	movs	r2, #0
 800f72a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	2201      	movs	r2, #1
 800f730:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800f734:	2300      	movs	r3, #0
}
 800f736:	4618      	mov	r0, r3
 800f738:	3710      	adds	r7, #16
 800f73a:	46bd      	mov	sp, r7
 800f73c:	bd80      	pop	{r7, pc}

0800f73e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f73e:	b580      	push	{r7, lr}
 800f740:	b088      	sub	sp, #32
 800f742:	af00      	add	r7, sp, #0
 800f744:	60f8      	str	r0, [r7, #12]
 800f746:	60b9      	str	r1, [r7, #8]
 800f748:	603b      	str	r3, [r7, #0]
 800f74a:	4613      	mov	r3, r2
 800f74c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f74e:	f7f9 fe61 	bl	8009414 <HAL_GetTick>
 800f752:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800f754:	88fb      	ldrh	r3, [r7, #6]
 800f756:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	2b01      	cmp	r3, #1
 800f762:	d001      	beq.n	800f768 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800f764:	2302      	movs	r3, #2
 800f766:	e15c      	b.n	800fa22 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d002      	beq.n	800f774 <HAL_SPI_Transmit+0x36>
 800f76e:	88fb      	ldrh	r3, [r7, #6]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d101      	bne.n	800f778 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800f774:	2301      	movs	r3, #1
 800f776:	e154      	b.n	800fa22 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f77e:	2b01      	cmp	r3, #1
 800f780:	d101      	bne.n	800f786 <HAL_SPI_Transmit+0x48>
 800f782:	2302      	movs	r3, #2
 800f784:	e14d      	b.n	800fa22 <HAL_SPI_Transmit+0x2e4>
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	2201      	movs	r2, #1
 800f78a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	2203      	movs	r2, #3
 800f792:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	2200      	movs	r2, #0
 800f79a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	68ba      	ldr	r2, [r7, #8]
 800f7a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	88fa      	ldrh	r2, [r7, #6]
 800f7a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	88fa      	ldrh	r2, [r7, #6]
 800f7ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	2200      	movs	r2, #0
 800f7c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	2200      	movs	r2, #0
 800f7c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	689b      	ldr	r3, [r3, #8]
 800f7d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f7d8:	d10f      	bne.n	800f7fa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	681a      	ldr	r2, [r3, #0]
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f7e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	681a      	ldr	r2, [r3, #0]
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f7f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f804:	2b40      	cmp	r3, #64	@ 0x40
 800f806:	d007      	beq.n	800f818 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	681a      	ldr	r2, [r3, #0]
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f816:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	68db      	ldr	r3, [r3, #12]
 800f81c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f820:	d952      	bls.n	800f8c8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	685b      	ldr	r3, [r3, #4]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d002      	beq.n	800f830 <HAL_SPI_Transmit+0xf2>
 800f82a:	8b7b      	ldrh	r3, [r7, #26]
 800f82c:	2b01      	cmp	r3, #1
 800f82e:	d145      	bne.n	800f8bc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f834:	881a      	ldrh	r2, [r3, #0]
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f840:	1c9a      	adds	r2, r3, #2
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f84a:	b29b      	uxth	r3, r3
 800f84c:	3b01      	subs	r3, #1
 800f84e:	b29a      	uxth	r2, r3
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f854:	e032      	b.n	800f8bc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	f003 0302 	and.w	r3, r3, #2
 800f860:	2b02      	cmp	r3, #2
 800f862:	d112      	bne.n	800f88a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f868:	881a      	ldrh	r2, [r3, #0]
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f874:	1c9a      	adds	r2, r3, #2
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f87e:	b29b      	uxth	r3, r3
 800f880:	3b01      	subs	r3, #1
 800f882:	b29a      	uxth	r2, r3
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f888:	e018      	b.n	800f8bc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f88a:	f7f9 fdc3 	bl	8009414 <HAL_GetTick>
 800f88e:	4602      	mov	r2, r0
 800f890:	69fb      	ldr	r3, [r7, #28]
 800f892:	1ad3      	subs	r3, r2, r3
 800f894:	683a      	ldr	r2, [r7, #0]
 800f896:	429a      	cmp	r2, r3
 800f898:	d803      	bhi.n	800f8a2 <HAL_SPI_Transmit+0x164>
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a0:	d102      	bne.n	800f8a8 <HAL_SPI_Transmit+0x16a>
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d109      	bne.n	800f8bc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f8b8:	2303      	movs	r3, #3
 800f8ba:	e0b2      	b.n	800fa22 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f8c0:	b29b      	uxth	r3, r3
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d1c7      	bne.n	800f856 <HAL_SPI_Transmit+0x118>
 800f8c6:	e083      	b.n	800f9d0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	685b      	ldr	r3, [r3, #4]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d002      	beq.n	800f8d6 <HAL_SPI_Transmit+0x198>
 800f8d0:	8b7b      	ldrh	r3, [r7, #26]
 800f8d2:	2b01      	cmp	r3, #1
 800f8d4:	d177      	bne.n	800f9c6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f8da:	b29b      	uxth	r3, r3
 800f8dc:	2b01      	cmp	r3, #1
 800f8de:	d912      	bls.n	800f906 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8e4:	881a      	ldrh	r2, [r3, #0]
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8f0:	1c9a      	adds	r2, r3, #2
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f8fa:	b29b      	uxth	r3, r3
 800f8fc:	3b02      	subs	r3, #2
 800f8fe:	b29a      	uxth	r2, r3
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f904:	e05f      	b.n	800f9c6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	330c      	adds	r3, #12
 800f910:	7812      	ldrb	r2, [r2, #0]
 800f912:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f918:	1c5a      	adds	r2, r3, #1
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f922:	b29b      	uxth	r3, r3
 800f924:	3b01      	subs	r3, #1
 800f926:	b29a      	uxth	r2, r3
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800f92c:	e04b      	b.n	800f9c6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	689b      	ldr	r3, [r3, #8]
 800f934:	f003 0302 	and.w	r3, r3, #2
 800f938:	2b02      	cmp	r3, #2
 800f93a:	d12b      	bne.n	800f994 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f940:	b29b      	uxth	r3, r3
 800f942:	2b01      	cmp	r3, #1
 800f944:	d912      	bls.n	800f96c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f94a:	881a      	ldrh	r2, [r3, #0]
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f956:	1c9a      	adds	r2, r3, #2
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f960:	b29b      	uxth	r3, r3
 800f962:	3b02      	subs	r3, #2
 800f964:	b29a      	uxth	r2, r3
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f96a:	e02c      	b.n	800f9c6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	330c      	adds	r3, #12
 800f976:	7812      	ldrb	r2, [r2, #0]
 800f978:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f97e:	1c5a      	adds	r2, r3, #1
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f988:	b29b      	uxth	r3, r3
 800f98a:	3b01      	subs	r3, #1
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f992:	e018      	b.n	800f9c6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f994:	f7f9 fd3e 	bl	8009414 <HAL_GetTick>
 800f998:	4602      	mov	r2, r0
 800f99a:	69fb      	ldr	r3, [r7, #28]
 800f99c:	1ad3      	subs	r3, r2, r3
 800f99e:	683a      	ldr	r2, [r7, #0]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	d803      	bhi.n	800f9ac <HAL_SPI_Transmit+0x26e>
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9aa:	d102      	bne.n	800f9b2 <HAL_SPI_Transmit+0x274>
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d109      	bne.n	800f9c6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	2201      	movs	r2, #1
 800f9b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	2200      	movs	r2, #0
 800f9be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f9c2:	2303      	movs	r3, #3
 800f9c4:	e02d      	b.n	800fa22 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f9ca:	b29b      	uxth	r3, r3
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d1ae      	bne.n	800f92e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f9d0:	69fa      	ldr	r2, [r7, #28]
 800f9d2:	6839      	ldr	r1, [r7, #0]
 800f9d4:	68f8      	ldr	r0, [r7, #12]
 800f9d6:	f000 fb65 	bl	80100a4 <SPI_EndRxTxTransaction>
 800f9da:	4603      	mov	r3, r0
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d002      	beq.n	800f9e6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	2220      	movs	r2, #32
 800f9e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	689b      	ldr	r3, [r3, #8]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d10a      	bne.n	800fa04 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	617b      	str	r3, [r7, #20]
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	68db      	ldr	r3, [r3, #12]
 800f9f8:	617b      	str	r3, [r7, #20]
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	689b      	ldr	r3, [r3, #8]
 800fa00:	617b      	str	r3, [r7, #20]
 800fa02:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	2201      	movs	r2, #1
 800fa08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	2200      	movs	r2, #0
 800fa10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d001      	beq.n	800fa20 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	e000      	b.n	800fa22 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800fa20:	2300      	movs	r3, #0
  }
}
 800fa22:	4618      	mov	r0, r3
 800fa24:	3720      	adds	r7, #32
 800fa26:	46bd      	mov	sp, r7
 800fa28:	bd80      	pop	{r7, pc}

0800fa2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800fa2a:	b580      	push	{r7, lr}
 800fa2c:	b08a      	sub	sp, #40	@ 0x28
 800fa2e:	af00      	add	r7, sp, #0
 800fa30:	60f8      	str	r0, [r7, #12]
 800fa32:	60b9      	str	r1, [r7, #8]
 800fa34:	607a      	str	r2, [r7, #4]
 800fa36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800fa38:	2301      	movs	r3, #1
 800fa3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fa3c:	f7f9 fcea 	bl	8009414 <HAL_GetTick>
 800fa40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800fa48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	685b      	ldr	r3, [r3, #4]
 800fa4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800fa50:	887b      	ldrh	r3, [r7, #2]
 800fa52:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800fa54:	887b      	ldrh	r3, [r7, #2]
 800fa56:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800fa58:	7ffb      	ldrb	r3, [r7, #31]
 800fa5a:	2b01      	cmp	r3, #1
 800fa5c:	d00c      	beq.n	800fa78 <HAL_SPI_TransmitReceive+0x4e>
 800fa5e:	69bb      	ldr	r3, [r7, #24]
 800fa60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fa64:	d106      	bne.n	800fa74 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	689b      	ldr	r3, [r3, #8]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d102      	bne.n	800fa74 <HAL_SPI_TransmitReceive+0x4a>
 800fa6e:	7ffb      	ldrb	r3, [r7, #31]
 800fa70:	2b04      	cmp	r3, #4
 800fa72:	d001      	beq.n	800fa78 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800fa74:	2302      	movs	r3, #2
 800fa76:	e1f3      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d005      	beq.n	800fa8a <HAL_SPI_TransmitReceive+0x60>
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d002      	beq.n	800fa8a <HAL_SPI_TransmitReceive+0x60>
 800fa84:	887b      	ldrh	r3, [r7, #2]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d101      	bne.n	800fa8e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	e1e8      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	d101      	bne.n	800fa9c <HAL_SPI_TransmitReceive+0x72>
 800fa98:	2302      	movs	r3, #2
 800fa9a:	e1e1      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	2201      	movs	r2, #1
 800faa0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800faaa:	b2db      	uxtb	r3, r3
 800faac:	2b04      	cmp	r3, #4
 800faae:	d003      	beq.n	800fab8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	2205      	movs	r2, #5
 800fab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	2200      	movs	r2, #0
 800fabc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	687a      	ldr	r2, [r7, #4]
 800fac2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	887a      	ldrh	r2, [r7, #2]
 800fac8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	887a      	ldrh	r2, [r7, #2]
 800fad0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	68ba      	ldr	r2, [r7, #8]
 800fad8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	887a      	ldrh	r2, [r7, #2]
 800fade:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	887a      	ldrh	r2, [r7, #2]
 800fae4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	2200      	movs	r2, #0
 800faea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	2200      	movs	r2, #0
 800faf0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	68db      	ldr	r3, [r3, #12]
 800faf6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800fafa:	d802      	bhi.n	800fb02 <HAL_SPI_TransmitReceive+0xd8>
 800fafc:	8abb      	ldrh	r3, [r7, #20]
 800fafe:	2b01      	cmp	r3, #1
 800fb00:	d908      	bls.n	800fb14 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	685a      	ldr	r2, [r3, #4]
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800fb10:	605a      	str	r2, [r3, #4]
 800fb12:	e007      	b.n	800fb24 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	685a      	ldr	r2, [r3, #4]
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fb22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb2e:	2b40      	cmp	r3, #64	@ 0x40
 800fb30:	d007      	beq.n	800fb42 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	681a      	ldr	r2, [r3, #0]
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fb40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	68db      	ldr	r3, [r3, #12]
 800fb46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800fb4a:	f240 8083 	bls.w	800fc54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	685b      	ldr	r3, [r3, #4]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d002      	beq.n	800fb5c <HAL_SPI_TransmitReceive+0x132>
 800fb56:	8afb      	ldrh	r3, [r7, #22]
 800fb58:	2b01      	cmp	r3, #1
 800fb5a:	d16f      	bne.n	800fc3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb60:	881a      	ldrh	r2, [r3, #0]
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb6c:	1c9a      	adds	r2, r3, #2
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fb76:	b29b      	uxth	r3, r3
 800fb78:	3b01      	subs	r3, #1
 800fb7a:	b29a      	uxth	r2, r3
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fb80:	e05c      	b.n	800fc3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	689b      	ldr	r3, [r3, #8]
 800fb88:	f003 0302 	and.w	r3, r3, #2
 800fb8c:	2b02      	cmp	r3, #2
 800fb8e:	d11b      	bne.n	800fbc8 <HAL_SPI_TransmitReceive+0x19e>
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d016      	beq.n	800fbc8 <HAL_SPI_TransmitReceive+0x19e>
 800fb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9c:	2b01      	cmp	r3, #1
 800fb9e:	d113      	bne.n	800fbc8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fba4:	881a      	ldrh	r2, [r3, #0]
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbb0:	1c9a      	adds	r2, r3, #2
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fbba:	b29b      	uxth	r3, r3
 800fbbc:	3b01      	subs	r3, #1
 800fbbe:	b29a      	uxth	r2, r3
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	689b      	ldr	r3, [r3, #8]
 800fbce:	f003 0301 	and.w	r3, r3, #1
 800fbd2:	2b01      	cmp	r3, #1
 800fbd4:	d11c      	bne.n	800fc10 <HAL_SPI_TransmitReceive+0x1e6>
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fbdc:	b29b      	uxth	r3, r3
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d016      	beq.n	800fc10 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	68da      	ldr	r2, [r3, #12]
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbec:	b292      	uxth	r2, r2
 800fbee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbf4:	1c9a      	adds	r2, r3, #2
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fc00:	b29b      	uxth	r3, r3
 800fc02:	3b01      	subs	r3, #1
 800fc04:	b29a      	uxth	r2, r3
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800fc10:	f7f9 fc00 	bl	8009414 <HAL_GetTick>
 800fc14:	4602      	mov	r2, r0
 800fc16:	6a3b      	ldr	r3, [r7, #32]
 800fc18:	1ad3      	subs	r3, r2, r3
 800fc1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc1c:	429a      	cmp	r2, r3
 800fc1e:	d80d      	bhi.n	800fc3c <HAL_SPI_TransmitReceive+0x212>
 800fc20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc26:	d009      	beq.n	800fc3c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2201      	movs	r2, #1
 800fc2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	2200      	movs	r2, #0
 800fc34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800fc38:	2303      	movs	r3, #3
 800fc3a:	e111      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc40:	b29b      	uxth	r3, r3
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d19d      	bne.n	800fb82 <HAL_SPI_TransmitReceive+0x158>
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fc4c:	b29b      	uxth	r3, r3
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d197      	bne.n	800fb82 <HAL_SPI_TransmitReceive+0x158>
 800fc52:	e0e5      	b.n	800fe20 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	685b      	ldr	r3, [r3, #4]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d003      	beq.n	800fc64 <HAL_SPI_TransmitReceive+0x23a>
 800fc5c:	8afb      	ldrh	r3, [r7, #22]
 800fc5e:	2b01      	cmp	r3, #1
 800fc60:	f040 80d1 	bne.w	800fe06 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	2b01      	cmp	r3, #1
 800fc6c:	d912      	bls.n	800fc94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc72:	881a      	ldrh	r2, [r3, #0]
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc7e:	1c9a      	adds	r2, r3, #2
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc88:	b29b      	uxth	r3, r3
 800fc8a:	3b02      	subs	r3, #2
 800fc8c:	b29a      	uxth	r2, r3
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800fc92:	e0b8      	b.n	800fe06 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	330c      	adds	r3, #12
 800fc9e:	7812      	ldrb	r2, [r2, #0]
 800fca0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fca6:	1c5a      	adds	r2, r3, #1
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fcb0:	b29b      	uxth	r3, r3
 800fcb2:	3b01      	subs	r3, #1
 800fcb4:	b29a      	uxth	r2, r3
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fcba:	e0a4      	b.n	800fe06 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	689b      	ldr	r3, [r3, #8]
 800fcc2:	f003 0302 	and.w	r3, r3, #2
 800fcc6:	2b02      	cmp	r3, #2
 800fcc8:	d134      	bne.n	800fd34 <HAL_SPI_TransmitReceive+0x30a>
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fcce:	b29b      	uxth	r3, r3
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d02f      	beq.n	800fd34 <HAL_SPI_TransmitReceive+0x30a>
 800fcd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcd6:	2b01      	cmp	r3, #1
 800fcd8:	d12c      	bne.n	800fd34 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fcde:	b29b      	uxth	r3, r3
 800fce0:	2b01      	cmp	r3, #1
 800fce2:	d912      	bls.n	800fd0a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fce8:	881a      	ldrh	r2, [r3, #0]
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcf4:	1c9a      	adds	r2, r3, #2
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	3b02      	subs	r3, #2
 800fd02:	b29a      	uxth	r2, r3
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800fd08:	e012      	b.n	800fd30 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	330c      	adds	r3, #12
 800fd14:	7812      	ldrb	r2, [r2, #0]
 800fd16:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd1c:	1c5a      	adds	r2, r3, #1
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fd26:	b29b      	uxth	r3, r3
 800fd28:	3b01      	subs	r3, #1
 800fd2a:	b29a      	uxth	r2, r3
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800fd30:	2300      	movs	r3, #0
 800fd32:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	689b      	ldr	r3, [r3, #8]
 800fd3a:	f003 0301 	and.w	r3, r3, #1
 800fd3e:	2b01      	cmp	r3, #1
 800fd40:	d148      	bne.n	800fdd4 <HAL_SPI_TransmitReceive+0x3aa>
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fd48:	b29b      	uxth	r3, r3
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d042      	beq.n	800fdd4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fd54:	b29b      	uxth	r3, r3
 800fd56:	2b01      	cmp	r3, #1
 800fd58:	d923      	bls.n	800fda2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	68da      	ldr	r2, [r3, #12]
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd64:	b292      	uxth	r2, r2
 800fd66:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd6c:	1c9a      	adds	r2, r3, #2
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fd78:	b29b      	uxth	r3, r3
 800fd7a:	3b02      	subs	r3, #2
 800fd7c:	b29a      	uxth	r2, r3
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fd8a:	b29b      	uxth	r3, r3
 800fd8c:	2b01      	cmp	r3, #1
 800fd8e:	d81f      	bhi.n	800fdd0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	685a      	ldr	r2, [r3, #4]
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fd9e:	605a      	str	r2, [r3, #4]
 800fda0:	e016      	b.n	800fdd0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	f103 020c 	add.w	r2, r3, #12
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdae:	7812      	ldrb	r2, [r2, #0]
 800fdb0:	b2d2      	uxtb	r2, r2
 800fdb2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdb8:	1c5a      	adds	r2, r3, #1
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fdc4:	b29b      	uxth	r3, r3
 800fdc6:	3b01      	subs	r3, #1
 800fdc8:	b29a      	uxth	r2, r3
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800fdd0:	2301      	movs	r3, #1
 800fdd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800fdd4:	f7f9 fb1e 	bl	8009414 <HAL_GetTick>
 800fdd8:	4602      	mov	r2, r0
 800fdda:	6a3b      	ldr	r3, [r7, #32]
 800fddc:	1ad3      	subs	r3, r2, r3
 800fdde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fde0:	429a      	cmp	r2, r3
 800fde2:	d803      	bhi.n	800fdec <HAL_SPI_TransmitReceive+0x3c2>
 800fde4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fde6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdea:	d102      	bne.n	800fdf2 <HAL_SPI_TransmitReceive+0x3c8>
 800fdec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d109      	bne.n	800fe06 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	2201      	movs	r2, #1
 800fdf6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800fe02:	2303      	movs	r3, #3
 800fe04:	e02c      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fe0a:	b29b      	uxth	r3, r3
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	f47f af55 	bne.w	800fcbc <HAL_SPI_TransmitReceive+0x292>
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800fe18:	b29b      	uxth	r3, r3
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	f47f af4e 	bne.w	800fcbc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fe20:	6a3a      	ldr	r2, [r7, #32]
 800fe22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fe24:	68f8      	ldr	r0, [r7, #12]
 800fe26:	f000 f93d 	bl	80100a4 <SPI_EndRxTxTransaction>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d008      	beq.n	800fe42 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	2220      	movs	r2, #32
 800fe34:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	2200      	movs	r2, #0
 800fe3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800fe3e:	2301      	movs	r3, #1
 800fe40:	e00e      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	2201      	movs	r2, #1
 800fe46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d001      	beq.n	800fe5e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800fe5a:	2301      	movs	r3, #1
 800fe5c:	e000      	b.n	800fe60 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800fe5e:	2300      	movs	r3, #0
  }
}
 800fe60:	4618      	mov	r0, r3
 800fe62:	3728      	adds	r7, #40	@ 0x28
 800fe64:	46bd      	mov	sp, r7
 800fe66:	bd80      	pop	{r7, pc}

0800fe68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b088      	sub	sp, #32
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	60f8      	str	r0, [r7, #12]
 800fe70:	60b9      	str	r1, [r7, #8]
 800fe72:	603b      	str	r3, [r7, #0]
 800fe74:	4613      	mov	r3, r2
 800fe76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800fe78:	f7f9 facc 	bl	8009414 <HAL_GetTick>
 800fe7c:	4602      	mov	r2, r0
 800fe7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe80:	1a9b      	subs	r3, r3, r2
 800fe82:	683a      	ldr	r2, [r7, #0]
 800fe84:	4413      	add	r3, r2
 800fe86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800fe88:	f7f9 fac4 	bl	8009414 <HAL_GetTick>
 800fe8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800fe8e:	4b39      	ldr	r3, [pc, #228]	@ (800ff74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	015b      	lsls	r3, r3, #5
 800fe94:	0d1b      	lsrs	r3, r3, #20
 800fe96:	69fa      	ldr	r2, [r7, #28]
 800fe98:	fb02 f303 	mul.w	r3, r2, r3
 800fe9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fe9e:	e054      	b.n	800ff4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fea6:	d050      	beq.n	800ff4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800fea8:	f7f9 fab4 	bl	8009414 <HAL_GetTick>
 800feac:	4602      	mov	r2, r0
 800feae:	69bb      	ldr	r3, [r7, #24]
 800feb0:	1ad3      	subs	r3, r2, r3
 800feb2:	69fa      	ldr	r2, [r7, #28]
 800feb4:	429a      	cmp	r2, r3
 800feb6:	d902      	bls.n	800febe <SPI_WaitFlagStateUntilTimeout+0x56>
 800feb8:	69fb      	ldr	r3, [r7, #28]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d13d      	bne.n	800ff3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	685a      	ldr	r2, [r3, #4]
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800fecc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fed6:	d111      	bne.n	800fefc <SPI_WaitFlagStateUntilTimeout+0x94>
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	689b      	ldr	r3, [r3, #8]
 800fedc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fee0:	d004      	beq.n	800feec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	689b      	ldr	r3, [r3, #8]
 800fee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800feea:	d107      	bne.n	800fefc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	681a      	ldr	r2, [r3, #0]
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fefa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff04:	d10f      	bne.n	800ff26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	681a      	ldr	r2, [r3, #0]
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ff14:	601a      	str	r2, [r3, #0]
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	681a      	ldr	r2, [r3, #0]
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ff24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	2201      	movs	r2, #1
 800ff2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	2200      	movs	r2, #0
 800ff32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ff36:	2303      	movs	r3, #3
 800ff38:	e017      	b.n	800ff6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ff3a:	697b      	ldr	r3, [r7, #20]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d101      	bne.n	800ff44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ff40:	2300      	movs	r3, #0
 800ff42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	3b01      	subs	r3, #1
 800ff48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	689a      	ldr	r2, [r3, #8]
 800ff50:	68bb      	ldr	r3, [r7, #8]
 800ff52:	4013      	ands	r3, r2
 800ff54:	68ba      	ldr	r2, [r7, #8]
 800ff56:	429a      	cmp	r2, r3
 800ff58:	bf0c      	ite	eq
 800ff5a:	2301      	moveq	r3, #1
 800ff5c:	2300      	movne	r3, #0
 800ff5e:	b2db      	uxtb	r3, r3
 800ff60:	461a      	mov	r2, r3
 800ff62:	79fb      	ldrb	r3, [r7, #7]
 800ff64:	429a      	cmp	r2, r3
 800ff66:	d19b      	bne.n	800fea0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ff68:	2300      	movs	r3, #0
}
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	3720      	adds	r7, #32
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	bd80      	pop	{r7, pc}
 800ff72:	bf00      	nop
 800ff74:	20000004 	.word	0x20000004

0800ff78 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	b08a      	sub	sp, #40	@ 0x28
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	60f8      	str	r0, [r7, #12]
 800ff80:	60b9      	str	r1, [r7, #8]
 800ff82:	607a      	str	r2, [r7, #4]
 800ff84:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ff86:	2300      	movs	r3, #0
 800ff88:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ff8a:	f7f9 fa43 	bl	8009414 <HAL_GetTick>
 800ff8e:	4602      	mov	r2, r0
 800ff90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff92:	1a9b      	subs	r3, r3, r2
 800ff94:	683a      	ldr	r2, [r7, #0]
 800ff96:	4413      	add	r3, r2
 800ff98:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ff9a:	f7f9 fa3b 	bl	8009414 <HAL_GetTick>
 800ff9e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	330c      	adds	r3, #12
 800ffa6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ffa8:	4b3d      	ldr	r3, [pc, #244]	@ (80100a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ffaa:	681a      	ldr	r2, [r3, #0]
 800ffac:	4613      	mov	r3, r2
 800ffae:	009b      	lsls	r3, r3, #2
 800ffb0:	4413      	add	r3, r2
 800ffb2:	00da      	lsls	r2, r3, #3
 800ffb4:	1ad3      	subs	r3, r2, r3
 800ffb6:	0d1b      	lsrs	r3, r3, #20
 800ffb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffba:	fb02 f303 	mul.w	r3, r2, r3
 800ffbe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ffc0:	e060      	b.n	8010084 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ffc8:	d107      	bne.n	800ffda <SPI_WaitFifoStateUntilTimeout+0x62>
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d104      	bne.n	800ffda <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ffd0:	69fb      	ldr	r3, [r7, #28]
 800ffd2:	781b      	ldrb	r3, [r3, #0]
 800ffd4:	b2db      	uxtb	r3, r3
 800ffd6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ffd8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffe0:	d050      	beq.n	8010084 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ffe2:	f7f9 fa17 	bl	8009414 <HAL_GetTick>
 800ffe6:	4602      	mov	r2, r0
 800ffe8:	6a3b      	ldr	r3, [r7, #32]
 800ffea:	1ad3      	subs	r3, r2, r3
 800ffec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffee:	429a      	cmp	r2, r3
 800fff0:	d902      	bls.n	800fff8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800fff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d13d      	bne.n	8010074 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	685a      	ldr	r2, [r3, #4]
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8010006:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	685b      	ldr	r3, [r3, #4]
 801000c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010010:	d111      	bne.n	8010036 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	689b      	ldr	r3, [r3, #8]
 8010016:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801001a:	d004      	beq.n	8010026 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	689b      	ldr	r3, [r3, #8]
 8010020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010024:	d107      	bne.n	8010036 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	681a      	ldr	r2, [r3, #0]
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010034:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801003a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801003e:	d10f      	bne.n	8010060 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	681a      	ldr	r2, [r3, #0]
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801004e:	601a      	str	r2, [r3, #0]
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	681a      	ldr	r2, [r3, #0]
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801005e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	2201      	movs	r2, #1
 8010064:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	2200      	movs	r2, #0
 801006c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8010070:	2303      	movs	r3, #3
 8010072:	e010      	b.n	8010096 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8010074:	69bb      	ldr	r3, [r7, #24]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d101      	bne.n	801007e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 801007a:	2300      	movs	r3, #0
 801007c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 801007e:	69bb      	ldr	r3, [r7, #24]
 8010080:	3b01      	subs	r3, #1
 8010082:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	689a      	ldr	r2, [r3, #8]
 801008a:	68bb      	ldr	r3, [r7, #8]
 801008c:	4013      	ands	r3, r2
 801008e:	687a      	ldr	r2, [r7, #4]
 8010090:	429a      	cmp	r2, r3
 8010092:	d196      	bne.n	800ffc2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8010094:	2300      	movs	r3, #0
}
 8010096:	4618      	mov	r0, r3
 8010098:	3728      	adds	r7, #40	@ 0x28
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop
 80100a0:	20000004 	.word	0x20000004

080100a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b086      	sub	sp, #24
 80100a8:	af02      	add	r7, sp, #8
 80100aa:	60f8      	str	r0, [r7, #12]
 80100ac:	60b9      	str	r1, [r7, #8]
 80100ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	9300      	str	r3, [sp, #0]
 80100b4:	68bb      	ldr	r3, [r7, #8]
 80100b6:	2200      	movs	r2, #0
 80100b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80100bc:	68f8      	ldr	r0, [r7, #12]
 80100be:	f7ff ff5b 	bl	800ff78 <SPI_WaitFifoStateUntilTimeout>
 80100c2:	4603      	mov	r3, r0
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d007      	beq.n	80100d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80100cc:	f043 0220 	orr.w	r2, r3, #32
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80100d4:	2303      	movs	r3, #3
 80100d6:	e027      	b.n	8010128 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	9300      	str	r3, [sp, #0]
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	2200      	movs	r2, #0
 80100e0:	2180      	movs	r1, #128	@ 0x80
 80100e2:	68f8      	ldr	r0, [r7, #12]
 80100e4:	f7ff fec0 	bl	800fe68 <SPI_WaitFlagStateUntilTimeout>
 80100e8:	4603      	mov	r3, r0
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d007      	beq.n	80100fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80100f2:	f043 0220 	orr.w	r2, r3, #32
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80100fa:	2303      	movs	r3, #3
 80100fc:	e014      	b.n	8010128 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	9300      	str	r3, [sp, #0]
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	2200      	movs	r2, #0
 8010106:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801010a:	68f8      	ldr	r0, [r7, #12]
 801010c:	f7ff ff34 	bl	800ff78 <SPI_WaitFifoStateUntilTimeout>
 8010110:	4603      	mov	r3, r0
 8010112:	2b00      	cmp	r3, #0
 8010114:	d007      	beq.n	8010126 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801011a:	f043 0220 	orr.w	r2, r3, #32
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8010122:	2303      	movs	r3, #3
 8010124:	e000      	b.n	8010128 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8010126:	2300      	movs	r3, #0
}
 8010128:	4618      	mov	r0, r3
 801012a:	3710      	adds	r7, #16
 801012c:	46bd      	mov	sp, r7
 801012e:	bd80      	pop	{r7, pc}

08010130 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010130:	b580      	push	{r7, lr}
 8010132:	b082      	sub	sp, #8
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d101      	bne.n	8010142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801013e:	2301      	movs	r3, #1
 8010140:	e042      	b.n	80101c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010148:	2b00      	cmp	r3, #0
 801014a:	d106      	bne.n	801015a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2200      	movs	r2, #0
 8010150:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010154:	6878      	ldr	r0, [r7, #4]
 8010156:	f7f5 fc15 	bl	8005984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	2224      	movs	r2, #36	@ 0x24
 801015e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	681a      	ldr	r2, [r3, #0]
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	f022 0201 	bic.w	r2, r2, #1
 8010170:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010176:	2b00      	cmp	r3, #0
 8010178:	d002      	beq.n	8010180 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f000 fede 	bl	8010f3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010180:	6878      	ldr	r0, [r7, #4]
 8010182:	f000 fc0f 	bl	80109a4 <UART_SetConfig>
 8010186:	4603      	mov	r3, r0
 8010188:	2b01      	cmp	r3, #1
 801018a:	d101      	bne.n	8010190 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801018c:	2301      	movs	r3, #1
 801018e:	e01b      	b.n	80101c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	685a      	ldr	r2, [r3, #4]
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801019e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	689a      	ldr	r2, [r3, #8]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80101ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	681a      	ldr	r2, [r3, #0]
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	f042 0201 	orr.w	r2, r2, #1
 80101be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80101c0:	6878      	ldr	r0, [r7, #4]
 80101c2:	f000 ff5d 	bl	8011080 <UART_CheckIdleState>
 80101c6:	4603      	mov	r3, r0
}
 80101c8:	4618      	mov	r0, r3
 80101ca:	3708      	adds	r7, #8
 80101cc:	46bd      	mov	sp, r7
 80101ce:	bd80      	pop	{r7, pc}

080101d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b08a      	sub	sp, #40	@ 0x28
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	60f8      	str	r0, [r7, #12]
 80101d8:	60b9      	str	r1, [r7, #8]
 80101da:	4613      	mov	r3, r2
 80101dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80101e4:	2b20      	cmp	r3, #32
 80101e6:	d167      	bne.n	80102b8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80101e8:	68bb      	ldr	r3, [r7, #8]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d002      	beq.n	80101f4 <HAL_UART_Transmit_DMA+0x24>
 80101ee:	88fb      	ldrh	r3, [r7, #6]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d101      	bne.n	80101f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80101f4:	2301      	movs	r3, #1
 80101f6:	e060      	b.n	80102ba <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	68ba      	ldr	r2, [r7, #8]
 80101fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	88fa      	ldrh	r2, [r7, #6]
 8010202:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	88fa      	ldrh	r2, [r7, #6]
 801020a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	2200      	movs	r2, #0
 8010212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	2221      	movs	r2, #33	@ 0x21
 801021a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010222:	2b00      	cmp	r3, #0
 8010224:	d028      	beq.n	8010278 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801022a:	4a26      	ldr	r2, [pc, #152]	@ (80102c4 <HAL_UART_Transmit_DMA+0xf4>)
 801022c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010232:	4a25      	ldr	r2, [pc, #148]	@ (80102c8 <HAL_UART_Transmit_DMA+0xf8>)
 8010234:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801023a:	4a24      	ldr	r2, [pc, #144]	@ (80102cc <HAL_UART_Transmit_DMA+0xfc>)
 801023c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010242:	2200      	movs	r2, #0
 8010244:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801024e:	4619      	mov	r1, r3
 8010250:	68fb      	ldr	r3, [r7, #12]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	3328      	adds	r3, #40	@ 0x28
 8010256:	461a      	mov	r2, r3
 8010258:	88fb      	ldrh	r3, [r7, #6]
 801025a:	f7fb f967 	bl	800b52c <HAL_DMA_Start_IT>
 801025e:	4603      	mov	r3, r0
 8010260:	2b00      	cmp	r3, #0
 8010262:	d009      	beq.n	8010278 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	2210      	movs	r2, #16
 8010268:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	2220      	movs	r2, #32
 8010270:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8010274:	2301      	movs	r3, #1
 8010276:	e020      	b.n	80102ba <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	2240      	movs	r2, #64	@ 0x40
 801027e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	3308      	adds	r3, #8
 8010286:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010288:	697b      	ldr	r3, [r7, #20]
 801028a:	e853 3f00 	ldrex	r3, [r3]
 801028e:	613b      	str	r3, [r7, #16]
   return(result);
 8010290:	693b      	ldr	r3, [r7, #16]
 8010292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010296:	627b      	str	r3, [r7, #36]	@ 0x24
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	3308      	adds	r3, #8
 801029e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80102a0:	623a      	str	r2, [r7, #32]
 80102a2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102a4:	69f9      	ldr	r1, [r7, #28]
 80102a6:	6a3a      	ldr	r2, [r7, #32]
 80102a8:	e841 2300 	strex	r3, r2, [r1]
 80102ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80102ae:	69bb      	ldr	r3, [r7, #24]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d1e5      	bne.n	8010280 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80102b4:	2300      	movs	r3, #0
 80102b6:	e000      	b.n	80102ba <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80102b8:	2302      	movs	r3, #2
  }
}
 80102ba:	4618      	mov	r0, r3
 80102bc:	3728      	adds	r7, #40	@ 0x28
 80102be:	46bd      	mov	sp, r7
 80102c0:	bd80      	pop	{r7, pc}
 80102c2:	bf00      	nop
 80102c4:	0801154b 	.word	0x0801154b
 80102c8:	080115e5 	.word	0x080115e5
 80102cc:	0801176b 	.word	0x0801176b

080102d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b0ba      	sub	sp, #232	@ 0xe8
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	69db      	ldr	r3, [r3, #28]
 80102de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	689b      	ldr	r3, [r3, #8]
 80102f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80102f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80102fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80102fe:	4013      	ands	r3, r2
 8010300:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010304:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010308:	2b00      	cmp	r3, #0
 801030a:	d11b      	bne.n	8010344 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801030c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010310:	f003 0320 	and.w	r3, r3, #32
 8010314:	2b00      	cmp	r3, #0
 8010316:	d015      	beq.n	8010344 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801031c:	f003 0320 	and.w	r3, r3, #32
 8010320:	2b00      	cmp	r3, #0
 8010322:	d105      	bne.n	8010330 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801032c:	2b00      	cmp	r3, #0
 801032e:	d009      	beq.n	8010344 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010334:	2b00      	cmp	r3, #0
 8010336:	f000 8300 	beq.w	801093a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801033e:	6878      	ldr	r0, [r7, #4]
 8010340:	4798      	blx	r3
      }
      return;
 8010342:	e2fa      	b.n	801093a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010344:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010348:	2b00      	cmp	r3, #0
 801034a:	f000 8123 	beq.w	8010594 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801034e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010352:	4b8d      	ldr	r3, [pc, #564]	@ (8010588 <HAL_UART_IRQHandler+0x2b8>)
 8010354:	4013      	ands	r3, r2
 8010356:	2b00      	cmp	r3, #0
 8010358:	d106      	bne.n	8010368 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801035a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801035e:	4b8b      	ldr	r3, [pc, #556]	@ (801058c <HAL_UART_IRQHandler+0x2bc>)
 8010360:	4013      	ands	r3, r2
 8010362:	2b00      	cmp	r3, #0
 8010364:	f000 8116 	beq.w	8010594 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801036c:	f003 0301 	and.w	r3, r3, #1
 8010370:	2b00      	cmp	r3, #0
 8010372:	d011      	beq.n	8010398 <HAL_UART_IRQHandler+0xc8>
 8010374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801037c:	2b00      	cmp	r3, #0
 801037e:	d00b      	beq.n	8010398 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	2201      	movs	r2, #1
 8010386:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801038e:	f043 0201 	orr.w	r2, r3, #1
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801039c:	f003 0302 	and.w	r3, r3, #2
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d011      	beq.n	80103c8 <HAL_UART_IRQHandler+0xf8>
 80103a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80103a8:	f003 0301 	and.w	r3, r3, #1
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d00b      	beq.n	80103c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	2202      	movs	r2, #2
 80103b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80103be:	f043 0204 	orr.w	r2, r3, #4
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80103c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80103cc:	f003 0304 	and.w	r3, r3, #4
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d011      	beq.n	80103f8 <HAL_UART_IRQHandler+0x128>
 80103d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80103d8:	f003 0301 	and.w	r3, r3, #1
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d00b      	beq.n	80103f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	2204      	movs	r2, #4
 80103e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80103ee:	f043 0202 	orr.w	r2, r3, #2
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80103f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80103fc:	f003 0308 	and.w	r3, r3, #8
 8010400:	2b00      	cmp	r3, #0
 8010402:	d017      	beq.n	8010434 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010408:	f003 0320 	and.w	r3, r3, #32
 801040c:	2b00      	cmp	r3, #0
 801040e:	d105      	bne.n	801041c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010410:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010414:	4b5c      	ldr	r3, [pc, #368]	@ (8010588 <HAL_UART_IRQHandler+0x2b8>)
 8010416:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010418:	2b00      	cmp	r3, #0
 801041a:	d00b      	beq.n	8010434 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	2208      	movs	r2, #8
 8010422:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801042a:	f043 0208 	orr.w	r2, r3, #8
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801043c:	2b00      	cmp	r3, #0
 801043e:	d012      	beq.n	8010466 <HAL_UART_IRQHandler+0x196>
 8010440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010444:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010448:	2b00      	cmp	r3, #0
 801044a:	d00c      	beq.n	8010466 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010454:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801045c:	f043 0220 	orr.w	r2, r3, #32
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801046c:	2b00      	cmp	r3, #0
 801046e:	f000 8266 	beq.w	801093e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010476:	f003 0320 	and.w	r3, r3, #32
 801047a:	2b00      	cmp	r3, #0
 801047c:	d013      	beq.n	80104a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801047e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010482:	f003 0320 	and.w	r3, r3, #32
 8010486:	2b00      	cmp	r3, #0
 8010488:	d105      	bne.n	8010496 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801048a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801048e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010492:	2b00      	cmp	r3, #0
 8010494:	d007      	beq.n	80104a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801049a:	2b00      	cmp	r3, #0
 801049c:	d003      	beq.n	80104a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104a2:	6878      	ldr	r0, [r7, #4]
 80104a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80104ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	689b      	ldr	r3, [r3, #8]
 80104b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104ba:	2b40      	cmp	r3, #64	@ 0x40
 80104bc:	d005      	beq.n	80104ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80104be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80104c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d054      	beq.n	8010574 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80104ca:	6878      	ldr	r0, [r7, #4]
 80104cc:	f000 ffd7 	bl	801147e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	689b      	ldr	r3, [r3, #8]
 80104d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104da:	2b40      	cmp	r3, #64	@ 0x40
 80104dc:	d146      	bne.n	801056c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	3308      	adds	r3, #8
 80104e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80104ec:	e853 3f00 	ldrex	r3, [r3]
 80104f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80104f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80104f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80104fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	3308      	adds	r3, #8
 8010506:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801050a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801050e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010512:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010516:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801051a:	e841 2300 	strex	r3, r2, [r1]
 801051e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010522:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010526:	2b00      	cmp	r3, #0
 8010528:	d1d9      	bne.n	80104de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010530:	2b00      	cmp	r3, #0
 8010532:	d017      	beq.n	8010564 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801053a:	4a15      	ldr	r2, [pc, #84]	@ (8010590 <HAL_UART_IRQHandler+0x2c0>)
 801053c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010544:	4618      	mov	r0, r3
 8010546:	f7fb f8c5 	bl	800b6d4 <HAL_DMA_Abort_IT>
 801054a:	4603      	mov	r3, r0
 801054c:	2b00      	cmp	r3, #0
 801054e:	d019      	beq.n	8010584 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010558:	687a      	ldr	r2, [r7, #4]
 801055a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801055e:	4610      	mov	r0, r2
 8010560:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010562:	e00f      	b.n	8010584 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010564:	6878      	ldr	r0, [r7, #4]
 8010566:	f7f7 ff29 	bl	80083bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801056a:	e00b      	b.n	8010584 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801056c:	6878      	ldr	r0, [r7, #4]
 801056e:	f7f7 ff25 	bl	80083bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010572:	e007      	b.n	8010584 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010574:	6878      	ldr	r0, [r7, #4]
 8010576:	f7f7 ff21 	bl	80083bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	2200      	movs	r2, #0
 801057e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010582:	e1dc      	b.n	801093e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010584:	bf00      	nop
    return;
 8010586:	e1da      	b.n	801093e <HAL_UART_IRQHandler+0x66e>
 8010588:	10000001 	.word	0x10000001
 801058c:	04000120 	.word	0x04000120
 8010590:	080117eb 	.word	0x080117eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010598:	2b01      	cmp	r3, #1
 801059a:	f040 8170 	bne.w	801087e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801059e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105a2:	f003 0310 	and.w	r3, r3, #16
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	f000 8169 	beq.w	801087e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80105ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105b0:	f003 0310 	and.w	r3, r3, #16
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	f000 8162 	beq.w	801087e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	2210      	movs	r2, #16
 80105c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	689b      	ldr	r3, [r3, #8]
 80105c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105cc:	2b40      	cmp	r3, #64	@ 0x40
 80105ce:	f040 80d8 	bne.w	8010782 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	685b      	ldr	r3, [r3, #4]
 80105dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80105e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	f000 80af 	beq.w	8010748 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80105f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80105f4:	429a      	cmp	r2, r3
 80105f6:	f080 80a7 	bcs.w	8010748 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010600:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	f003 0320 	and.w	r3, r3, #32
 8010612:	2b00      	cmp	r3, #0
 8010614:	f040 8087 	bne.w	8010726 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010620:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010624:	e853 3f00 	ldrex	r3, [r3]
 8010628:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 801062c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010634:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	461a      	mov	r2, r3
 801063e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010642:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010646:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801064a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801064e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010652:	e841 2300 	strex	r3, r2, [r1]
 8010656:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801065a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801065e:	2b00      	cmp	r3, #0
 8010660:	d1da      	bne.n	8010618 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	3308      	adds	r3, #8
 8010668:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801066a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801066c:	e853 3f00 	ldrex	r3, [r3]
 8010670:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010672:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010674:	f023 0301 	bic.w	r3, r3, #1
 8010678:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	3308      	adds	r3, #8
 8010682:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010686:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801068a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801068c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801068e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010692:	e841 2300 	strex	r3, r2, [r1]
 8010696:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010698:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801069a:	2b00      	cmp	r3, #0
 801069c:	d1e1      	bne.n	8010662 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	3308      	adds	r3, #8
 80106a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80106a8:	e853 3f00 	ldrex	r3, [r3]
 80106ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80106ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80106b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80106b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	3308      	adds	r3, #8
 80106be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80106c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80106c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80106c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80106ca:	e841 2300 	strex	r3, r2, [r1]
 80106ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80106d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d1e3      	bne.n	801069e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	2220      	movs	r2, #32
 80106da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2200      	movs	r2, #0
 80106e2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106ec:	e853 3f00 	ldrex	r3, [r3]
 80106f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80106f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106f4:	f023 0310 	bic.w	r3, r3, #16
 80106f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	461a      	mov	r2, r3
 8010702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010706:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010708:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801070a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801070c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801070e:	e841 2300 	strex	r3, r2, [r1]
 8010712:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010716:	2b00      	cmp	r3, #0
 8010718:	d1e4      	bne.n	80106e4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010720:	4618      	mov	r0, r3
 8010722:	f7fa ff7e 	bl	800b622 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	2202      	movs	r2, #2
 801072a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010738:	b29b      	uxth	r3, r3
 801073a:	1ad3      	subs	r3, r2, r3
 801073c:	b29b      	uxth	r3, r3
 801073e:	4619      	mov	r1, r3
 8010740:	6878      	ldr	r0, [r7, #4]
 8010742:	f7f7 fce7 	bl	8008114 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010746:	e0fc      	b.n	8010942 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801074e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010752:	429a      	cmp	r2, r3
 8010754:	f040 80f5 	bne.w	8010942 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	f003 0320 	and.w	r3, r3, #32
 8010766:	2b20      	cmp	r3, #32
 8010768:	f040 80eb 	bne.w	8010942 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2202      	movs	r2, #2
 8010770:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010778:	4619      	mov	r1, r3
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f7f7 fcca 	bl	8008114 <HAL_UARTEx_RxEventCallback>
      return;
 8010780:	e0df      	b.n	8010942 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801078e:	b29b      	uxth	r3, r3
 8010790:	1ad3      	subs	r3, r2, r3
 8010792:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801079c:	b29b      	uxth	r3, r3
 801079e:	2b00      	cmp	r3, #0
 80107a0:	f000 80d1 	beq.w	8010946 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80107a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	f000 80cc 	beq.w	8010946 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107b6:	e853 3f00 	ldrex	r3, [r3]
 80107ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80107bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80107c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	461a      	mov	r2, r3
 80107cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80107d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80107d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80107d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80107d8:	e841 2300 	strex	r3, r2, [r1]
 80107dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80107de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d1e4      	bne.n	80107ae <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	3308      	adds	r3, #8
 80107ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ee:	e853 3f00 	ldrex	r3, [r3]
 80107f2:	623b      	str	r3, [r7, #32]
   return(result);
 80107f4:	6a3b      	ldr	r3, [r7, #32]
 80107f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80107fa:	f023 0301 	bic.w	r3, r3, #1
 80107fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	3308      	adds	r3, #8
 8010808:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801080c:	633a      	str	r2, [r7, #48]	@ 0x30
 801080e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010810:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010814:	e841 2300 	strex	r3, r2, [r1]
 8010818:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801081a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801081c:	2b00      	cmp	r3, #0
 801081e:	d1e1      	bne.n	80107e4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2220      	movs	r2, #32
 8010824:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	2200      	movs	r2, #0
 801082c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	2200      	movs	r2, #0
 8010832:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801083a:	693b      	ldr	r3, [r7, #16]
 801083c:	e853 3f00 	ldrex	r3, [r3]
 8010840:	60fb      	str	r3, [r7, #12]
   return(result);
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	f023 0310 	bic.w	r3, r3, #16
 8010848:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	461a      	mov	r2, r3
 8010852:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010856:	61fb      	str	r3, [r7, #28]
 8010858:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801085a:	69b9      	ldr	r1, [r7, #24]
 801085c:	69fa      	ldr	r2, [r7, #28]
 801085e:	e841 2300 	strex	r3, r2, [r1]
 8010862:	617b      	str	r3, [r7, #20]
   return(result);
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d1e4      	bne.n	8010834 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	2202      	movs	r2, #2
 801086e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010870:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010874:	4619      	mov	r1, r3
 8010876:	6878      	ldr	r0, [r7, #4]
 8010878:	f7f7 fc4c 	bl	8008114 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801087c:	e063      	b.n	8010946 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801087e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010882:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010886:	2b00      	cmp	r3, #0
 8010888:	d00e      	beq.n	80108a8 <HAL_UART_IRQHandler+0x5d8>
 801088a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801088e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010892:	2b00      	cmp	r3, #0
 8010894:	d008      	beq.n	80108a8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801089e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	f000 ffdf 	bl	8011864 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80108a6:	e051      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80108a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80108ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d014      	beq.n	80108de <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80108b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80108b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d105      	bne.n	80108cc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80108c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80108c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d008      	beq.n	80108de <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d03a      	beq.n	801094a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108d8:	6878      	ldr	r0, [r7, #4]
 80108da:	4798      	blx	r3
    }
    return;
 80108dc:	e035      	b.n	801094a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80108de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80108e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d009      	beq.n	80108fe <HAL_UART_IRQHandler+0x62e>
 80108ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80108ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d003      	beq.n	80108fe <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80108f6:	6878      	ldr	r0, [r7, #4]
 80108f8:	f000 ff89 	bl	801180e <UART_EndTransmit_IT>
    return;
 80108fc:	e026      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80108fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010902:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010906:	2b00      	cmp	r3, #0
 8010908:	d009      	beq.n	801091e <HAL_UART_IRQHandler+0x64e>
 801090a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801090e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010912:	2b00      	cmp	r3, #0
 8010914:	d003      	beq.n	801091e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010916:	6878      	ldr	r0, [r7, #4]
 8010918:	f000 ffb8 	bl	801188c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801091c:	e016      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801091e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010922:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010926:	2b00      	cmp	r3, #0
 8010928:	d010      	beq.n	801094c <HAL_UART_IRQHandler+0x67c>
 801092a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801092e:	2b00      	cmp	r3, #0
 8010930:	da0c      	bge.n	801094c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	f000 ffa0 	bl	8011878 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010938:	e008      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
      return;
 801093a:	bf00      	nop
 801093c:	e006      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
    return;
 801093e:	bf00      	nop
 8010940:	e004      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
      return;
 8010942:	bf00      	nop
 8010944:	e002      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
      return;
 8010946:	bf00      	nop
 8010948:	e000      	b.n	801094c <HAL_UART_IRQHandler+0x67c>
    return;
 801094a:	bf00      	nop
  }
}
 801094c:	37e8      	adds	r7, #232	@ 0xe8
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}
 8010952:	bf00      	nop

08010954 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010954:	b480      	push	{r7}
 8010956:	b083      	sub	sp, #12
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 801095c:	bf00      	nop
 801095e:	370c      	adds	r7, #12
 8010960:	46bd      	mov	sp, r7
 8010962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010966:	4770      	bx	lr

08010968 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010968:	b480      	push	{r7}
 801096a:	b083      	sub	sp, #12
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010970:	bf00      	nop
 8010972:	370c      	adds	r7, #12
 8010974:	46bd      	mov	sp, r7
 8010976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097a:	4770      	bx	lr

0801097c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801097c:	b480      	push	{r7}
 801097e:	b083      	sub	sp, #12
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8010984:	bf00      	nop
 8010986:	370c      	adds	r7, #12
 8010988:	46bd      	mov	sp, r7
 801098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098e:	4770      	bx	lr

08010990 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010990:	b480      	push	{r7}
 8010992:	b083      	sub	sp, #12
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010998:	bf00      	nop
 801099a:	370c      	adds	r7, #12
 801099c:	46bd      	mov	sp, r7
 801099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a2:	4770      	bx	lr

080109a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80109a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80109a8:	b08c      	sub	sp, #48	@ 0x30
 80109aa:	af00      	add	r7, sp, #0
 80109ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80109ae:	2300      	movs	r3, #0
 80109b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80109b4:	697b      	ldr	r3, [r7, #20]
 80109b6:	689a      	ldr	r2, [r3, #8]
 80109b8:	697b      	ldr	r3, [r7, #20]
 80109ba:	691b      	ldr	r3, [r3, #16]
 80109bc:	431a      	orrs	r2, r3
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	695b      	ldr	r3, [r3, #20]
 80109c2:	431a      	orrs	r2, r3
 80109c4:	697b      	ldr	r3, [r7, #20]
 80109c6:	69db      	ldr	r3, [r3, #28]
 80109c8:	4313      	orrs	r3, r2
 80109ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80109cc:	697b      	ldr	r3, [r7, #20]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	681a      	ldr	r2, [r3, #0]
 80109d2:	4bab      	ldr	r3, [pc, #684]	@ (8010c80 <UART_SetConfig+0x2dc>)
 80109d4:	4013      	ands	r3, r2
 80109d6:	697a      	ldr	r2, [r7, #20]
 80109d8:	6812      	ldr	r2, [r2, #0]
 80109da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80109dc:	430b      	orrs	r3, r1
 80109de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80109e0:	697b      	ldr	r3, [r7, #20]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	685b      	ldr	r3, [r3, #4]
 80109e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80109ea:	697b      	ldr	r3, [r7, #20]
 80109ec:	68da      	ldr	r2, [r3, #12]
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	430a      	orrs	r2, r1
 80109f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80109f6:	697b      	ldr	r3, [r7, #20]
 80109f8:	699b      	ldr	r3, [r3, #24]
 80109fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80109fc:	697b      	ldr	r3, [r7, #20]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	4aa0      	ldr	r2, [pc, #640]	@ (8010c84 <UART_SetConfig+0x2e0>)
 8010a02:	4293      	cmp	r3, r2
 8010a04:	d004      	beq.n	8010a10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010a06:	697b      	ldr	r3, [r7, #20]
 8010a08:	6a1b      	ldr	r3, [r3, #32]
 8010a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a0c:	4313      	orrs	r3, r2
 8010a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010a10:	697b      	ldr	r3, [r7, #20]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	689b      	ldr	r3, [r3, #8]
 8010a16:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8010a1a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8010a1e:	697a      	ldr	r2, [r7, #20]
 8010a20:	6812      	ldr	r2, [r2, #0]
 8010a22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010a24:	430b      	orrs	r3, r1
 8010a26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010a28:	697b      	ldr	r3, [r7, #20]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a2e:	f023 010f 	bic.w	r1, r3, #15
 8010a32:	697b      	ldr	r3, [r7, #20]
 8010a34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a36:	697b      	ldr	r3, [r7, #20]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	430a      	orrs	r2, r1
 8010a3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	4a91      	ldr	r2, [pc, #580]	@ (8010c88 <UART_SetConfig+0x2e4>)
 8010a44:	4293      	cmp	r3, r2
 8010a46:	d125      	bne.n	8010a94 <UART_SetConfig+0xf0>
 8010a48:	4b90      	ldr	r3, [pc, #576]	@ (8010c8c <UART_SetConfig+0x2e8>)
 8010a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010a4e:	f003 0303 	and.w	r3, r3, #3
 8010a52:	2b03      	cmp	r3, #3
 8010a54:	d81a      	bhi.n	8010a8c <UART_SetConfig+0xe8>
 8010a56:	a201      	add	r2, pc, #4	@ (adr r2, 8010a5c <UART_SetConfig+0xb8>)
 8010a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a5c:	08010a6d 	.word	0x08010a6d
 8010a60:	08010a7d 	.word	0x08010a7d
 8010a64:	08010a75 	.word	0x08010a75
 8010a68:	08010a85 	.word	0x08010a85
 8010a6c:	2301      	movs	r3, #1
 8010a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010a72:	e0d6      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010a74:	2302      	movs	r3, #2
 8010a76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010a7a:	e0d2      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010a7c:	2304      	movs	r3, #4
 8010a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010a82:	e0ce      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010a84:	2308      	movs	r3, #8
 8010a86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010a8a:	e0ca      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010a8c:	2310      	movs	r3, #16
 8010a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010a92:	e0c6      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010a94:	697b      	ldr	r3, [r7, #20]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	4a7d      	ldr	r2, [pc, #500]	@ (8010c90 <UART_SetConfig+0x2ec>)
 8010a9a:	4293      	cmp	r3, r2
 8010a9c:	d138      	bne.n	8010b10 <UART_SetConfig+0x16c>
 8010a9e:	4b7b      	ldr	r3, [pc, #492]	@ (8010c8c <UART_SetConfig+0x2e8>)
 8010aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010aa4:	f003 030c 	and.w	r3, r3, #12
 8010aa8:	2b0c      	cmp	r3, #12
 8010aaa:	d82d      	bhi.n	8010b08 <UART_SetConfig+0x164>
 8010aac:	a201      	add	r2, pc, #4	@ (adr r2, 8010ab4 <UART_SetConfig+0x110>)
 8010aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ab2:	bf00      	nop
 8010ab4:	08010ae9 	.word	0x08010ae9
 8010ab8:	08010b09 	.word	0x08010b09
 8010abc:	08010b09 	.word	0x08010b09
 8010ac0:	08010b09 	.word	0x08010b09
 8010ac4:	08010af9 	.word	0x08010af9
 8010ac8:	08010b09 	.word	0x08010b09
 8010acc:	08010b09 	.word	0x08010b09
 8010ad0:	08010b09 	.word	0x08010b09
 8010ad4:	08010af1 	.word	0x08010af1
 8010ad8:	08010b09 	.word	0x08010b09
 8010adc:	08010b09 	.word	0x08010b09
 8010ae0:	08010b09 	.word	0x08010b09
 8010ae4:	08010b01 	.word	0x08010b01
 8010ae8:	2300      	movs	r3, #0
 8010aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010aee:	e098      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010af0:	2302      	movs	r3, #2
 8010af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010af6:	e094      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010af8:	2304      	movs	r3, #4
 8010afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010afe:	e090      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b00:	2308      	movs	r3, #8
 8010b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b06:	e08c      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b08:	2310      	movs	r3, #16
 8010b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b0e:	e088      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b10:	697b      	ldr	r3, [r7, #20]
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	4a5f      	ldr	r2, [pc, #380]	@ (8010c94 <UART_SetConfig+0x2f0>)
 8010b16:	4293      	cmp	r3, r2
 8010b18:	d125      	bne.n	8010b66 <UART_SetConfig+0x1c2>
 8010b1a:	4b5c      	ldr	r3, [pc, #368]	@ (8010c8c <UART_SetConfig+0x2e8>)
 8010b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010b24:	2b30      	cmp	r3, #48	@ 0x30
 8010b26:	d016      	beq.n	8010b56 <UART_SetConfig+0x1b2>
 8010b28:	2b30      	cmp	r3, #48	@ 0x30
 8010b2a:	d818      	bhi.n	8010b5e <UART_SetConfig+0x1ba>
 8010b2c:	2b20      	cmp	r3, #32
 8010b2e:	d00a      	beq.n	8010b46 <UART_SetConfig+0x1a2>
 8010b30:	2b20      	cmp	r3, #32
 8010b32:	d814      	bhi.n	8010b5e <UART_SetConfig+0x1ba>
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d002      	beq.n	8010b3e <UART_SetConfig+0x19a>
 8010b38:	2b10      	cmp	r3, #16
 8010b3a:	d008      	beq.n	8010b4e <UART_SetConfig+0x1aa>
 8010b3c:	e00f      	b.n	8010b5e <UART_SetConfig+0x1ba>
 8010b3e:	2300      	movs	r3, #0
 8010b40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b44:	e06d      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b46:	2302      	movs	r3, #2
 8010b48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b4c:	e069      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b4e:	2304      	movs	r3, #4
 8010b50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b54:	e065      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b56:	2308      	movs	r3, #8
 8010b58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b5c:	e061      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b5e:	2310      	movs	r3, #16
 8010b60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b64:	e05d      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b66:	697b      	ldr	r3, [r7, #20]
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	4a4b      	ldr	r2, [pc, #300]	@ (8010c98 <UART_SetConfig+0x2f4>)
 8010b6c:	4293      	cmp	r3, r2
 8010b6e:	d125      	bne.n	8010bbc <UART_SetConfig+0x218>
 8010b70:	4b46      	ldr	r3, [pc, #280]	@ (8010c8c <UART_SetConfig+0x2e8>)
 8010b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010b7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8010b7c:	d016      	beq.n	8010bac <UART_SetConfig+0x208>
 8010b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010b80:	d818      	bhi.n	8010bb4 <UART_SetConfig+0x210>
 8010b82:	2b80      	cmp	r3, #128	@ 0x80
 8010b84:	d00a      	beq.n	8010b9c <UART_SetConfig+0x1f8>
 8010b86:	2b80      	cmp	r3, #128	@ 0x80
 8010b88:	d814      	bhi.n	8010bb4 <UART_SetConfig+0x210>
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d002      	beq.n	8010b94 <UART_SetConfig+0x1f0>
 8010b8e:	2b40      	cmp	r3, #64	@ 0x40
 8010b90:	d008      	beq.n	8010ba4 <UART_SetConfig+0x200>
 8010b92:	e00f      	b.n	8010bb4 <UART_SetConfig+0x210>
 8010b94:	2300      	movs	r3, #0
 8010b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010b9a:	e042      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010b9c:	2302      	movs	r3, #2
 8010b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010ba2:	e03e      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010ba4:	2304      	movs	r3, #4
 8010ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010baa:	e03a      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010bac:	2308      	movs	r3, #8
 8010bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010bb2:	e036      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010bb4:	2310      	movs	r3, #16
 8010bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010bba:	e032      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010bbc:	697b      	ldr	r3, [r7, #20]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	4a30      	ldr	r2, [pc, #192]	@ (8010c84 <UART_SetConfig+0x2e0>)
 8010bc2:	4293      	cmp	r3, r2
 8010bc4:	d12a      	bne.n	8010c1c <UART_SetConfig+0x278>
 8010bc6:	4b31      	ldr	r3, [pc, #196]	@ (8010c8c <UART_SetConfig+0x2e8>)
 8010bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010bcc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010bd0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010bd4:	d01a      	beq.n	8010c0c <UART_SetConfig+0x268>
 8010bd6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010bda:	d81b      	bhi.n	8010c14 <UART_SetConfig+0x270>
 8010bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010be0:	d00c      	beq.n	8010bfc <UART_SetConfig+0x258>
 8010be2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010be6:	d815      	bhi.n	8010c14 <UART_SetConfig+0x270>
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d003      	beq.n	8010bf4 <UART_SetConfig+0x250>
 8010bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010bf0:	d008      	beq.n	8010c04 <UART_SetConfig+0x260>
 8010bf2:	e00f      	b.n	8010c14 <UART_SetConfig+0x270>
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010bfa:	e012      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010bfc:	2302      	movs	r3, #2
 8010bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c02:	e00e      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010c04:	2304      	movs	r3, #4
 8010c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c0a:	e00a      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010c0c:	2308      	movs	r3, #8
 8010c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c12:	e006      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010c14:	2310      	movs	r3, #16
 8010c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c1a:	e002      	b.n	8010c22 <UART_SetConfig+0x27e>
 8010c1c:	2310      	movs	r3, #16
 8010c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	4a17      	ldr	r2, [pc, #92]	@ (8010c84 <UART_SetConfig+0x2e0>)
 8010c28:	4293      	cmp	r3, r2
 8010c2a:	f040 80a8 	bne.w	8010d7e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010c2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010c32:	2b08      	cmp	r3, #8
 8010c34:	d834      	bhi.n	8010ca0 <UART_SetConfig+0x2fc>
 8010c36:	a201      	add	r2, pc, #4	@ (adr r2, 8010c3c <UART_SetConfig+0x298>)
 8010c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c3c:	08010c61 	.word	0x08010c61
 8010c40:	08010ca1 	.word	0x08010ca1
 8010c44:	08010c69 	.word	0x08010c69
 8010c48:	08010ca1 	.word	0x08010ca1
 8010c4c:	08010c6f 	.word	0x08010c6f
 8010c50:	08010ca1 	.word	0x08010ca1
 8010c54:	08010ca1 	.word	0x08010ca1
 8010c58:	08010ca1 	.word	0x08010ca1
 8010c5c:	08010c77 	.word	0x08010c77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010c60:	f7fe fa60 	bl	800f124 <HAL_RCC_GetPCLK1Freq>
 8010c64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c66:	e021      	b.n	8010cac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010c68:	4b0c      	ldr	r3, [pc, #48]	@ (8010c9c <UART_SetConfig+0x2f8>)
 8010c6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010c6c:	e01e      	b.n	8010cac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010c6e:	f7fe f9eb 	bl	800f048 <HAL_RCC_GetSysClockFreq>
 8010c72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c74:	e01a      	b.n	8010cac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010c7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010c7c:	e016      	b.n	8010cac <UART_SetConfig+0x308>
 8010c7e:	bf00      	nop
 8010c80:	cfff69f3 	.word	0xcfff69f3
 8010c84:	40008000 	.word	0x40008000
 8010c88:	40013800 	.word	0x40013800
 8010c8c:	40021000 	.word	0x40021000
 8010c90:	40004400 	.word	0x40004400
 8010c94:	40004800 	.word	0x40004800
 8010c98:	40004c00 	.word	0x40004c00
 8010c9c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010ca4:	2301      	movs	r3, #1
 8010ca6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010caa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	f000 812a 	beq.w	8010f08 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cb8:	4a9e      	ldr	r2, [pc, #632]	@ (8010f34 <UART_SetConfig+0x590>)
 8010cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010cbe:	461a      	mov	r2, r3
 8010cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8010cc6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010cc8:	697b      	ldr	r3, [r7, #20]
 8010cca:	685a      	ldr	r2, [r3, #4]
 8010ccc:	4613      	mov	r3, r2
 8010cce:	005b      	lsls	r3, r3, #1
 8010cd0:	4413      	add	r3, r2
 8010cd2:	69ba      	ldr	r2, [r7, #24]
 8010cd4:	429a      	cmp	r2, r3
 8010cd6:	d305      	bcc.n	8010ce4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010cd8:	697b      	ldr	r3, [r7, #20]
 8010cda:	685b      	ldr	r3, [r3, #4]
 8010cdc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010cde:	69ba      	ldr	r2, [r7, #24]
 8010ce0:	429a      	cmp	r2, r3
 8010ce2:	d903      	bls.n	8010cec <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010cea:	e10d      	b.n	8010f08 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cee:	2200      	movs	r2, #0
 8010cf0:	60bb      	str	r3, [r7, #8]
 8010cf2:	60fa      	str	r2, [r7, #12]
 8010cf4:	697b      	ldr	r3, [r7, #20]
 8010cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cf8:	4a8e      	ldr	r2, [pc, #568]	@ (8010f34 <UART_SetConfig+0x590>)
 8010cfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010cfe:	b29b      	uxth	r3, r3
 8010d00:	2200      	movs	r2, #0
 8010d02:	603b      	str	r3, [r7, #0]
 8010d04:	607a      	str	r2, [r7, #4]
 8010d06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010d0e:	f7ef ff73 	bl	8000bf8 <__aeabi_uldivmod>
 8010d12:	4602      	mov	r2, r0
 8010d14:	460b      	mov	r3, r1
 8010d16:	4610      	mov	r0, r2
 8010d18:	4619      	mov	r1, r3
 8010d1a:	f04f 0200 	mov.w	r2, #0
 8010d1e:	f04f 0300 	mov.w	r3, #0
 8010d22:	020b      	lsls	r3, r1, #8
 8010d24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010d28:	0202      	lsls	r2, r0, #8
 8010d2a:	6979      	ldr	r1, [r7, #20]
 8010d2c:	6849      	ldr	r1, [r1, #4]
 8010d2e:	0849      	lsrs	r1, r1, #1
 8010d30:	2000      	movs	r0, #0
 8010d32:	460c      	mov	r4, r1
 8010d34:	4605      	mov	r5, r0
 8010d36:	eb12 0804 	adds.w	r8, r2, r4
 8010d3a:	eb43 0905 	adc.w	r9, r3, r5
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	685b      	ldr	r3, [r3, #4]
 8010d42:	2200      	movs	r2, #0
 8010d44:	469a      	mov	sl, r3
 8010d46:	4693      	mov	fp, r2
 8010d48:	4652      	mov	r2, sl
 8010d4a:	465b      	mov	r3, fp
 8010d4c:	4640      	mov	r0, r8
 8010d4e:	4649      	mov	r1, r9
 8010d50:	f7ef ff52 	bl	8000bf8 <__aeabi_uldivmod>
 8010d54:	4602      	mov	r2, r0
 8010d56:	460b      	mov	r3, r1
 8010d58:	4613      	mov	r3, r2
 8010d5a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010d5c:	6a3b      	ldr	r3, [r7, #32]
 8010d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010d62:	d308      	bcc.n	8010d76 <UART_SetConfig+0x3d2>
 8010d64:	6a3b      	ldr	r3, [r7, #32]
 8010d66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d6a:	d204      	bcs.n	8010d76 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8010d6c:	697b      	ldr	r3, [r7, #20]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	6a3a      	ldr	r2, [r7, #32]
 8010d72:	60da      	str	r2, [r3, #12]
 8010d74:	e0c8      	b.n	8010f08 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8010d76:	2301      	movs	r3, #1
 8010d78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010d7c:	e0c4      	b.n	8010f08 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010d7e:	697b      	ldr	r3, [r7, #20]
 8010d80:	69db      	ldr	r3, [r3, #28]
 8010d82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010d86:	d167      	bne.n	8010e58 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8010d88:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010d8c:	2b08      	cmp	r3, #8
 8010d8e:	d828      	bhi.n	8010de2 <UART_SetConfig+0x43e>
 8010d90:	a201      	add	r2, pc, #4	@ (adr r2, 8010d98 <UART_SetConfig+0x3f4>)
 8010d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d96:	bf00      	nop
 8010d98:	08010dbd 	.word	0x08010dbd
 8010d9c:	08010dc5 	.word	0x08010dc5
 8010da0:	08010dcd 	.word	0x08010dcd
 8010da4:	08010de3 	.word	0x08010de3
 8010da8:	08010dd3 	.word	0x08010dd3
 8010dac:	08010de3 	.word	0x08010de3
 8010db0:	08010de3 	.word	0x08010de3
 8010db4:	08010de3 	.word	0x08010de3
 8010db8:	08010ddb 	.word	0x08010ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010dbc:	f7fe f9b2 	bl	800f124 <HAL_RCC_GetPCLK1Freq>
 8010dc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010dc2:	e014      	b.n	8010dee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010dc4:	f7fe f9c4 	bl	800f150 <HAL_RCC_GetPCLK2Freq>
 8010dc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010dca:	e010      	b.n	8010dee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010dcc:	4b5a      	ldr	r3, [pc, #360]	@ (8010f38 <UART_SetConfig+0x594>)
 8010dce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010dd0:	e00d      	b.n	8010dee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010dd2:	f7fe f939 	bl	800f048 <HAL_RCC_GetSysClockFreq>
 8010dd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010dd8:	e009      	b.n	8010dee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010dde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010de0:	e005      	b.n	8010dee <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8010de2:	2300      	movs	r3, #0
 8010de4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010de6:	2301      	movs	r3, #1
 8010de8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010dec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	f000 8089 	beq.w	8010f08 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010df6:	697b      	ldr	r3, [r7, #20]
 8010df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dfa:	4a4e      	ldr	r2, [pc, #312]	@ (8010f34 <UART_SetConfig+0x590>)
 8010dfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010e00:	461a      	mov	r2, r3
 8010e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e04:	fbb3 f3f2 	udiv	r3, r3, r2
 8010e08:	005a      	lsls	r2, r3, #1
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	685b      	ldr	r3, [r3, #4]
 8010e0e:	085b      	lsrs	r3, r3, #1
 8010e10:	441a      	add	r2, r3
 8010e12:	697b      	ldr	r3, [r7, #20]
 8010e14:	685b      	ldr	r3, [r3, #4]
 8010e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010e1c:	6a3b      	ldr	r3, [r7, #32]
 8010e1e:	2b0f      	cmp	r3, #15
 8010e20:	d916      	bls.n	8010e50 <UART_SetConfig+0x4ac>
 8010e22:	6a3b      	ldr	r3, [r7, #32]
 8010e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e28:	d212      	bcs.n	8010e50 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010e2a:	6a3b      	ldr	r3, [r7, #32]
 8010e2c:	b29b      	uxth	r3, r3
 8010e2e:	f023 030f 	bic.w	r3, r3, #15
 8010e32:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010e34:	6a3b      	ldr	r3, [r7, #32]
 8010e36:	085b      	lsrs	r3, r3, #1
 8010e38:	b29b      	uxth	r3, r3
 8010e3a:	f003 0307 	and.w	r3, r3, #7
 8010e3e:	b29a      	uxth	r2, r3
 8010e40:	8bfb      	ldrh	r3, [r7, #30]
 8010e42:	4313      	orrs	r3, r2
 8010e44:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010e46:	697b      	ldr	r3, [r7, #20]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	8bfa      	ldrh	r2, [r7, #30]
 8010e4c:	60da      	str	r2, [r3, #12]
 8010e4e:	e05b      	b.n	8010f08 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8010e50:	2301      	movs	r3, #1
 8010e52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010e56:	e057      	b.n	8010f08 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010e58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010e5c:	2b08      	cmp	r3, #8
 8010e5e:	d828      	bhi.n	8010eb2 <UART_SetConfig+0x50e>
 8010e60:	a201      	add	r2, pc, #4	@ (adr r2, 8010e68 <UART_SetConfig+0x4c4>)
 8010e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e66:	bf00      	nop
 8010e68:	08010e8d 	.word	0x08010e8d
 8010e6c:	08010e95 	.word	0x08010e95
 8010e70:	08010e9d 	.word	0x08010e9d
 8010e74:	08010eb3 	.word	0x08010eb3
 8010e78:	08010ea3 	.word	0x08010ea3
 8010e7c:	08010eb3 	.word	0x08010eb3
 8010e80:	08010eb3 	.word	0x08010eb3
 8010e84:	08010eb3 	.word	0x08010eb3
 8010e88:	08010eab 	.word	0x08010eab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010e8c:	f7fe f94a 	bl	800f124 <HAL_RCC_GetPCLK1Freq>
 8010e90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010e92:	e014      	b.n	8010ebe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010e94:	f7fe f95c 	bl	800f150 <HAL_RCC_GetPCLK2Freq>
 8010e98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010e9a:	e010      	b.n	8010ebe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010e9c:	4b26      	ldr	r3, [pc, #152]	@ (8010f38 <UART_SetConfig+0x594>)
 8010e9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010ea0:	e00d      	b.n	8010ebe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010ea2:	f7fe f8d1 	bl	800f048 <HAL_RCC_GetSysClockFreq>
 8010ea6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010ea8:	e009      	b.n	8010ebe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010eaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010eae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010eb0:	e005      	b.n	8010ebe <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8010eb2:	2300      	movs	r3, #0
 8010eb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010eb6:	2301      	movs	r3, #1
 8010eb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010ebc:	bf00      	nop
    }

    if (pclk != 0U)
 8010ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d021      	beq.n	8010f08 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010ec4:	697b      	ldr	r3, [r7, #20]
 8010ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8010f34 <UART_SetConfig+0x590>)
 8010eca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ece:	461a      	mov	r2, r3
 8010ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed2:	fbb3 f2f2 	udiv	r2, r3, r2
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	685b      	ldr	r3, [r3, #4]
 8010eda:	085b      	lsrs	r3, r3, #1
 8010edc:	441a      	add	r2, r3
 8010ede:	697b      	ldr	r3, [r7, #20]
 8010ee0:	685b      	ldr	r3, [r3, #4]
 8010ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ee6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010ee8:	6a3b      	ldr	r3, [r7, #32]
 8010eea:	2b0f      	cmp	r3, #15
 8010eec:	d909      	bls.n	8010f02 <UART_SetConfig+0x55e>
 8010eee:	6a3b      	ldr	r3, [r7, #32]
 8010ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010ef4:	d205      	bcs.n	8010f02 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010ef6:	6a3b      	ldr	r3, [r7, #32]
 8010ef8:	b29a      	uxth	r2, r3
 8010efa:	697b      	ldr	r3, [r7, #20]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	60da      	str	r2, [r3, #12]
 8010f00:	e002      	b.n	8010f08 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8010f02:	2301      	movs	r3, #1
 8010f04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010f08:	697b      	ldr	r3, [r7, #20]
 8010f0a:	2201      	movs	r2, #1
 8010f0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010f10:	697b      	ldr	r3, [r7, #20]
 8010f12:	2201      	movs	r2, #1
 8010f14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010f18:	697b      	ldr	r3, [r7, #20]
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010f1e:	697b      	ldr	r3, [r7, #20]
 8010f20:	2200      	movs	r2, #0
 8010f22:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010f24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010f28:	4618      	mov	r0, r3
 8010f2a:	3730      	adds	r7, #48	@ 0x30
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010f32:	bf00      	nop
 8010f34:	0801dde0 	.word	0x0801dde0
 8010f38:	00f42400 	.word	0x00f42400

08010f3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010f3c:	b480      	push	{r7}
 8010f3e:	b083      	sub	sp, #12
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f48:	f003 0308 	and.w	r3, r3, #8
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d00a      	beq.n	8010f66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	685b      	ldr	r3, [r3, #4]
 8010f56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	430a      	orrs	r2, r1
 8010f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f6a:	f003 0301 	and.w	r3, r3, #1
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d00a      	beq.n	8010f88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	685b      	ldr	r3, [r3, #4]
 8010f78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	430a      	orrs	r2, r1
 8010f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f8c:	f003 0302 	and.w	r3, r3, #2
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d00a      	beq.n	8010faa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	685b      	ldr	r3, [r3, #4]
 8010f9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	430a      	orrs	r2, r1
 8010fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fae:	f003 0304 	and.w	r3, r3, #4
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d00a      	beq.n	8010fcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	685b      	ldr	r3, [r3, #4]
 8010fbc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	430a      	orrs	r2, r1
 8010fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fd0:	f003 0310 	and.w	r3, r3, #16
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d00a      	beq.n	8010fee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	689b      	ldr	r3, [r3, #8]
 8010fde:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	430a      	orrs	r2, r1
 8010fec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ff2:	f003 0320 	and.w	r3, r3, #32
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d00a      	beq.n	8011010 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	689b      	ldr	r3, [r3, #8]
 8011000:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	430a      	orrs	r2, r1
 801100e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011018:	2b00      	cmp	r3, #0
 801101a:	d01a      	beq.n	8011052 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	685b      	ldr	r3, [r3, #4]
 8011022:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	430a      	orrs	r2, r1
 8011030:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011036:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801103a:	d10a      	bne.n	8011052 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	685b      	ldr	r3, [r3, #4]
 8011042:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	430a      	orrs	r2, r1
 8011050:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801105a:	2b00      	cmp	r3, #0
 801105c:	d00a      	beq.n	8011074 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	685b      	ldr	r3, [r3, #4]
 8011064:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	430a      	orrs	r2, r1
 8011072:	605a      	str	r2, [r3, #4]
  }
}
 8011074:	bf00      	nop
 8011076:	370c      	adds	r7, #12
 8011078:	46bd      	mov	sp, r7
 801107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107e:	4770      	bx	lr

08011080 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011080:	b580      	push	{r7, lr}
 8011082:	b098      	sub	sp, #96	@ 0x60
 8011084:	af02      	add	r7, sp, #8
 8011086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	2200      	movs	r2, #0
 801108c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011090:	f7f8 f9c0 	bl	8009414 <HAL_GetTick>
 8011094:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	f003 0308 	and.w	r3, r3, #8
 80110a0:	2b08      	cmp	r3, #8
 80110a2:	d12f      	bne.n	8011104 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80110a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80110a8:	9300      	str	r3, [sp, #0]
 80110aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110ac:	2200      	movs	r2, #0
 80110ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80110b2:	6878      	ldr	r0, [r7, #4]
 80110b4:	f000 f88e 	bl	80111d4 <UART_WaitOnFlagUntilTimeout>
 80110b8:	4603      	mov	r3, r0
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d022      	beq.n	8011104 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110c6:	e853 3f00 	ldrex	r3, [r3]
 80110ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80110cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80110d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	461a      	mov	r2, r3
 80110da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80110de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80110e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80110e4:	e841 2300 	strex	r3, r2, [r1]
 80110e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80110ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d1e6      	bne.n	80110be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	2220      	movs	r2, #32
 80110f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	2200      	movs	r2, #0
 80110fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011100:	2303      	movs	r3, #3
 8011102:	e063      	b.n	80111cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	f003 0304 	and.w	r3, r3, #4
 801110e:	2b04      	cmp	r3, #4
 8011110:	d149      	bne.n	80111a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011112:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011116:	9300      	str	r3, [sp, #0]
 8011118:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801111a:	2200      	movs	r2, #0
 801111c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011120:	6878      	ldr	r0, [r7, #4]
 8011122:	f000 f857 	bl	80111d4 <UART_WaitOnFlagUntilTimeout>
 8011126:	4603      	mov	r3, r0
 8011128:	2b00      	cmp	r3, #0
 801112a:	d03c      	beq.n	80111a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011134:	e853 3f00 	ldrex	r3, [r3]
 8011138:	623b      	str	r3, [r7, #32]
   return(result);
 801113a:	6a3b      	ldr	r3, [r7, #32]
 801113c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011140:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	461a      	mov	r2, r3
 8011148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801114a:	633b      	str	r3, [r7, #48]	@ 0x30
 801114c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801114e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011152:	e841 2300 	strex	r3, r2, [r1]
 8011156:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801115a:	2b00      	cmp	r3, #0
 801115c:	d1e6      	bne.n	801112c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	3308      	adds	r3, #8
 8011164:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	e853 3f00 	ldrex	r3, [r3]
 801116c:	60fb      	str	r3, [r7, #12]
   return(result);
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	f023 0301 	bic.w	r3, r3, #1
 8011174:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	3308      	adds	r3, #8
 801117c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801117e:	61fa      	str	r2, [r7, #28]
 8011180:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011182:	69b9      	ldr	r1, [r7, #24]
 8011184:	69fa      	ldr	r2, [r7, #28]
 8011186:	e841 2300 	strex	r3, r2, [r1]
 801118a:	617b      	str	r3, [r7, #20]
   return(result);
 801118c:	697b      	ldr	r3, [r7, #20]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d1e5      	bne.n	801115e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	2220      	movs	r2, #32
 8011196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	2200      	movs	r2, #0
 801119e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80111a2:	2303      	movs	r3, #3
 80111a4:	e012      	b.n	80111cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	2220      	movs	r2, #32
 80111aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	2220      	movs	r2, #32
 80111b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	2200      	movs	r2, #0
 80111ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2200      	movs	r2, #0
 80111c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2200      	movs	r2, #0
 80111c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80111ca:	2300      	movs	r3, #0
}
 80111cc:	4618      	mov	r0, r3
 80111ce:	3758      	adds	r7, #88	@ 0x58
 80111d0:	46bd      	mov	sp, r7
 80111d2:	bd80      	pop	{r7, pc}

080111d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80111d4:	b580      	push	{r7, lr}
 80111d6:	b084      	sub	sp, #16
 80111d8:	af00      	add	r7, sp, #0
 80111da:	60f8      	str	r0, [r7, #12]
 80111dc:	60b9      	str	r1, [r7, #8]
 80111de:	603b      	str	r3, [r7, #0]
 80111e0:	4613      	mov	r3, r2
 80111e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80111e4:	e04f      	b.n	8011286 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80111e6:	69bb      	ldr	r3, [r7, #24]
 80111e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111ec:	d04b      	beq.n	8011286 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80111ee:	f7f8 f911 	bl	8009414 <HAL_GetTick>
 80111f2:	4602      	mov	r2, r0
 80111f4:	683b      	ldr	r3, [r7, #0]
 80111f6:	1ad3      	subs	r3, r2, r3
 80111f8:	69ba      	ldr	r2, [r7, #24]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d302      	bcc.n	8011204 <UART_WaitOnFlagUntilTimeout+0x30>
 80111fe:	69bb      	ldr	r3, [r7, #24]
 8011200:	2b00      	cmp	r3, #0
 8011202:	d101      	bne.n	8011208 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011204:	2303      	movs	r3, #3
 8011206:	e04e      	b.n	80112a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	f003 0304 	and.w	r3, r3, #4
 8011212:	2b00      	cmp	r3, #0
 8011214:	d037      	beq.n	8011286 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011216:	68bb      	ldr	r3, [r7, #8]
 8011218:	2b80      	cmp	r3, #128	@ 0x80
 801121a:	d034      	beq.n	8011286 <UART_WaitOnFlagUntilTimeout+0xb2>
 801121c:	68bb      	ldr	r3, [r7, #8]
 801121e:	2b40      	cmp	r3, #64	@ 0x40
 8011220:	d031      	beq.n	8011286 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	69db      	ldr	r3, [r3, #28]
 8011228:	f003 0308 	and.w	r3, r3, #8
 801122c:	2b08      	cmp	r3, #8
 801122e:	d110      	bne.n	8011252 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	2208      	movs	r2, #8
 8011236:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011238:	68f8      	ldr	r0, [r7, #12]
 801123a:	f000 f920 	bl	801147e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	2208      	movs	r2, #8
 8011242:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	2200      	movs	r2, #0
 801124a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801124e:	2301      	movs	r3, #1
 8011250:	e029      	b.n	80112a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	69db      	ldr	r3, [r3, #28]
 8011258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801125c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011260:	d111      	bne.n	8011286 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801126a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801126c:	68f8      	ldr	r0, [r7, #12]
 801126e:	f000 f906 	bl	801147e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	2220      	movs	r2, #32
 8011276:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	2200      	movs	r2, #0
 801127e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011282:	2303      	movs	r3, #3
 8011284:	e00f      	b.n	80112a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	69da      	ldr	r2, [r3, #28]
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	4013      	ands	r3, r2
 8011290:	68ba      	ldr	r2, [r7, #8]
 8011292:	429a      	cmp	r2, r3
 8011294:	bf0c      	ite	eq
 8011296:	2301      	moveq	r3, #1
 8011298:	2300      	movne	r3, #0
 801129a:	b2db      	uxtb	r3, r3
 801129c:	461a      	mov	r2, r3
 801129e:	79fb      	ldrb	r3, [r7, #7]
 80112a0:	429a      	cmp	r2, r3
 80112a2:	d0a0      	beq.n	80111e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80112a4:	2300      	movs	r3, #0
}
 80112a6:	4618      	mov	r0, r3
 80112a8:	3710      	adds	r7, #16
 80112aa:	46bd      	mov	sp, r7
 80112ac:	bd80      	pop	{r7, pc}
	...

080112b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b096      	sub	sp, #88	@ 0x58
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	60f8      	str	r0, [r7, #12]
 80112b8:	60b9      	str	r1, [r7, #8]
 80112ba:	4613      	mov	r3, r2
 80112bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	68ba      	ldr	r2, [r7, #8]
 80112c2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	88fa      	ldrh	r2, [r7, #6]
 80112c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	2200      	movs	r2, #0
 80112d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	2222      	movs	r2, #34	@ 0x22
 80112d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d02d      	beq.n	8011342 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80112ec:	4a40      	ldr	r2, [pc, #256]	@ (80113f0 <UART_Start_Receive_DMA+0x140>)
 80112ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80112f6:	4a3f      	ldr	r2, [pc, #252]	@ (80113f4 <UART_Start_Receive_DMA+0x144>)
 80112f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011300:	4a3d      	ldr	r2, [pc, #244]	@ (80113f8 <UART_Start_Receive_DMA+0x148>)
 8011302:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801130a:	2200      	movs	r2, #0
 801130c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	3324      	adds	r3, #36	@ 0x24
 801131a:	4619      	mov	r1, r3
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011320:	461a      	mov	r2, r3
 8011322:	88fb      	ldrh	r3, [r7, #6]
 8011324:	f7fa f902 	bl	800b52c <HAL_DMA_Start_IT>
 8011328:	4603      	mov	r3, r0
 801132a:	2b00      	cmp	r3, #0
 801132c:	d009      	beq.n	8011342 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	2210      	movs	r2, #16
 8011332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	2220      	movs	r2, #32
 801133a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801133e:	2301      	movs	r3, #1
 8011340:	e051      	b.n	80113e6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	691b      	ldr	r3, [r3, #16]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d018      	beq.n	801137c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011352:	e853 3f00 	ldrex	r3, [r3]
 8011356:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801135a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801135e:	657b      	str	r3, [r7, #84]	@ 0x54
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	461a      	mov	r2, r3
 8011366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011368:	64bb      	str	r3, [r7, #72]	@ 0x48
 801136a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801136c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801136e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011370:	e841 2300 	strex	r3, r2, [r1]
 8011374:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011378:	2b00      	cmp	r3, #0
 801137a:	d1e6      	bne.n	801134a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	3308      	adds	r3, #8
 8011382:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011386:	e853 3f00 	ldrex	r3, [r3]
 801138a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801138c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801138e:	f043 0301 	orr.w	r3, r3, #1
 8011392:	653b      	str	r3, [r7, #80]	@ 0x50
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	3308      	adds	r3, #8
 801139a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801139c:	637a      	str	r2, [r7, #52]	@ 0x34
 801139e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80113a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80113a4:	e841 2300 	strex	r3, r2, [r1]
 80113a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80113aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d1e5      	bne.n	801137c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	3308      	adds	r3, #8
 80113b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113b8:	697b      	ldr	r3, [r7, #20]
 80113ba:	e853 3f00 	ldrex	r3, [r3]
 80113be:	613b      	str	r3, [r7, #16]
   return(result);
 80113c0:	693b      	ldr	r3, [r7, #16]
 80113c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	3308      	adds	r3, #8
 80113ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80113d0:	623a      	str	r2, [r7, #32]
 80113d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113d4:	69f9      	ldr	r1, [r7, #28]
 80113d6:	6a3a      	ldr	r2, [r7, #32]
 80113d8:	e841 2300 	strex	r3, r2, [r1]
 80113dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80113de:	69bb      	ldr	r3, [r7, #24]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d1e5      	bne.n	80113b0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80113e4:	2300      	movs	r3, #0
}
 80113e6:	4618      	mov	r0, r3
 80113e8:	3758      	adds	r7, #88	@ 0x58
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop
 80113f0:	08011601 	.word	0x08011601
 80113f4:	0801172d 	.word	0x0801172d
 80113f8:	0801176b 	.word	0x0801176b

080113fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80113fc:	b480      	push	{r7}
 80113fe:	b08f      	sub	sp, #60	@ 0x3c
 8011400:	af00      	add	r7, sp, #0
 8011402:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801140a:	6a3b      	ldr	r3, [r7, #32]
 801140c:	e853 3f00 	ldrex	r3, [r3]
 8011410:	61fb      	str	r3, [r7, #28]
   return(result);
 8011412:	69fb      	ldr	r3, [r7, #28]
 8011414:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011418:	637b      	str	r3, [r7, #52]	@ 0x34
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	461a      	mov	r2, r3
 8011420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011422:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011424:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011426:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011428:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801142a:	e841 2300 	strex	r3, r2, [r1]
 801142e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011432:	2b00      	cmp	r3, #0
 8011434:	d1e6      	bne.n	8011404 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	3308      	adds	r3, #8
 801143c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	e853 3f00 	ldrex	r3, [r3]
 8011444:	60bb      	str	r3, [r7, #8]
   return(result);
 8011446:	68bb      	ldr	r3, [r7, #8]
 8011448:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801144c:	633b      	str	r3, [r7, #48]	@ 0x30
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	3308      	adds	r3, #8
 8011454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011456:	61ba      	str	r2, [r7, #24]
 8011458:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801145a:	6979      	ldr	r1, [r7, #20]
 801145c:	69ba      	ldr	r2, [r7, #24]
 801145e:	e841 2300 	strex	r3, r2, [r1]
 8011462:	613b      	str	r3, [r7, #16]
   return(result);
 8011464:	693b      	ldr	r3, [r7, #16]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d1e5      	bne.n	8011436 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	2220      	movs	r2, #32
 801146e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8011472:	bf00      	nop
 8011474:	373c      	adds	r7, #60	@ 0x3c
 8011476:	46bd      	mov	sp, r7
 8011478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801147c:	4770      	bx	lr

0801147e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801147e:	b480      	push	{r7}
 8011480:	b095      	sub	sp, #84	@ 0x54
 8011482:	af00      	add	r7, sp, #0
 8011484:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801148c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801148e:	e853 3f00 	ldrex	r3, [r3]
 8011492:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011496:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801149a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	461a      	mov	r2, r3
 80114a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80114a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80114aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80114ac:	e841 2300 	strex	r3, r2, [r1]
 80114b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80114b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d1e6      	bne.n	8011486 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	3308      	adds	r3, #8
 80114be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114c0:	6a3b      	ldr	r3, [r7, #32]
 80114c2:	e853 3f00 	ldrex	r3, [r3]
 80114c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80114c8:	69fb      	ldr	r3, [r7, #28]
 80114ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80114ce:	f023 0301 	bic.w	r3, r3, #1
 80114d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	3308      	adds	r3, #8
 80114da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80114dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80114de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80114e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114e4:	e841 2300 	strex	r3, r2, [r1]
 80114e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80114ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d1e3      	bne.n	80114b8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80114f4:	2b01      	cmp	r3, #1
 80114f6:	d118      	bne.n	801152a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	e853 3f00 	ldrex	r3, [r3]
 8011504:	60bb      	str	r3, [r7, #8]
   return(result);
 8011506:	68bb      	ldr	r3, [r7, #8]
 8011508:	f023 0310 	bic.w	r3, r3, #16
 801150c:	647b      	str	r3, [r7, #68]	@ 0x44
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	461a      	mov	r2, r3
 8011514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011516:	61bb      	str	r3, [r7, #24]
 8011518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801151a:	6979      	ldr	r1, [r7, #20]
 801151c:	69ba      	ldr	r2, [r7, #24]
 801151e:	e841 2300 	strex	r3, r2, [r1]
 8011522:	613b      	str	r3, [r7, #16]
   return(result);
 8011524:	693b      	ldr	r3, [r7, #16]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d1e6      	bne.n	80114f8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	2220      	movs	r2, #32
 801152e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	2200      	movs	r2, #0
 8011536:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	2200      	movs	r2, #0
 801153c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801153e:	bf00      	nop
 8011540:	3754      	adds	r7, #84	@ 0x54
 8011542:	46bd      	mov	sp, r7
 8011544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011548:	4770      	bx	lr

0801154a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801154a:	b580      	push	{r7, lr}
 801154c:	b090      	sub	sp, #64	@ 0x40
 801154e:	af00      	add	r7, sp, #0
 8011550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011556:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	f003 0320 	and.w	r3, r3, #32
 8011562:	2b00      	cmp	r3, #0
 8011564:	d137      	bne.n	80115d6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8011566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011568:	2200      	movs	r2, #0
 801156a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801156e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	3308      	adds	r3, #8
 8011574:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011578:	e853 3f00 	ldrex	r3, [r3]
 801157c:	623b      	str	r3, [r7, #32]
   return(result);
 801157e:	6a3b      	ldr	r3, [r7, #32]
 8011580:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011584:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	3308      	adds	r3, #8
 801158c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801158e:	633a      	str	r2, [r7, #48]	@ 0x30
 8011590:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011592:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011596:	e841 2300 	strex	r3, r2, [r1]
 801159a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801159c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d1e5      	bne.n	801156e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80115a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115a8:	693b      	ldr	r3, [r7, #16]
 80115aa:	e853 3f00 	ldrex	r3, [r3]
 80115ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80115b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	461a      	mov	r2, r3
 80115be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115c0:	61fb      	str	r3, [r7, #28]
 80115c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115c4:	69b9      	ldr	r1, [r7, #24]
 80115c6:	69fa      	ldr	r2, [r7, #28]
 80115c8:	e841 2300 	strex	r3, r2, [r1]
 80115cc:	617b      	str	r3, [r7, #20]
   return(result);
 80115ce:	697b      	ldr	r3, [r7, #20]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d1e6      	bne.n	80115a2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80115d4:	e002      	b.n	80115dc <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80115d6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80115d8:	f7ff f9bc 	bl	8010954 <HAL_UART_TxCpltCallback>
}
 80115dc:	bf00      	nop
 80115de:	3740      	adds	r7, #64	@ 0x40
 80115e0:	46bd      	mov	sp, r7
 80115e2:	bd80      	pop	{r7, pc}

080115e4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b084      	sub	sp, #16
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115f0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80115f2:	68f8      	ldr	r0, [r7, #12]
 80115f4:	f7ff f9b8 	bl	8010968 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80115f8:	bf00      	nop
 80115fa:	3710      	adds	r7, #16
 80115fc:	46bd      	mov	sp, r7
 80115fe:	bd80      	pop	{r7, pc}

08011600 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011600:	b580      	push	{r7, lr}
 8011602:	b09c      	sub	sp, #112	@ 0x70
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801160c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	f003 0320 	and.w	r3, r3, #32
 8011618:	2b00      	cmp	r3, #0
 801161a:	d171      	bne.n	8011700 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 801161c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801161e:	2200      	movs	r2, #0
 8011620:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011624:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801162a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801162c:	e853 3f00 	ldrex	r3, [r3]
 8011630:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011638:	66bb      	str	r3, [r7, #104]	@ 0x68
 801163a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	461a      	mov	r2, r3
 8011640:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011642:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011644:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011646:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011648:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801164a:	e841 2300 	strex	r3, r2, [r1]
 801164e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011652:	2b00      	cmp	r3, #0
 8011654:	d1e6      	bne.n	8011624 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011656:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	3308      	adds	r3, #8
 801165c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801165e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011660:	e853 3f00 	ldrex	r3, [r3]
 8011664:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011668:	f023 0301 	bic.w	r3, r3, #1
 801166c:	667b      	str	r3, [r7, #100]	@ 0x64
 801166e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	3308      	adds	r3, #8
 8011674:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011676:	647a      	str	r2, [r7, #68]	@ 0x44
 8011678:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801167a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801167c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801167e:	e841 2300 	strex	r3, r2, [r1]
 8011682:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011686:	2b00      	cmp	r3, #0
 8011688:	d1e5      	bne.n	8011656 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801168a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	3308      	adds	r3, #8
 8011690:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011694:	e853 3f00 	ldrex	r3, [r3]
 8011698:	623b      	str	r3, [r7, #32]
   return(result);
 801169a:	6a3b      	ldr	r3, [r7, #32]
 801169c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80116a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80116a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	3308      	adds	r3, #8
 80116a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80116aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80116ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80116b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80116b2:	e841 2300 	strex	r3, r2, [r1]
 80116b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80116b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d1e5      	bne.n	801168a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80116be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116c0:	2220      	movs	r2, #32
 80116c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80116c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116ca:	2b01      	cmp	r3, #1
 80116cc:	d118      	bne.n	8011700 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80116ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116d4:	693b      	ldr	r3, [r7, #16]
 80116d6:	e853 3f00 	ldrex	r3, [r3]
 80116da:	60fb      	str	r3, [r7, #12]
   return(result);
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	f023 0310 	bic.w	r3, r3, #16
 80116e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80116e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	461a      	mov	r2, r3
 80116ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80116ec:	61fb      	str	r3, [r7, #28]
 80116ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116f0:	69b9      	ldr	r1, [r7, #24]
 80116f2:	69fa      	ldr	r2, [r7, #28]
 80116f4:	e841 2300 	strex	r3, r2, [r1]
 80116f8:	617b      	str	r3, [r7, #20]
   return(result);
 80116fa:	697b      	ldr	r3, [r7, #20]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d1e6      	bne.n	80116ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011700:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011702:	2200      	movs	r2, #0
 8011704:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801170a:	2b01      	cmp	r3, #1
 801170c:	d107      	bne.n	801171e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801170e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011710:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011714:	4619      	mov	r1, r3
 8011716:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011718:	f7f6 fcfc 	bl	8008114 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801171c:	e002      	b.n	8011724 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801171e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011720:	f7ff f92c 	bl	801097c <HAL_UART_RxCpltCallback>
}
 8011724:	bf00      	nop
 8011726:	3770      	adds	r7, #112	@ 0x70
 8011728:	46bd      	mov	sp, r7
 801172a:	bd80      	pop	{r7, pc}

0801172c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801172c:	b580      	push	{r7, lr}
 801172e:	b084      	sub	sp, #16
 8011730:	af00      	add	r7, sp, #0
 8011732:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011738:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	2201      	movs	r2, #1
 801173e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011744:	2b01      	cmp	r3, #1
 8011746:	d109      	bne.n	801175c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801174e:	085b      	lsrs	r3, r3, #1
 8011750:	b29b      	uxth	r3, r3
 8011752:	4619      	mov	r1, r3
 8011754:	68f8      	ldr	r0, [r7, #12]
 8011756:	f7f6 fcdd 	bl	8008114 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801175a:	e002      	b.n	8011762 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 801175c:	68f8      	ldr	r0, [r7, #12]
 801175e:	f7ff f917 	bl	8010990 <HAL_UART_RxHalfCpltCallback>
}
 8011762:	bf00      	nop
 8011764:	3710      	adds	r7, #16
 8011766:	46bd      	mov	sp, r7
 8011768:	bd80      	pop	{r7, pc}

0801176a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801176a:	b580      	push	{r7, lr}
 801176c:	b086      	sub	sp, #24
 801176e:	af00      	add	r7, sp, #0
 8011770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011776:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011778:	697b      	ldr	r3, [r7, #20]
 801177a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801177e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011780:	697b      	ldr	r3, [r7, #20]
 8011782:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011786:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011788:	697b      	ldr	r3, [r7, #20]
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	689b      	ldr	r3, [r3, #8]
 801178e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011792:	2b80      	cmp	r3, #128	@ 0x80
 8011794:	d109      	bne.n	80117aa <UART_DMAError+0x40>
 8011796:	693b      	ldr	r3, [r7, #16]
 8011798:	2b21      	cmp	r3, #33	@ 0x21
 801179a:	d106      	bne.n	80117aa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801179c:	697b      	ldr	r3, [r7, #20]
 801179e:	2200      	movs	r2, #0
 80117a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80117a4:	6978      	ldr	r0, [r7, #20]
 80117a6:	f7ff fe29 	bl	80113fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80117aa:	697b      	ldr	r3, [r7, #20]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	689b      	ldr	r3, [r3, #8]
 80117b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117b4:	2b40      	cmp	r3, #64	@ 0x40
 80117b6:	d109      	bne.n	80117cc <UART_DMAError+0x62>
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	2b22      	cmp	r3, #34	@ 0x22
 80117bc:	d106      	bne.n	80117cc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80117be:	697b      	ldr	r3, [r7, #20]
 80117c0:	2200      	movs	r2, #0
 80117c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80117c6:	6978      	ldr	r0, [r7, #20]
 80117c8:	f7ff fe59 	bl	801147e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80117cc:	697b      	ldr	r3, [r7, #20]
 80117ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80117d2:	f043 0210 	orr.w	r2, r3, #16
 80117d6:	697b      	ldr	r3, [r7, #20]
 80117d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80117dc:	6978      	ldr	r0, [r7, #20]
 80117de:	f7f6 fded 	bl	80083bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80117e2:	bf00      	nop
 80117e4:	3718      	adds	r7, #24
 80117e6:	46bd      	mov	sp, r7
 80117e8:	bd80      	pop	{r7, pc}

080117ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80117ea:	b580      	push	{r7, lr}
 80117ec:	b084      	sub	sp, #16
 80117ee:	af00      	add	r7, sp, #0
 80117f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	2200      	movs	r2, #0
 80117fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011800:	68f8      	ldr	r0, [r7, #12]
 8011802:	f7f6 fddb 	bl	80083bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011806:	bf00      	nop
 8011808:	3710      	adds	r7, #16
 801180a:	46bd      	mov	sp, r7
 801180c:	bd80      	pop	{r7, pc}

0801180e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801180e:	b580      	push	{r7, lr}
 8011810:	b088      	sub	sp, #32
 8011812:	af00      	add	r7, sp, #0
 8011814:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	e853 3f00 	ldrex	r3, [r3]
 8011822:	60bb      	str	r3, [r7, #8]
   return(result);
 8011824:	68bb      	ldr	r3, [r7, #8]
 8011826:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801182a:	61fb      	str	r3, [r7, #28]
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	461a      	mov	r2, r3
 8011832:	69fb      	ldr	r3, [r7, #28]
 8011834:	61bb      	str	r3, [r7, #24]
 8011836:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011838:	6979      	ldr	r1, [r7, #20]
 801183a:	69ba      	ldr	r2, [r7, #24]
 801183c:	e841 2300 	strex	r3, r2, [r1]
 8011840:	613b      	str	r3, [r7, #16]
   return(result);
 8011842:	693b      	ldr	r3, [r7, #16]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d1e6      	bne.n	8011816 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	2220      	movs	r2, #32
 801184c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	2200      	movs	r2, #0
 8011854:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011856:	6878      	ldr	r0, [r7, #4]
 8011858:	f7ff f87c 	bl	8010954 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801185c:	bf00      	nop
 801185e:	3720      	adds	r7, #32
 8011860:	46bd      	mov	sp, r7
 8011862:	bd80      	pop	{r7, pc}

08011864 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011864:	b480      	push	{r7}
 8011866:	b083      	sub	sp, #12
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801186c:	bf00      	nop
 801186e:	370c      	adds	r7, #12
 8011870:	46bd      	mov	sp, r7
 8011872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011876:	4770      	bx	lr

08011878 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011878:	b480      	push	{r7}
 801187a:	b083      	sub	sp, #12
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011880:	bf00      	nop
 8011882:	370c      	adds	r7, #12
 8011884:	46bd      	mov	sp, r7
 8011886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188a:	4770      	bx	lr

0801188c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801188c:	b480      	push	{r7}
 801188e:	b083      	sub	sp, #12
 8011890:	af00      	add	r7, sp, #0
 8011892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011894:	bf00      	nop
 8011896:	370c      	adds	r7, #12
 8011898:	46bd      	mov	sp, r7
 801189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801189e:	4770      	bx	lr

080118a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80118a0:	b480      	push	{r7}
 80118a2:	b085      	sub	sp, #20
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80118ae:	2b01      	cmp	r3, #1
 80118b0:	d101      	bne.n	80118b6 <HAL_UARTEx_DisableFifoMode+0x16>
 80118b2:	2302      	movs	r3, #2
 80118b4:	e027      	b.n	8011906 <HAL_UARTEx_DisableFifoMode+0x66>
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	2201      	movs	r2, #1
 80118ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	2224      	movs	r2, #36	@ 0x24
 80118c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	681a      	ldr	r2, [r3, #0]
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	f022 0201 	bic.w	r2, r2, #1
 80118dc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80118e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	2200      	movs	r2, #0
 80118ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	68fa      	ldr	r2, [r7, #12]
 80118f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	2220      	movs	r2, #32
 80118f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	2200      	movs	r2, #0
 8011900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011904:	2300      	movs	r3, #0
}
 8011906:	4618      	mov	r0, r3
 8011908:	3714      	adds	r7, #20
 801190a:	46bd      	mov	sp, r7
 801190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011910:	4770      	bx	lr

08011912 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011912:	b580      	push	{r7, lr}
 8011914:	b084      	sub	sp, #16
 8011916:	af00      	add	r7, sp, #0
 8011918:	6078      	str	r0, [r7, #4]
 801191a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011922:	2b01      	cmp	r3, #1
 8011924:	d101      	bne.n	801192a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011926:	2302      	movs	r3, #2
 8011928:	e02d      	b.n	8011986 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2201      	movs	r2, #1
 801192e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	2224      	movs	r2, #36	@ 0x24
 8011936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	681a      	ldr	r2, [r3, #0]
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	f022 0201 	bic.w	r2, r2, #1
 8011950:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	689b      	ldr	r3, [r3, #8]
 8011958:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	683a      	ldr	r2, [r7, #0]
 8011962:	430a      	orrs	r2, r1
 8011964:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011966:	6878      	ldr	r0, [r7, #4]
 8011968:	f000 f8a4 	bl	8011ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	68fa      	ldr	r2, [r7, #12]
 8011972:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2220      	movs	r2, #32
 8011978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	2200      	movs	r2, #0
 8011980:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011984:	2300      	movs	r3, #0
}
 8011986:	4618      	mov	r0, r3
 8011988:	3710      	adds	r7, #16
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}

0801198e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801198e:	b580      	push	{r7, lr}
 8011990:	b084      	sub	sp, #16
 8011992:	af00      	add	r7, sp, #0
 8011994:	6078      	str	r0, [r7, #4]
 8011996:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801199e:	2b01      	cmp	r3, #1
 80119a0:	d101      	bne.n	80119a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80119a2:	2302      	movs	r3, #2
 80119a4:	e02d      	b.n	8011a02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	2201      	movs	r2, #1
 80119aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	2224      	movs	r2, #36	@ 0x24
 80119b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	681a      	ldr	r2, [r3, #0]
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	f022 0201 	bic.w	r2, r2, #1
 80119cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	689b      	ldr	r3, [r3, #8]
 80119d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	683a      	ldr	r2, [r7, #0]
 80119de:	430a      	orrs	r2, r1
 80119e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80119e2:	6878      	ldr	r0, [r7, #4]
 80119e4:	f000 f866 	bl	8011ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	68fa      	ldr	r2, [r7, #12]
 80119ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2220      	movs	r2, #32
 80119f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	2200      	movs	r2, #0
 80119fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011a00:	2300      	movs	r3, #0
}
 8011a02:	4618      	mov	r0, r3
 8011a04:	3710      	adds	r7, #16
 8011a06:	46bd      	mov	sp, r7
 8011a08:	bd80      	pop	{r7, pc}

08011a0a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011a0a:	b580      	push	{r7, lr}
 8011a0c:	b08c      	sub	sp, #48	@ 0x30
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	60f8      	str	r0, [r7, #12]
 8011a12:	60b9      	str	r1, [r7, #8]
 8011a14:	4613      	mov	r3, r2
 8011a16:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011a1e:	2b20      	cmp	r3, #32
 8011a20:	d142      	bne.n	8011aa8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8011a22:	68bb      	ldr	r3, [r7, #8]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d002      	beq.n	8011a2e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011a28:	88fb      	ldrh	r3, [r7, #6]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d101      	bne.n	8011a32 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8011a2e:	2301      	movs	r3, #1
 8011a30:	e03b      	b.n	8011aaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	2201      	movs	r2, #1
 8011a36:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8011a3e:	88fb      	ldrh	r3, [r7, #6]
 8011a40:	461a      	mov	r2, r3
 8011a42:	68b9      	ldr	r1, [r7, #8]
 8011a44:	68f8      	ldr	r0, [r7, #12]
 8011a46:	f7ff fc33 	bl	80112b0 <UART_Start_Receive_DMA>
 8011a4a:	4603      	mov	r3, r0
 8011a4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8011a50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d124      	bne.n	8011aa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a5c:	2b01      	cmp	r3, #1
 8011a5e:	d11d      	bne.n	8011a9c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	2210      	movs	r2, #16
 8011a66:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a6e:	69bb      	ldr	r3, [r7, #24]
 8011a70:	e853 3f00 	ldrex	r3, [r3]
 8011a74:	617b      	str	r3, [r7, #20]
   return(result);
 8011a76:	697b      	ldr	r3, [r7, #20]
 8011a78:	f043 0310 	orr.w	r3, r3, #16
 8011a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	461a      	mov	r2, r3
 8011a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8011a88:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a8a:	6a39      	ldr	r1, [r7, #32]
 8011a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a8e:	e841 2300 	strex	r3, r2, [r1]
 8011a92:	61fb      	str	r3, [r7, #28]
   return(result);
 8011a94:	69fb      	ldr	r3, [r7, #28]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d1e6      	bne.n	8011a68 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011a9a:	e002      	b.n	8011aa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011a9c:	2301      	movs	r3, #1
 8011a9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8011aa2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011aa6:	e000      	b.n	8011aaa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8011aa8:	2302      	movs	r3, #2
  }
}
 8011aaa:	4618      	mov	r0, r3
 8011aac:	3730      	adds	r7, #48	@ 0x30
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	bd80      	pop	{r7, pc}
	...

08011ab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011ab4:	b480      	push	{r7}
 8011ab6:	b085      	sub	sp, #20
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d108      	bne.n	8011ad6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2201      	movs	r2, #1
 8011ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	2201      	movs	r2, #1
 8011ad0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011ad4:	e031      	b.n	8011b3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011ad6:	2308      	movs	r3, #8
 8011ad8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011ada:	2308      	movs	r3, #8
 8011adc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	681b      	ldr	r3, [r3, #0]
 8011ae2:	689b      	ldr	r3, [r3, #8]
 8011ae4:	0e5b      	lsrs	r3, r3, #25
 8011ae6:	b2db      	uxtb	r3, r3
 8011ae8:	f003 0307 	and.w	r3, r3, #7
 8011aec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	689b      	ldr	r3, [r3, #8]
 8011af4:	0f5b      	lsrs	r3, r3, #29
 8011af6:	b2db      	uxtb	r3, r3
 8011af8:	f003 0307 	and.w	r3, r3, #7
 8011afc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011afe:	7bbb      	ldrb	r3, [r7, #14]
 8011b00:	7b3a      	ldrb	r2, [r7, #12]
 8011b02:	4911      	ldr	r1, [pc, #68]	@ (8011b48 <UARTEx_SetNbDataToProcess+0x94>)
 8011b04:	5c8a      	ldrb	r2, [r1, r2]
 8011b06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011b0a:	7b3a      	ldrb	r2, [r7, #12]
 8011b0c:	490f      	ldr	r1, [pc, #60]	@ (8011b4c <UARTEx_SetNbDataToProcess+0x98>)
 8011b0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011b10:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b14:	b29a      	uxth	r2, r3
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011b1c:	7bfb      	ldrb	r3, [r7, #15]
 8011b1e:	7b7a      	ldrb	r2, [r7, #13]
 8011b20:	4909      	ldr	r1, [pc, #36]	@ (8011b48 <UARTEx_SetNbDataToProcess+0x94>)
 8011b22:	5c8a      	ldrb	r2, [r1, r2]
 8011b24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011b28:	7b7a      	ldrb	r2, [r7, #13]
 8011b2a:	4908      	ldr	r1, [pc, #32]	@ (8011b4c <UARTEx_SetNbDataToProcess+0x98>)
 8011b2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011b2e:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b32:	b29a      	uxth	r2, r3
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011b3a:	bf00      	nop
 8011b3c:	3714      	adds	r7, #20
 8011b3e:	46bd      	mov	sp, r7
 8011b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b44:	4770      	bx	lr
 8011b46:	bf00      	nop
 8011b48:	0801ddf8 	.word	0x0801ddf8
 8011b4c:	0801de00 	.word	0x0801de00

08011b50 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8011b50:	b480      	push	{r7}
 8011b52:	b085      	sub	sp, #20
 8011b54:	af00      	add	r7, sp, #0
 8011b56:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	2200      	movs	r2, #0
 8011b5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8011b60:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011b64:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	b29a      	uxth	r2, r3
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8011b70:	2300      	movs	r3, #0
}
 8011b72:	4618      	mov	r0, r3
 8011b74:	3714      	adds	r7, #20
 8011b76:	46bd      	mov	sp, r7
 8011b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b7c:	4770      	bx	lr

08011b7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8011b7e:	b480      	push	{r7}
 8011b80:	b085      	sub	sp, #20
 8011b82:	af00      	add	r7, sp, #0
 8011b84:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8011b86:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011b8a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8011b92:	b29a      	uxth	r2, r3
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	b29b      	uxth	r3, r3
 8011b98:	43db      	mvns	r3, r3
 8011b9a:	b29b      	uxth	r3, r3
 8011b9c:	4013      	ands	r3, r2
 8011b9e:	b29a      	uxth	r2, r3
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8011ba6:	2300      	movs	r3, #0
}
 8011ba8:	4618      	mov	r0, r3
 8011baa:	3714      	adds	r7, #20
 8011bac:	46bd      	mov	sp, r7
 8011bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb2:	4770      	bx	lr

08011bb4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8011bb4:	b480      	push	{r7}
 8011bb6:	b085      	sub	sp, #20
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	60f8      	str	r0, [r7, #12]
 8011bbc:	1d3b      	adds	r3, r7, #4
 8011bbe:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	2201      	movs	r2, #1
 8011bc6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	2200      	movs	r2, #0
 8011bd6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	2200      	movs	r2, #0
 8011bde:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8011be2:	2300      	movs	r3, #0
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	3714      	adds	r7, #20
 8011be8:	46bd      	mov	sp, r7
 8011bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bee:	4770      	bx	lr

08011bf0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011bf0:	b480      	push	{r7}
 8011bf2:	b0a7      	sub	sp, #156	@ 0x9c
 8011bf4:	af00      	add	r7, sp, #0
 8011bf6:	6078      	str	r0, [r7, #4]
 8011bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8011c00:	687a      	ldr	r2, [r7, #4]
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	781b      	ldrb	r3, [r3, #0]
 8011c06:	009b      	lsls	r3, r3, #2
 8011c08:	4413      	add	r3, r2
 8011c0a:	881b      	ldrh	r3, [r3, #0]
 8011c0c:	b29b      	uxth	r3, r3
 8011c0e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8011c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c16:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8011c1a:	683b      	ldr	r3, [r7, #0]
 8011c1c:	78db      	ldrb	r3, [r3, #3]
 8011c1e:	2b03      	cmp	r3, #3
 8011c20:	d81f      	bhi.n	8011c62 <USB_ActivateEndpoint+0x72>
 8011c22:	a201      	add	r2, pc, #4	@ (adr r2, 8011c28 <USB_ActivateEndpoint+0x38>)
 8011c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c28:	08011c39 	.word	0x08011c39
 8011c2c:	08011c55 	.word	0x08011c55
 8011c30:	08011c6b 	.word	0x08011c6b
 8011c34:	08011c47 	.word	0x08011c47
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8011c38:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011c3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011c40:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011c44:	e012      	b.n	8011c6c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8011c46:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011c4a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8011c4e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011c52:	e00b      	b.n	8011c6c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8011c54:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011c58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8011c5c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011c60:	e004      	b.n	8011c6c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8011c62:	2301      	movs	r3, #1
 8011c64:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8011c68:	e000      	b.n	8011c6c <USB_ActivateEndpoint+0x7c>
      break;
 8011c6a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011c6c:	687a      	ldr	r2, [r7, #4]
 8011c6e:	683b      	ldr	r3, [r7, #0]
 8011c70:	781b      	ldrb	r3, [r3, #0]
 8011c72:	009b      	lsls	r3, r3, #2
 8011c74:	441a      	add	r2, r3
 8011c76:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011c7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c8a:	b29b      	uxth	r3, r3
 8011c8c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8011c8e:	687a      	ldr	r2, [r7, #4]
 8011c90:	683b      	ldr	r3, [r7, #0]
 8011c92:	781b      	ldrb	r3, [r3, #0]
 8011c94:	009b      	lsls	r3, r3, #2
 8011c96:	4413      	add	r3, r2
 8011c98:	881b      	ldrh	r3, [r3, #0]
 8011c9a:	b29b      	uxth	r3, r3
 8011c9c:	b21b      	sxth	r3, r3
 8011c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ca6:	b21a      	sxth	r2, r3
 8011ca8:	683b      	ldr	r3, [r7, #0]
 8011caa:	781b      	ldrb	r3, [r3, #0]
 8011cac:	b21b      	sxth	r3, r3
 8011cae:	4313      	orrs	r3, r2
 8011cb0:	b21b      	sxth	r3, r3
 8011cb2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8011cb6:	687a      	ldr	r2, [r7, #4]
 8011cb8:	683b      	ldr	r3, [r7, #0]
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	009b      	lsls	r3, r3, #2
 8011cbe:	441a      	add	r2, r3
 8011cc0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8011cc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cd4:	b29b      	uxth	r3, r3
 8011cd6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011cd8:	683b      	ldr	r3, [r7, #0]
 8011cda:	7b1b      	ldrb	r3, [r3, #12]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	f040 8180 	bne.w	8011fe2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	785b      	ldrb	r3, [r3, #1]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	f000 8084 	beq.w	8011df4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	61bb      	str	r3, [r7, #24]
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011cf6:	b29b      	uxth	r3, r3
 8011cf8:	461a      	mov	r2, r3
 8011cfa:	69bb      	ldr	r3, [r7, #24]
 8011cfc:	4413      	add	r3, r2
 8011cfe:	61bb      	str	r3, [r7, #24]
 8011d00:	683b      	ldr	r3, [r7, #0]
 8011d02:	781b      	ldrb	r3, [r3, #0]
 8011d04:	00da      	lsls	r2, r3, #3
 8011d06:	69bb      	ldr	r3, [r7, #24]
 8011d08:	4413      	add	r3, r2
 8011d0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011d0e:	617b      	str	r3, [r7, #20]
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	88db      	ldrh	r3, [r3, #6]
 8011d14:	085b      	lsrs	r3, r3, #1
 8011d16:	b29b      	uxth	r3, r3
 8011d18:	005b      	lsls	r3, r3, #1
 8011d1a:	b29a      	uxth	r2, r3
 8011d1c:	697b      	ldr	r3, [r7, #20]
 8011d1e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011d20:	687a      	ldr	r2, [r7, #4]
 8011d22:	683b      	ldr	r3, [r7, #0]
 8011d24:	781b      	ldrb	r3, [r3, #0]
 8011d26:	009b      	lsls	r3, r3, #2
 8011d28:	4413      	add	r3, r2
 8011d2a:	881b      	ldrh	r3, [r3, #0]
 8011d2c:	827b      	strh	r3, [r7, #18]
 8011d2e:	8a7b      	ldrh	r3, [r7, #18]
 8011d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d01b      	beq.n	8011d70 <USB_ActivateEndpoint+0x180>
 8011d38:	687a      	ldr	r2, [r7, #4]
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	781b      	ldrb	r3, [r3, #0]
 8011d3e:	009b      	lsls	r3, r3, #2
 8011d40:	4413      	add	r3, r2
 8011d42:	881b      	ldrh	r3, [r3, #0]
 8011d44:	b29b      	uxth	r3, r3
 8011d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d4e:	823b      	strh	r3, [r7, #16]
 8011d50:	687a      	ldr	r2, [r7, #4]
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	781b      	ldrb	r3, [r3, #0]
 8011d56:	009b      	lsls	r3, r3, #2
 8011d58:	441a      	add	r2, r3
 8011d5a:	8a3b      	ldrh	r3, [r7, #16]
 8011d5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d68:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d6c:	b29b      	uxth	r3, r3
 8011d6e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011d70:	683b      	ldr	r3, [r7, #0]
 8011d72:	78db      	ldrb	r3, [r3, #3]
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d020      	beq.n	8011dba <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011d78:	687a      	ldr	r2, [r7, #4]
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	781b      	ldrb	r3, [r3, #0]
 8011d7e:	009b      	lsls	r3, r3, #2
 8011d80:	4413      	add	r3, r2
 8011d82:	881b      	ldrh	r3, [r3, #0]
 8011d84:	b29b      	uxth	r3, r3
 8011d86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d8e:	81bb      	strh	r3, [r7, #12]
 8011d90:	89bb      	ldrh	r3, [r7, #12]
 8011d92:	f083 0320 	eor.w	r3, r3, #32
 8011d96:	81bb      	strh	r3, [r7, #12]
 8011d98:	687a      	ldr	r2, [r7, #4]
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	781b      	ldrb	r3, [r3, #0]
 8011d9e:	009b      	lsls	r3, r3, #2
 8011da0:	441a      	add	r2, r3
 8011da2:	89bb      	ldrh	r3, [r7, #12]
 8011da4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011da8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011db4:	b29b      	uxth	r3, r3
 8011db6:	8013      	strh	r3, [r2, #0]
 8011db8:	e3f9      	b.n	80125ae <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011dba:	687a      	ldr	r2, [r7, #4]
 8011dbc:	683b      	ldr	r3, [r7, #0]
 8011dbe:	781b      	ldrb	r3, [r3, #0]
 8011dc0:	009b      	lsls	r3, r3, #2
 8011dc2:	4413      	add	r3, r2
 8011dc4:	881b      	ldrh	r3, [r3, #0]
 8011dc6:	b29b      	uxth	r3, r3
 8011dc8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011dcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011dd0:	81fb      	strh	r3, [r7, #14]
 8011dd2:	687a      	ldr	r2, [r7, #4]
 8011dd4:	683b      	ldr	r3, [r7, #0]
 8011dd6:	781b      	ldrb	r3, [r3, #0]
 8011dd8:	009b      	lsls	r3, r3, #2
 8011dda:	441a      	add	r2, r3
 8011ddc:	89fb      	ldrh	r3, [r7, #14]
 8011dde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011de2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011de6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011dee:	b29b      	uxth	r3, r3
 8011df0:	8013      	strh	r3, [r2, #0]
 8011df2:	e3dc      	b.n	80125ae <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	633b      	str	r3, [r7, #48]	@ 0x30
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011dfe:	b29b      	uxth	r3, r3
 8011e00:	461a      	mov	r2, r3
 8011e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e04:	4413      	add	r3, r2
 8011e06:	633b      	str	r3, [r7, #48]	@ 0x30
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	781b      	ldrb	r3, [r3, #0]
 8011e0c:	00da      	lsls	r2, r3, #3
 8011e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e10:	4413      	add	r3, r2
 8011e12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011e18:	683b      	ldr	r3, [r7, #0]
 8011e1a:	88db      	ldrh	r3, [r3, #6]
 8011e1c:	085b      	lsrs	r3, r3, #1
 8011e1e:	b29b      	uxth	r3, r3
 8011e20:	005b      	lsls	r3, r3, #1
 8011e22:	b29a      	uxth	r2, r3
 8011e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e26:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e32:	b29b      	uxth	r3, r3
 8011e34:	461a      	mov	r2, r3
 8011e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e38:	4413      	add	r3, r2
 8011e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011e3c:	683b      	ldr	r3, [r7, #0]
 8011e3e:	781b      	ldrb	r3, [r3, #0]
 8011e40:	00da      	lsls	r2, r3, #3
 8011e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e44:	4413      	add	r3, r2
 8011e46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e4e:	881b      	ldrh	r3, [r3, #0]
 8011e50:	b29b      	uxth	r3, r3
 8011e52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011e56:	b29a      	uxth	r2, r3
 8011e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e5a:	801a      	strh	r2, [r3, #0]
 8011e5c:	683b      	ldr	r3, [r7, #0]
 8011e5e:	691b      	ldr	r3, [r3, #16]
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d10a      	bne.n	8011e7a <USB_ActivateEndpoint+0x28a>
 8011e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e66:	881b      	ldrh	r3, [r3, #0]
 8011e68:	b29b      	uxth	r3, r3
 8011e6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e72:	b29a      	uxth	r2, r3
 8011e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e76:	801a      	strh	r2, [r3, #0]
 8011e78:	e041      	b.n	8011efe <USB_ActivateEndpoint+0x30e>
 8011e7a:	683b      	ldr	r3, [r7, #0]
 8011e7c:	691b      	ldr	r3, [r3, #16]
 8011e7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011e80:	d81c      	bhi.n	8011ebc <USB_ActivateEndpoint+0x2cc>
 8011e82:	683b      	ldr	r3, [r7, #0]
 8011e84:	691b      	ldr	r3, [r3, #16]
 8011e86:	085b      	lsrs	r3, r3, #1
 8011e88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011e8c:	683b      	ldr	r3, [r7, #0]
 8011e8e:	691b      	ldr	r3, [r3, #16]
 8011e90:	f003 0301 	and.w	r3, r3, #1
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d004      	beq.n	8011ea2 <USB_ActivateEndpoint+0x2b2>
 8011e98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011e9c:	3301      	adds	r3, #1
 8011e9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ea4:	881b      	ldrh	r3, [r3, #0]
 8011ea6:	b29a      	uxth	r2, r3
 8011ea8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011eac:	b29b      	uxth	r3, r3
 8011eae:	029b      	lsls	r3, r3, #10
 8011eb0:	b29b      	uxth	r3, r3
 8011eb2:	4313      	orrs	r3, r2
 8011eb4:	b29a      	uxth	r2, r3
 8011eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eb8:	801a      	strh	r2, [r3, #0]
 8011eba:	e020      	b.n	8011efe <USB_ActivateEndpoint+0x30e>
 8011ebc:	683b      	ldr	r3, [r7, #0]
 8011ebe:	691b      	ldr	r3, [r3, #16]
 8011ec0:	095b      	lsrs	r3, r3, #5
 8011ec2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	691b      	ldr	r3, [r3, #16]
 8011eca:	f003 031f 	and.w	r3, r3, #31
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d104      	bne.n	8011edc <USB_ActivateEndpoint+0x2ec>
 8011ed2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011ed6:	3b01      	subs	r3, #1
 8011ed8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ede:	881b      	ldrh	r3, [r3, #0]
 8011ee0:	b29a      	uxth	r2, r3
 8011ee2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011ee6:	b29b      	uxth	r3, r3
 8011ee8:	029b      	lsls	r3, r3, #10
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	4313      	orrs	r3, r2
 8011eee:	b29b      	uxth	r3, r3
 8011ef0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ef4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ef8:	b29a      	uxth	r2, r3
 8011efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011efc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011efe:	687a      	ldr	r2, [r7, #4]
 8011f00:	683b      	ldr	r3, [r7, #0]
 8011f02:	781b      	ldrb	r3, [r3, #0]
 8011f04:	009b      	lsls	r3, r3, #2
 8011f06:	4413      	add	r3, r2
 8011f08:	881b      	ldrh	r3, [r3, #0]
 8011f0a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011f0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d01b      	beq.n	8011f4e <USB_ActivateEndpoint+0x35e>
 8011f16:	687a      	ldr	r2, [r7, #4]
 8011f18:	683b      	ldr	r3, [r7, #0]
 8011f1a:	781b      	ldrb	r3, [r3, #0]
 8011f1c:	009b      	lsls	r3, r3, #2
 8011f1e:	4413      	add	r3, r2
 8011f20:	881b      	ldrh	r3, [r3, #0]
 8011f22:	b29b      	uxth	r3, r3
 8011f24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f2c:	843b      	strh	r3, [r7, #32]
 8011f2e:	687a      	ldr	r2, [r7, #4]
 8011f30:	683b      	ldr	r3, [r7, #0]
 8011f32:	781b      	ldrb	r3, [r3, #0]
 8011f34:	009b      	lsls	r3, r3, #2
 8011f36:	441a      	add	r2, r3
 8011f38:	8c3b      	ldrh	r3, [r7, #32]
 8011f3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f42:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f4a:	b29b      	uxth	r3, r3
 8011f4c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8011f4e:	683b      	ldr	r3, [r7, #0]
 8011f50:	781b      	ldrb	r3, [r3, #0]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d124      	bne.n	8011fa0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011f56:	687a      	ldr	r2, [r7, #4]
 8011f58:	683b      	ldr	r3, [r7, #0]
 8011f5a:	781b      	ldrb	r3, [r3, #0]
 8011f5c:	009b      	lsls	r3, r3, #2
 8011f5e:	4413      	add	r3, r2
 8011f60:	881b      	ldrh	r3, [r3, #0]
 8011f62:	b29b      	uxth	r3, r3
 8011f64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011f68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f6c:	83bb      	strh	r3, [r7, #28]
 8011f6e:	8bbb      	ldrh	r3, [r7, #28]
 8011f70:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011f74:	83bb      	strh	r3, [r7, #28]
 8011f76:	8bbb      	ldrh	r3, [r7, #28]
 8011f78:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011f7c:	83bb      	strh	r3, [r7, #28]
 8011f7e:	687a      	ldr	r2, [r7, #4]
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	781b      	ldrb	r3, [r3, #0]
 8011f84:	009b      	lsls	r3, r3, #2
 8011f86:	441a      	add	r2, r3
 8011f88:	8bbb      	ldrh	r3, [r7, #28]
 8011f8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f9a:	b29b      	uxth	r3, r3
 8011f9c:	8013      	strh	r3, [r2, #0]
 8011f9e:	e306      	b.n	80125ae <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8011fa0:	687a      	ldr	r2, [r7, #4]
 8011fa2:	683b      	ldr	r3, [r7, #0]
 8011fa4:	781b      	ldrb	r3, [r3, #0]
 8011fa6:	009b      	lsls	r3, r3, #2
 8011fa8:	4413      	add	r3, r2
 8011faa:	881b      	ldrh	r3, [r3, #0]
 8011fac:	b29b      	uxth	r3, r3
 8011fae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fb6:	83fb      	strh	r3, [r7, #30]
 8011fb8:	8bfb      	ldrh	r3, [r7, #30]
 8011fba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011fbe:	83fb      	strh	r3, [r7, #30]
 8011fc0:	687a      	ldr	r2, [r7, #4]
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	781b      	ldrb	r3, [r3, #0]
 8011fc6:	009b      	lsls	r3, r3, #2
 8011fc8:	441a      	add	r2, r3
 8011fca:	8bfb      	ldrh	r3, [r7, #30]
 8011fcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011fd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fdc:	b29b      	uxth	r3, r3
 8011fde:	8013      	strh	r3, [r2, #0]
 8011fe0:	e2e5      	b.n	80125ae <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8011fe2:	683b      	ldr	r3, [r7, #0]
 8011fe4:	78db      	ldrb	r3, [r3, #3]
 8011fe6:	2b02      	cmp	r3, #2
 8011fe8:	d11e      	bne.n	8012028 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011fea:	687a      	ldr	r2, [r7, #4]
 8011fec:	683b      	ldr	r3, [r7, #0]
 8011fee:	781b      	ldrb	r3, [r3, #0]
 8011ff0:	009b      	lsls	r3, r3, #2
 8011ff2:	4413      	add	r3, r2
 8011ff4:	881b      	ldrh	r3, [r3, #0]
 8011ff6:	b29b      	uxth	r3, r3
 8011ff8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ffc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012000:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8012004:	687a      	ldr	r2, [r7, #4]
 8012006:	683b      	ldr	r3, [r7, #0]
 8012008:	781b      	ldrb	r3, [r3, #0]
 801200a:	009b      	lsls	r3, r3, #2
 801200c:	441a      	add	r2, r3
 801200e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8012012:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012016:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801201a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801201e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012022:	b29b      	uxth	r3, r3
 8012024:	8013      	strh	r3, [r2, #0]
 8012026:	e01d      	b.n	8012064 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	683b      	ldr	r3, [r7, #0]
 801202c:	781b      	ldrb	r3, [r3, #0]
 801202e:	009b      	lsls	r3, r3, #2
 8012030:	4413      	add	r3, r2
 8012032:	881b      	ldrh	r3, [r3, #0]
 8012034:	b29b      	uxth	r3, r3
 8012036:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801203a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801203e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8012042:	687a      	ldr	r2, [r7, #4]
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	781b      	ldrb	r3, [r3, #0]
 8012048:	009b      	lsls	r3, r3, #2
 801204a:	441a      	add	r2, r3
 801204c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8012050:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012054:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012058:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801205c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012060:	b29b      	uxth	r3, r3
 8012062:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801206e:	b29b      	uxth	r3, r3
 8012070:	461a      	mov	r2, r3
 8012072:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012074:	4413      	add	r3, r2
 8012076:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	781b      	ldrb	r3, [r3, #0]
 801207c:	00da      	lsls	r2, r3, #3
 801207e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012080:	4413      	add	r3, r2
 8012082:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012086:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	891b      	ldrh	r3, [r3, #8]
 801208c:	085b      	lsrs	r3, r3, #1
 801208e:	b29b      	uxth	r3, r3
 8012090:	005b      	lsls	r3, r3, #1
 8012092:	b29a      	uxth	r2, r3
 8012094:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012096:	801a      	strh	r2, [r3, #0]
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	677b      	str	r3, [r7, #116]	@ 0x74
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80120a2:	b29b      	uxth	r3, r3
 80120a4:	461a      	mov	r2, r3
 80120a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80120a8:	4413      	add	r3, r2
 80120aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80120ac:	683b      	ldr	r3, [r7, #0]
 80120ae:	781b      	ldrb	r3, [r3, #0]
 80120b0:	00da      	lsls	r2, r3, #3
 80120b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80120b4:	4413      	add	r3, r2
 80120b6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80120ba:	673b      	str	r3, [r7, #112]	@ 0x70
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	895b      	ldrh	r3, [r3, #10]
 80120c0:	085b      	lsrs	r3, r3, #1
 80120c2:	b29b      	uxth	r3, r3
 80120c4:	005b      	lsls	r3, r3, #1
 80120c6:	b29a      	uxth	r2, r3
 80120c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80120ca:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	785b      	ldrb	r3, [r3, #1]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	f040 81af 	bne.w	8012434 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80120d6:	687a      	ldr	r2, [r7, #4]
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	781b      	ldrb	r3, [r3, #0]
 80120dc:	009b      	lsls	r3, r3, #2
 80120de:	4413      	add	r3, r2
 80120e0:	881b      	ldrh	r3, [r3, #0]
 80120e2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80120e6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80120ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d01d      	beq.n	801212e <USB_ActivateEndpoint+0x53e>
 80120f2:	687a      	ldr	r2, [r7, #4]
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	781b      	ldrb	r3, [r3, #0]
 80120f8:	009b      	lsls	r3, r3, #2
 80120fa:	4413      	add	r3, r2
 80120fc:	881b      	ldrh	r3, [r3, #0]
 80120fe:	b29b      	uxth	r3, r3
 8012100:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012104:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012108:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 801210c:	687a      	ldr	r2, [r7, #4]
 801210e:	683b      	ldr	r3, [r7, #0]
 8012110:	781b      	ldrb	r3, [r3, #0]
 8012112:	009b      	lsls	r3, r3, #2
 8012114:	441a      	add	r2, r3
 8012116:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 801211a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801211e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012122:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801212a:	b29b      	uxth	r3, r3
 801212c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801212e:	687a      	ldr	r2, [r7, #4]
 8012130:	683b      	ldr	r3, [r7, #0]
 8012132:	781b      	ldrb	r3, [r3, #0]
 8012134:	009b      	lsls	r3, r3, #2
 8012136:	4413      	add	r3, r2
 8012138:	881b      	ldrh	r3, [r3, #0]
 801213a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 801213e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8012142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012146:	2b00      	cmp	r3, #0
 8012148:	d01d      	beq.n	8012186 <USB_ActivateEndpoint+0x596>
 801214a:	687a      	ldr	r2, [r7, #4]
 801214c:	683b      	ldr	r3, [r7, #0]
 801214e:	781b      	ldrb	r3, [r3, #0]
 8012150:	009b      	lsls	r3, r3, #2
 8012152:	4413      	add	r3, r2
 8012154:	881b      	ldrh	r3, [r3, #0]
 8012156:	b29b      	uxth	r3, r3
 8012158:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801215c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012160:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8012164:	687a      	ldr	r2, [r7, #4]
 8012166:	683b      	ldr	r3, [r7, #0]
 8012168:	781b      	ldrb	r3, [r3, #0]
 801216a:	009b      	lsls	r3, r3, #2
 801216c:	441a      	add	r2, r3
 801216e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8012172:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012176:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801217a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801217e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012182:	b29b      	uxth	r3, r3
 8012184:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8012186:	683b      	ldr	r3, [r7, #0]
 8012188:	785b      	ldrb	r3, [r3, #1]
 801218a:	2b00      	cmp	r3, #0
 801218c:	d16b      	bne.n	8012266 <USB_ActivateEndpoint+0x676>
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012198:	b29b      	uxth	r3, r3
 801219a:	461a      	mov	r2, r3
 801219c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801219e:	4413      	add	r3, r2
 80121a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80121a2:	683b      	ldr	r3, [r7, #0]
 80121a4:	781b      	ldrb	r3, [r3, #0]
 80121a6:	00da      	lsls	r2, r3, #3
 80121a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121aa:	4413      	add	r3, r2
 80121ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80121b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80121b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121b4:	881b      	ldrh	r3, [r3, #0]
 80121b6:	b29b      	uxth	r3, r3
 80121b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80121bc:	b29a      	uxth	r2, r3
 80121be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121c0:	801a      	strh	r2, [r3, #0]
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	691b      	ldr	r3, [r3, #16]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d10a      	bne.n	80121e0 <USB_ActivateEndpoint+0x5f0>
 80121ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121cc:	881b      	ldrh	r3, [r3, #0]
 80121ce:	b29b      	uxth	r3, r3
 80121d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121d8:	b29a      	uxth	r2, r3
 80121da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121dc:	801a      	strh	r2, [r3, #0]
 80121de:	e05d      	b.n	801229c <USB_ActivateEndpoint+0x6ac>
 80121e0:	683b      	ldr	r3, [r7, #0]
 80121e2:	691b      	ldr	r3, [r3, #16]
 80121e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80121e6:	d81c      	bhi.n	8012222 <USB_ActivateEndpoint+0x632>
 80121e8:	683b      	ldr	r3, [r7, #0]
 80121ea:	691b      	ldr	r3, [r3, #16]
 80121ec:	085b      	lsrs	r3, r3, #1
 80121ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80121f2:	683b      	ldr	r3, [r7, #0]
 80121f4:	691b      	ldr	r3, [r3, #16]
 80121f6:	f003 0301 	and.w	r3, r3, #1
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d004      	beq.n	8012208 <USB_ActivateEndpoint+0x618>
 80121fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012202:	3301      	adds	r3, #1
 8012204:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012208:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801220a:	881b      	ldrh	r3, [r3, #0]
 801220c:	b29a      	uxth	r2, r3
 801220e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012212:	b29b      	uxth	r3, r3
 8012214:	029b      	lsls	r3, r3, #10
 8012216:	b29b      	uxth	r3, r3
 8012218:	4313      	orrs	r3, r2
 801221a:	b29a      	uxth	r2, r3
 801221c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801221e:	801a      	strh	r2, [r3, #0]
 8012220:	e03c      	b.n	801229c <USB_ActivateEndpoint+0x6ac>
 8012222:	683b      	ldr	r3, [r7, #0]
 8012224:	691b      	ldr	r3, [r3, #16]
 8012226:	095b      	lsrs	r3, r3, #5
 8012228:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801222c:	683b      	ldr	r3, [r7, #0]
 801222e:	691b      	ldr	r3, [r3, #16]
 8012230:	f003 031f 	and.w	r3, r3, #31
 8012234:	2b00      	cmp	r3, #0
 8012236:	d104      	bne.n	8012242 <USB_ActivateEndpoint+0x652>
 8012238:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801223c:	3b01      	subs	r3, #1
 801223e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012244:	881b      	ldrh	r3, [r3, #0]
 8012246:	b29a      	uxth	r2, r3
 8012248:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801224c:	b29b      	uxth	r3, r3
 801224e:	029b      	lsls	r3, r3, #10
 8012250:	b29b      	uxth	r3, r3
 8012252:	4313      	orrs	r3, r2
 8012254:	b29b      	uxth	r3, r3
 8012256:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801225a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801225e:	b29a      	uxth	r2, r3
 8012260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012262:	801a      	strh	r2, [r3, #0]
 8012264:	e01a      	b.n	801229c <USB_ActivateEndpoint+0x6ac>
 8012266:	683b      	ldr	r3, [r7, #0]
 8012268:	785b      	ldrb	r3, [r3, #1]
 801226a:	2b01      	cmp	r3, #1
 801226c:	d116      	bne.n	801229c <USB_ActivateEndpoint+0x6ac>
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	657b      	str	r3, [r7, #84]	@ 0x54
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012278:	b29b      	uxth	r3, r3
 801227a:	461a      	mov	r2, r3
 801227c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801227e:	4413      	add	r3, r2
 8012280:	657b      	str	r3, [r7, #84]	@ 0x54
 8012282:	683b      	ldr	r3, [r7, #0]
 8012284:	781b      	ldrb	r3, [r3, #0]
 8012286:	00da      	lsls	r2, r3, #3
 8012288:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801228a:	4413      	add	r3, r2
 801228c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012290:	653b      	str	r3, [r7, #80]	@ 0x50
 8012292:	683b      	ldr	r3, [r7, #0]
 8012294:	691b      	ldr	r3, [r3, #16]
 8012296:	b29a      	uxth	r2, r3
 8012298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801229a:	801a      	strh	r2, [r3, #0]
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	647b      	str	r3, [r7, #68]	@ 0x44
 80122a0:	683b      	ldr	r3, [r7, #0]
 80122a2:	785b      	ldrb	r3, [r3, #1]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d16b      	bne.n	8012380 <USB_ActivateEndpoint+0x790>
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122b2:	b29b      	uxth	r3, r3
 80122b4:	461a      	mov	r2, r3
 80122b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122b8:	4413      	add	r3, r2
 80122ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80122bc:	683b      	ldr	r3, [r7, #0]
 80122be:	781b      	ldrb	r3, [r3, #0]
 80122c0:	00da      	lsls	r2, r3, #3
 80122c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122c4:	4413      	add	r3, r2
 80122c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80122ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80122cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122ce:	881b      	ldrh	r3, [r3, #0]
 80122d0:	b29b      	uxth	r3, r3
 80122d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80122d6:	b29a      	uxth	r2, r3
 80122d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122da:	801a      	strh	r2, [r3, #0]
 80122dc:	683b      	ldr	r3, [r7, #0]
 80122de:	691b      	ldr	r3, [r3, #16]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d10a      	bne.n	80122fa <USB_ActivateEndpoint+0x70a>
 80122e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122e6:	881b      	ldrh	r3, [r3, #0]
 80122e8:	b29b      	uxth	r3, r3
 80122ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80122ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80122f2:	b29a      	uxth	r2, r3
 80122f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122f6:	801a      	strh	r2, [r3, #0]
 80122f8:	e05b      	b.n	80123b2 <USB_ActivateEndpoint+0x7c2>
 80122fa:	683b      	ldr	r3, [r7, #0]
 80122fc:	691b      	ldr	r3, [r3, #16]
 80122fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8012300:	d81c      	bhi.n	801233c <USB_ActivateEndpoint+0x74c>
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	691b      	ldr	r3, [r3, #16]
 8012306:	085b      	lsrs	r3, r3, #1
 8012308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801230c:	683b      	ldr	r3, [r7, #0]
 801230e:	691b      	ldr	r3, [r3, #16]
 8012310:	f003 0301 	and.w	r3, r3, #1
 8012314:	2b00      	cmp	r3, #0
 8012316:	d004      	beq.n	8012322 <USB_ActivateEndpoint+0x732>
 8012318:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801231c:	3301      	adds	r3, #1
 801231e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012324:	881b      	ldrh	r3, [r3, #0]
 8012326:	b29a      	uxth	r2, r3
 8012328:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801232c:	b29b      	uxth	r3, r3
 801232e:	029b      	lsls	r3, r3, #10
 8012330:	b29b      	uxth	r3, r3
 8012332:	4313      	orrs	r3, r2
 8012334:	b29a      	uxth	r2, r3
 8012336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012338:	801a      	strh	r2, [r3, #0]
 801233a:	e03a      	b.n	80123b2 <USB_ActivateEndpoint+0x7c2>
 801233c:	683b      	ldr	r3, [r7, #0]
 801233e:	691b      	ldr	r3, [r3, #16]
 8012340:	095b      	lsrs	r3, r3, #5
 8012342:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	691b      	ldr	r3, [r3, #16]
 801234a:	f003 031f 	and.w	r3, r3, #31
 801234e:	2b00      	cmp	r3, #0
 8012350:	d104      	bne.n	801235c <USB_ActivateEndpoint+0x76c>
 8012352:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012356:	3b01      	subs	r3, #1
 8012358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801235c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801235e:	881b      	ldrh	r3, [r3, #0]
 8012360:	b29a      	uxth	r2, r3
 8012362:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012366:	b29b      	uxth	r3, r3
 8012368:	029b      	lsls	r3, r3, #10
 801236a:	b29b      	uxth	r3, r3
 801236c:	4313      	orrs	r3, r2
 801236e:	b29b      	uxth	r3, r3
 8012370:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012374:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012378:	b29a      	uxth	r2, r3
 801237a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801237c:	801a      	strh	r2, [r3, #0]
 801237e:	e018      	b.n	80123b2 <USB_ActivateEndpoint+0x7c2>
 8012380:	683b      	ldr	r3, [r7, #0]
 8012382:	785b      	ldrb	r3, [r3, #1]
 8012384:	2b01      	cmp	r3, #1
 8012386:	d114      	bne.n	80123b2 <USB_ActivateEndpoint+0x7c2>
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801238e:	b29b      	uxth	r3, r3
 8012390:	461a      	mov	r2, r3
 8012392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012394:	4413      	add	r3, r2
 8012396:	647b      	str	r3, [r7, #68]	@ 0x44
 8012398:	683b      	ldr	r3, [r7, #0]
 801239a:	781b      	ldrb	r3, [r3, #0]
 801239c:	00da      	lsls	r2, r3, #3
 801239e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80123a0:	4413      	add	r3, r2
 80123a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80123a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	691b      	ldr	r3, [r3, #16]
 80123ac:	b29a      	uxth	r2, r3
 80123ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80123b0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80123b2:	687a      	ldr	r2, [r7, #4]
 80123b4:	683b      	ldr	r3, [r7, #0]
 80123b6:	781b      	ldrb	r3, [r3, #0]
 80123b8:	009b      	lsls	r3, r3, #2
 80123ba:	4413      	add	r3, r2
 80123bc:	881b      	ldrh	r3, [r3, #0]
 80123be:	b29b      	uxth	r3, r3
 80123c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80123c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80123c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80123ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80123cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80123d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80123d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80123d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80123d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80123da:	687a      	ldr	r2, [r7, #4]
 80123dc:	683b      	ldr	r3, [r7, #0]
 80123de:	781b      	ldrb	r3, [r3, #0]
 80123e0:	009b      	lsls	r3, r3, #2
 80123e2:	441a      	add	r2, r3
 80123e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80123e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80123ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80123ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80123f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80123f6:	b29b      	uxth	r3, r3
 80123f8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80123fa:	687a      	ldr	r2, [r7, #4]
 80123fc:	683b      	ldr	r3, [r7, #0]
 80123fe:	781b      	ldrb	r3, [r3, #0]
 8012400:	009b      	lsls	r3, r3, #2
 8012402:	4413      	add	r3, r2
 8012404:	881b      	ldrh	r3, [r3, #0]
 8012406:	b29b      	uxth	r3, r3
 8012408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801240c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012410:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8012412:	687a      	ldr	r2, [r7, #4]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	781b      	ldrb	r3, [r3, #0]
 8012418:	009b      	lsls	r3, r3, #2
 801241a:	441a      	add	r2, r3
 801241c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801241e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801242a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801242e:	b29b      	uxth	r3, r3
 8012430:	8013      	strh	r3, [r2, #0]
 8012432:	e0bc      	b.n	80125ae <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012434:	687a      	ldr	r2, [r7, #4]
 8012436:	683b      	ldr	r3, [r7, #0]
 8012438:	781b      	ldrb	r3, [r3, #0]
 801243a:	009b      	lsls	r3, r3, #2
 801243c:	4413      	add	r3, r2
 801243e:	881b      	ldrh	r3, [r3, #0]
 8012440:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8012444:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801244c:	2b00      	cmp	r3, #0
 801244e:	d01d      	beq.n	801248c <USB_ActivateEndpoint+0x89c>
 8012450:	687a      	ldr	r2, [r7, #4]
 8012452:	683b      	ldr	r3, [r7, #0]
 8012454:	781b      	ldrb	r3, [r3, #0]
 8012456:	009b      	lsls	r3, r3, #2
 8012458:	4413      	add	r3, r2
 801245a:	881b      	ldrh	r3, [r3, #0]
 801245c:	b29b      	uxth	r3, r3
 801245e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012466:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 801246a:	687a      	ldr	r2, [r7, #4]
 801246c:	683b      	ldr	r3, [r7, #0]
 801246e:	781b      	ldrb	r3, [r3, #0]
 8012470:	009b      	lsls	r3, r3, #2
 8012472:	441a      	add	r2, r3
 8012474:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8012478:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801247c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012480:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012488:	b29b      	uxth	r3, r3
 801248a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801248c:	687a      	ldr	r2, [r7, #4]
 801248e:	683b      	ldr	r3, [r7, #0]
 8012490:	781b      	ldrb	r3, [r3, #0]
 8012492:	009b      	lsls	r3, r3, #2
 8012494:	4413      	add	r3, r2
 8012496:	881b      	ldrh	r3, [r3, #0]
 8012498:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 801249c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80124a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d01d      	beq.n	80124e4 <USB_ActivateEndpoint+0x8f4>
 80124a8:	687a      	ldr	r2, [r7, #4]
 80124aa:	683b      	ldr	r3, [r7, #0]
 80124ac:	781b      	ldrb	r3, [r3, #0]
 80124ae:	009b      	lsls	r3, r3, #2
 80124b0:	4413      	add	r3, r2
 80124b2:	881b      	ldrh	r3, [r3, #0]
 80124b4:	b29b      	uxth	r3, r3
 80124b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80124ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80124be:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80124c2:	687a      	ldr	r2, [r7, #4]
 80124c4:	683b      	ldr	r3, [r7, #0]
 80124c6:	781b      	ldrb	r3, [r3, #0]
 80124c8:	009b      	lsls	r3, r3, #2
 80124ca:	441a      	add	r2, r3
 80124cc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80124d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80124d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80124d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80124dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80124e0:	b29b      	uxth	r3, r3
 80124e2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80124e4:	683b      	ldr	r3, [r7, #0]
 80124e6:	78db      	ldrb	r3, [r3, #3]
 80124e8:	2b01      	cmp	r3, #1
 80124ea:	d024      	beq.n	8012536 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80124ec:	687a      	ldr	r2, [r7, #4]
 80124ee:	683b      	ldr	r3, [r7, #0]
 80124f0:	781b      	ldrb	r3, [r3, #0]
 80124f2:	009b      	lsls	r3, r3, #2
 80124f4:	4413      	add	r3, r2
 80124f6:	881b      	ldrh	r3, [r3, #0]
 80124f8:	b29b      	uxth	r3, r3
 80124fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80124fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012502:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8012506:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 801250a:	f083 0320 	eor.w	r3, r3, #32
 801250e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8012512:	687a      	ldr	r2, [r7, #4]
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	781b      	ldrb	r3, [r3, #0]
 8012518:	009b      	lsls	r3, r3, #2
 801251a:	441a      	add	r2, r3
 801251c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8012520:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012524:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012528:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801252c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012530:	b29b      	uxth	r3, r3
 8012532:	8013      	strh	r3, [r2, #0]
 8012534:	e01d      	b.n	8012572 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8012536:	687a      	ldr	r2, [r7, #4]
 8012538:	683b      	ldr	r3, [r7, #0]
 801253a:	781b      	ldrb	r3, [r3, #0]
 801253c:	009b      	lsls	r3, r3, #2
 801253e:	4413      	add	r3, r2
 8012540:	881b      	ldrh	r3, [r3, #0]
 8012542:	b29b      	uxth	r3, r3
 8012544:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801254c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8012550:	687a      	ldr	r2, [r7, #4]
 8012552:	683b      	ldr	r3, [r7, #0]
 8012554:	781b      	ldrb	r3, [r3, #0]
 8012556:	009b      	lsls	r3, r3, #2
 8012558:	441a      	add	r2, r3
 801255a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801255e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801256a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801256e:	b29b      	uxth	r3, r3
 8012570:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8012572:	687a      	ldr	r2, [r7, #4]
 8012574:	683b      	ldr	r3, [r7, #0]
 8012576:	781b      	ldrb	r3, [r3, #0]
 8012578:	009b      	lsls	r3, r3, #2
 801257a:	4413      	add	r3, r2
 801257c:	881b      	ldrh	r3, [r3, #0]
 801257e:	b29b      	uxth	r3, r3
 8012580:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012584:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012588:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801258c:	687a      	ldr	r2, [r7, #4]
 801258e:	683b      	ldr	r3, [r7, #0]
 8012590:	781b      	ldrb	r3, [r3, #0]
 8012592:	009b      	lsls	r3, r3, #2
 8012594:	441a      	add	r2, r3
 8012596:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801259a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801259e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80125a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80125a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80125aa:	b29b      	uxth	r3, r3
 80125ac:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80125ae:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80125b2:	4618      	mov	r0, r3
 80125b4:	379c      	adds	r7, #156	@ 0x9c
 80125b6:	46bd      	mov	sp, r7
 80125b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125bc:	4770      	bx	lr
 80125be:	bf00      	nop

080125c0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80125c0:	b480      	push	{r7}
 80125c2:	b08d      	sub	sp, #52	@ 0x34
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	6078      	str	r0, [r7, #4]
 80125c8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80125ca:	683b      	ldr	r3, [r7, #0]
 80125cc:	7b1b      	ldrb	r3, [r3, #12]
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	f040 808e 	bne.w	80126f0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80125d4:	683b      	ldr	r3, [r7, #0]
 80125d6:	785b      	ldrb	r3, [r3, #1]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d044      	beq.n	8012666 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80125dc:	687a      	ldr	r2, [r7, #4]
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	781b      	ldrb	r3, [r3, #0]
 80125e2:	009b      	lsls	r3, r3, #2
 80125e4:	4413      	add	r3, r2
 80125e6:	881b      	ldrh	r3, [r3, #0]
 80125e8:	81bb      	strh	r3, [r7, #12]
 80125ea:	89bb      	ldrh	r3, [r7, #12]
 80125ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d01b      	beq.n	801262c <USB_DeactivateEndpoint+0x6c>
 80125f4:	687a      	ldr	r2, [r7, #4]
 80125f6:	683b      	ldr	r3, [r7, #0]
 80125f8:	781b      	ldrb	r3, [r3, #0]
 80125fa:	009b      	lsls	r3, r3, #2
 80125fc:	4413      	add	r3, r2
 80125fe:	881b      	ldrh	r3, [r3, #0]
 8012600:	b29b      	uxth	r3, r3
 8012602:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801260a:	817b      	strh	r3, [r7, #10]
 801260c:	687a      	ldr	r2, [r7, #4]
 801260e:	683b      	ldr	r3, [r7, #0]
 8012610:	781b      	ldrb	r3, [r3, #0]
 8012612:	009b      	lsls	r3, r3, #2
 8012614:	441a      	add	r2, r3
 8012616:	897b      	ldrh	r3, [r7, #10]
 8012618:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801261c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012620:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012624:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012628:	b29b      	uxth	r3, r3
 801262a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801262c:	687a      	ldr	r2, [r7, #4]
 801262e:	683b      	ldr	r3, [r7, #0]
 8012630:	781b      	ldrb	r3, [r3, #0]
 8012632:	009b      	lsls	r3, r3, #2
 8012634:	4413      	add	r3, r2
 8012636:	881b      	ldrh	r3, [r3, #0]
 8012638:	b29b      	uxth	r3, r3
 801263a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801263e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012642:	813b      	strh	r3, [r7, #8]
 8012644:	687a      	ldr	r2, [r7, #4]
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	781b      	ldrb	r3, [r3, #0]
 801264a:	009b      	lsls	r3, r3, #2
 801264c:	441a      	add	r2, r3
 801264e:	893b      	ldrh	r3, [r7, #8]
 8012650:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012654:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012658:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801265c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012660:	b29b      	uxth	r3, r3
 8012662:	8013      	strh	r3, [r2, #0]
 8012664:	e192      	b.n	801298c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012666:	687a      	ldr	r2, [r7, #4]
 8012668:	683b      	ldr	r3, [r7, #0]
 801266a:	781b      	ldrb	r3, [r3, #0]
 801266c:	009b      	lsls	r3, r3, #2
 801266e:	4413      	add	r3, r2
 8012670:	881b      	ldrh	r3, [r3, #0]
 8012672:	827b      	strh	r3, [r7, #18]
 8012674:	8a7b      	ldrh	r3, [r7, #18]
 8012676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801267a:	2b00      	cmp	r3, #0
 801267c:	d01b      	beq.n	80126b6 <USB_DeactivateEndpoint+0xf6>
 801267e:	687a      	ldr	r2, [r7, #4]
 8012680:	683b      	ldr	r3, [r7, #0]
 8012682:	781b      	ldrb	r3, [r3, #0]
 8012684:	009b      	lsls	r3, r3, #2
 8012686:	4413      	add	r3, r2
 8012688:	881b      	ldrh	r3, [r3, #0]
 801268a:	b29b      	uxth	r3, r3
 801268c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012694:	823b      	strh	r3, [r7, #16]
 8012696:	687a      	ldr	r2, [r7, #4]
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	781b      	ldrb	r3, [r3, #0]
 801269c:	009b      	lsls	r3, r3, #2
 801269e:	441a      	add	r2, r3
 80126a0:	8a3b      	ldrh	r3, [r7, #16]
 80126a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80126a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80126aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80126ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80126b2:	b29b      	uxth	r3, r3
 80126b4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80126b6:	687a      	ldr	r2, [r7, #4]
 80126b8:	683b      	ldr	r3, [r7, #0]
 80126ba:	781b      	ldrb	r3, [r3, #0]
 80126bc:	009b      	lsls	r3, r3, #2
 80126be:	4413      	add	r3, r2
 80126c0:	881b      	ldrh	r3, [r3, #0]
 80126c2:	b29b      	uxth	r3, r3
 80126c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80126c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80126cc:	81fb      	strh	r3, [r7, #14]
 80126ce:	687a      	ldr	r2, [r7, #4]
 80126d0:	683b      	ldr	r3, [r7, #0]
 80126d2:	781b      	ldrb	r3, [r3, #0]
 80126d4:	009b      	lsls	r3, r3, #2
 80126d6:	441a      	add	r2, r3
 80126d8:	89fb      	ldrh	r3, [r7, #14]
 80126da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80126de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80126e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80126e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80126ea:	b29b      	uxth	r3, r3
 80126ec:	8013      	strh	r3, [r2, #0]
 80126ee:	e14d      	b.n	801298c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80126f0:	683b      	ldr	r3, [r7, #0]
 80126f2:	785b      	ldrb	r3, [r3, #1]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	f040 80a5 	bne.w	8012844 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80126fa:	687a      	ldr	r2, [r7, #4]
 80126fc:	683b      	ldr	r3, [r7, #0]
 80126fe:	781b      	ldrb	r3, [r3, #0]
 8012700:	009b      	lsls	r3, r3, #2
 8012702:	4413      	add	r3, r2
 8012704:	881b      	ldrh	r3, [r3, #0]
 8012706:	843b      	strh	r3, [r7, #32]
 8012708:	8c3b      	ldrh	r3, [r7, #32]
 801270a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801270e:	2b00      	cmp	r3, #0
 8012710:	d01b      	beq.n	801274a <USB_DeactivateEndpoint+0x18a>
 8012712:	687a      	ldr	r2, [r7, #4]
 8012714:	683b      	ldr	r3, [r7, #0]
 8012716:	781b      	ldrb	r3, [r3, #0]
 8012718:	009b      	lsls	r3, r3, #2
 801271a:	4413      	add	r3, r2
 801271c:	881b      	ldrh	r3, [r3, #0]
 801271e:	b29b      	uxth	r3, r3
 8012720:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012724:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012728:	83fb      	strh	r3, [r7, #30]
 801272a:	687a      	ldr	r2, [r7, #4]
 801272c:	683b      	ldr	r3, [r7, #0]
 801272e:	781b      	ldrb	r3, [r3, #0]
 8012730:	009b      	lsls	r3, r3, #2
 8012732:	441a      	add	r2, r3
 8012734:	8bfb      	ldrh	r3, [r7, #30]
 8012736:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801273a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801273e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012746:	b29b      	uxth	r3, r3
 8012748:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801274a:	687a      	ldr	r2, [r7, #4]
 801274c:	683b      	ldr	r3, [r7, #0]
 801274e:	781b      	ldrb	r3, [r3, #0]
 8012750:	009b      	lsls	r3, r3, #2
 8012752:	4413      	add	r3, r2
 8012754:	881b      	ldrh	r3, [r3, #0]
 8012756:	83bb      	strh	r3, [r7, #28]
 8012758:	8bbb      	ldrh	r3, [r7, #28]
 801275a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801275e:	2b00      	cmp	r3, #0
 8012760:	d01b      	beq.n	801279a <USB_DeactivateEndpoint+0x1da>
 8012762:	687a      	ldr	r2, [r7, #4]
 8012764:	683b      	ldr	r3, [r7, #0]
 8012766:	781b      	ldrb	r3, [r3, #0]
 8012768:	009b      	lsls	r3, r3, #2
 801276a:	4413      	add	r3, r2
 801276c:	881b      	ldrh	r3, [r3, #0]
 801276e:	b29b      	uxth	r3, r3
 8012770:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012778:	837b      	strh	r3, [r7, #26]
 801277a:	687a      	ldr	r2, [r7, #4]
 801277c:	683b      	ldr	r3, [r7, #0]
 801277e:	781b      	ldrb	r3, [r3, #0]
 8012780:	009b      	lsls	r3, r3, #2
 8012782:	441a      	add	r2, r3
 8012784:	8b7b      	ldrh	r3, [r7, #26]
 8012786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801278a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801278e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012792:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012796:	b29b      	uxth	r3, r3
 8012798:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801279a:	687a      	ldr	r2, [r7, #4]
 801279c:	683b      	ldr	r3, [r7, #0]
 801279e:	781b      	ldrb	r3, [r3, #0]
 80127a0:	009b      	lsls	r3, r3, #2
 80127a2:	4413      	add	r3, r2
 80127a4:	881b      	ldrh	r3, [r3, #0]
 80127a6:	b29b      	uxth	r3, r3
 80127a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80127ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80127b0:	833b      	strh	r3, [r7, #24]
 80127b2:	687a      	ldr	r2, [r7, #4]
 80127b4:	683b      	ldr	r3, [r7, #0]
 80127b6:	781b      	ldrb	r3, [r3, #0]
 80127b8:	009b      	lsls	r3, r3, #2
 80127ba:	441a      	add	r2, r3
 80127bc:	8b3b      	ldrh	r3, [r7, #24]
 80127be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80127c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80127c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80127ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80127ce:	b29b      	uxth	r3, r3
 80127d0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80127d2:	687a      	ldr	r2, [r7, #4]
 80127d4:	683b      	ldr	r3, [r7, #0]
 80127d6:	781b      	ldrb	r3, [r3, #0]
 80127d8:	009b      	lsls	r3, r3, #2
 80127da:	4413      	add	r3, r2
 80127dc:	881b      	ldrh	r3, [r3, #0]
 80127de:	b29b      	uxth	r3, r3
 80127e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80127e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80127e8:	82fb      	strh	r3, [r7, #22]
 80127ea:	687a      	ldr	r2, [r7, #4]
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	781b      	ldrb	r3, [r3, #0]
 80127f0:	009b      	lsls	r3, r3, #2
 80127f2:	441a      	add	r2, r3
 80127f4:	8afb      	ldrh	r3, [r7, #22]
 80127f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80127fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80127fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012806:	b29b      	uxth	r3, r3
 8012808:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801280a:	687a      	ldr	r2, [r7, #4]
 801280c:	683b      	ldr	r3, [r7, #0]
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	009b      	lsls	r3, r3, #2
 8012812:	4413      	add	r3, r2
 8012814:	881b      	ldrh	r3, [r3, #0]
 8012816:	b29b      	uxth	r3, r3
 8012818:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801281c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012820:	82bb      	strh	r3, [r7, #20]
 8012822:	687a      	ldr	r2, [r7, #4]
 8012824:	683b      	ldr	r3, [r7, #0]
 8012826:	781b      	ldrb	r3, [r3, #0]
 8012828:	009b      	lsls	r3, r3, #2
 801282a:	441a      	add	r2, r3
 801282c:	8abb      	ldrh	r3, [r7, #20]
 801282e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012832:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012836:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801283a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801283e:	b29b      	uxth	r3, r3
 8012840:	8013      	strh	r3, [r2, #0]
 8012842:	e0a3      	b.n	801298c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012844:	687a      	ldr	r2, [r7, #4]
 8012846:	683b      	ldr	r3, [r7, #0]
 8012848:	781b      	ldrb	r3, [r3, #0]
 801284a:	009b      	lsls	r3, r3, #2
 801284c:	4413      	add	r3, r2
 801284e:	881b      	ldrh	r3, [r3, #0]
 8012850:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012852:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012858:	2b00      	cmp	r3, #0
 801285a:	d01b      	beq.n	8012894 <USB_DeactivateEndpoint+0x2d4>
 801285c:	687a      	ldr	r2, [r7, #4]
 801285e:	683b      	ldr	r3, [r7, #0]
 8012860:	781b      	ldrb	r3, [r3, #0]
 8012862:	009b      	lsls	r3, r3, #2
 8012864:	4413      	add	r3, r2
 8012866:	881b      	ldrh	r3, [r3, #0]
 8012868:	b29b      	uxth	r3, r3
 801286a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801286e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012872:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8012874:	687a      	ldr	r2, [r7, #4]
 8012876:	683b      	ldr	r3, [r7, #0]
 8012878:	781b      	ldrb	r3, [r3, #0]
 801287a:	009b      	lsls	r3, r3, #2
 801287c:	441a      	add	r2, r3
 801287e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012888:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801288c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012890:	b29b      	uxth	r3, r3
 8012892:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012894:	687a      	ldr	r2, [r7, #4]
 8012896:	683b      	ldr	r3, [r7, #0]
 8012898:	781b      	ldrb	r3, [r3, #0]
 801289a:	009b      	lsls	r3, r3, #2
 801289c:	4413      	add	r3, r2
 801289e:	881b      	ldrh	r3, [r3, #0]
 80128a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80128a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80128a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d01b      	beq.n	80128e4 <USB_DeactivateEndpoint+0x324>
 80128ac:	687a      	ldr	r2, [r7, #4]
 80128ae:	683b      	ldr	r3, [r7, #0]
 80128b0:	781b      	ldrb	r3, [r3, #0]
 80128b2:	009b      	lsls	r3, r3, #2
 80128b4:	4413      	add	r3, r2
 80128b6:	881b      	ldrh	r3, [r3, #0]
 80128b8:	b29b      	uxth	r3, r3
 80128ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80128be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80128c4:	687a      	ldr	r2, [r7, #4]
 80128c6:	683b      	ldr	r3, [r7, #0]
 80128c8:	781b      	ldrb	r3, [r3, #0]
 80128ca:	009b      	lsls	r3, r3, #2
 80128cc:	441a      	add	r2, r3
 80128ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80128d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80128d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80128d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80128dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80128e0:	b29b      	uxth	r3, r3
 80128e2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80128e4:	687a      	ldr	r2, [r7, #4]
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	781b      	ldrb	r3, [r3, #0]
 80128ea:	009b      	lsls	r3, r3, #2
 80128ec:	4413      	add	r3, r2
 80128ee:	881b      	ldrh	r3, [r3, #0]
 80128f0:	b29b      	uxth	r3, r3
 80128f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80128f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80128fc:	687a      	ldr	r2, [r7, #4]
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	781b      	ldrb	r3, [r3, #0]
 8012902:	009b      	lsls	r3, r3, #2
 8012904:	441a      	add	r2, r3
 8012906:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012908:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801290c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012910:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012918:	b29b      	uxth	r3, r3
 801291a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801291c:	687a      	ldr	r2, [r7, #4]
 801291e:	683b      	ldr	r3, [r7, #0]
 8012920:	781b      	ldrb	r3, [r3, #0]
 8012922:	009b      	lsls	r3, r3, #2
 8012924:	4413      	add	r3, r2
 8012926:	881b      	ldrh	r3, [r3, #0]
 8012928:	b29b      	uxth	r3, r3
 801292a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801292e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012932:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012934:	687a      	ldr	r2, [r7, #4]
 8012936:	683b      	ldr	r3, [r7, #0]
 8012938:	781b      	ldrb	r3, [r3, #0]
 801293a:	009b      	lsls	r3, r3, #2
 801293c:	441a      	add	r2, r3
 801293e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012940:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012944:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012948:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801294c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012950:	b29b      	uxth	r3, r3
 8012952:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8012954:	687a      	ldr	r2, [r7, #4]
 8012956:	683b      	ldr	r3, [r7, #0]
 8012958:	781b      	ldrb	r3, [r3, #0]
 801295a:	009b      	lsls	r3, r3, #2
 801295c:	4413      	add	r3, r2
 801295e:	881b      	ldrh	r3, [r3, #0]
 8012960:	b29b      	uxth	r3, r3
 8012962:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801296a:	847b      	strh	r3, [r7, #34]	@ 0x22
 801296c:	687a      	ldr	r2, [r7, #4]
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	781b      	ldrb	r3, [r3, #0]
 8012972:	009b      	lsls	r3, r3, #2
 8012974:	441a      	add	r2, r3
 8012976:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801297c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012988:	b29b      	uxth	r3, r3
 801298a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801298c:	2300      	movs	r3, #0
}
 801298e:	4618      	mov	r0, r3
 8012990:	3734      	adds	r7, #52	@ 0x34
 8012992:	46bd      	mov	sp, r7
 8012994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012998:	4770      	bx	lr

0801299a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801299a:	b580      	push	{r7, lr}
 801299c:	b0ac      	sub	sp, #176	@ 0xb0
 801299e:	af00      	add	r7, sp, #0
 80129a0:	6078      	str	r0, [r7, #4]
 80129a2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80129a4:	683b      	ldr	r3, [r7, #0]
 80129a6:	785b      	ldrb	r3, [r3, #1]
 80129a8:	2b01      	cmp	r3, #1
 80129aa:	f040 84ca 	bne.w	8013342 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80129ae:	683b      	ldr	r3, [r7, #0]
 80129b0:	699a      	ldr	r2, [r3, #24]
 80129b2:	683b      	ldr	r3, [r7, #0]
 80129b4:	691b      	ldr	r3, [r3, #16]
 80129b6:	429a      	cmp	r2, r3
 80129b8:	d904      	bls.n	80129c4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80129ba:	683b      	ldr	r3, [r7, #0]
 80129bc:	691b      	ldr	r3, [r3, #16]
 80129be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80129c2:	e003      	b.n	80129cc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80129c4:	683b      	ldr	r3, [r7, #0]
 80129c6:	699b      	ldr	r3, [r3, #24]
 80129c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80129cc:	683b      	ldr	r3, [r7, #0]
 80129ce:	7b1b      	ldrb	r3, [r3, #12]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d122      	bne.n	8012a1a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	6959      	ldr	r1, [r3, #20]
 80129d8:	683b      	ldr	r3, [r7, #0]
 80129da:	88da      	ldrh	r2, [r3, #6]
 80129dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129e0:	b29b      	uxth	r3, r3
 80129e2:	6878      	ldr	r0, [r7, #4]
 80129e4:	f000 febd 	bl	8013762 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	613b      	str	r3, [r7, #16]
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80129f2:	b29b      	uxth	r3, r3
 80129f4:	461a      	mov	r2, r3
 80129f6:	693b      	ldr	r3, [r7, #16]
 80129f8:	4413      	add	r3, r2
 80129fa:	613b      	str	r3, [r7, #16]
 80129fc:	683b      	ldr	r3, [r7, #0]
 80129fe:	781b      	ldrb	r3, [r3, #0]
 8012a00:	00da      	lsls	r2, r3, #3
 8012a02:	693b      	ldr	r3, [r7, #16]
 8012a04:	4413      	add	r3, r2
 8012a06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012a0a:	60fb      	str	r3, [r7, #12]
 8012a0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a10:	b29a      	uxth	r2, r3
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	801a      	strh	r2, [r3, #0]
 8012a16:	f000 bc6f 	b.w	80132f8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8012a1a:	683b      	ldr	r3, [r7, #0]
 8012a1c:	78db      	ldrb	r3, [r3, #3]
 8012a1e:	2b02      	cmp	r3, #2
 8012a20:	f040 831e 	bne.w	8013060 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	6a1a      	ldr	r2, [r3, #32]
 8012a28:	683b      	ldr	r3, [r7, #0]
 8012a2a:	691b      	ldr	r3, [r3, #16]
 8012a2c:	429a      	cmp	r2, r3
 8012a2e:	f240 82cf 	bls.w	8012fd0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8012a32:	687a      	ldr	r2, [r7, #4]
 8012a34:	683b      	ldr	r3, [r7, #0]
 8012a36:	781b      	ldrb	r3, [r3, #0]
 8012a38:	009b      	lsls	r3, r3, #2
 8012a3a:	4413      	add	r3, r2
 8012a3c:	881b      	ldrh	r3, [r3, #0]
 8012a3e:	b29b      	uxth	r3, r3
 8012a40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012a44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a48:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8012a4c:	687a      	ldr	r2, [r7, #4]
 8012a4e:	683b      	ldr	r3, [r7, #0]
 8012a50:	781b      	ldrb	r3, [r3, #0]
 8012a52:	009b      	lsls	r3, r3, #2
 8012a54:	441a      	add	r2, r3
 8012a56:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8012a5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a62:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012a66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a6a:	b29b      	uxth	r3, r3
 8012a6c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8012a6e:	683b      	ldr	r3, [r7, #0]
 8012a70:	6a1a      	ldr	r2, [r3, #32]
 8012a72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a76:	1ad2      	subs	r2, r2, r3
 8012a78:	683b      	ldr	r3, [r7, #0]
 8012a7a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8012a7c:	687a      	ldr	r2, [r7, #4]
 8012a7e:	683b      	ldr	r3, [r7, #0]
 8012a80:	781b      	ldrb	r3, [r3, #0]
 8012a82:	009b      	lsls	r3, r3, #2
 8012a84:	4413      	add	r3, r2
 8012a86:	881b      	ldrh	r3, [r3, #0]
 8012a88:	b29b      	uxth	r3, r3
 8012a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	f000 814f 	beq.w	8012d32 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	785b      	ldrb	r3, [r3, #1]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d16b      	bne.n	8012b78 <USB_EPStartXfer+0x1de>
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012aaa:	b29b      	uxth	r3, r3
 8012aac:	461a      	mov	r2, r3
 8012aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ab0:	4413      	add	r3, r2
 8012ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012ab4:	683b      	ldr	r3, [r7, #0]
 8012ab6:	781b      	ldrb	r3, [r3, #0]
 8012ab8:	00da      	lsls	r2, r3, #3
 8012aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012abc:	4413      	add	r3, r2
 8012abe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012ac2:	627b      	str	r3, [r7, #36]	@ 0x24
 8012ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ac6:	881b      	ldrh	r3, [r3, #0]
 8012ac8:	b29b      	uxth	r3, r3
 8012aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012ace:	b29a      	uxth	r2, r3
 8012ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ad2:	801a      	strh	r2, [r3, #0]
 8012ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d10a      	bne.n	8012af2 <USB_EPStartXfer+0x158>
 8012adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ade:	881b      	ldrh	r3, [r3, #0]
 8012ae0:	b29b      	uxth	r3, r3
 8012ae2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ae6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012aea:	b29a      	uxth	r2, r3
 8012aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012aee:	801a      	strh	r2, [r3, #0]
 8012af0:	e05b      	b.n	8012baa <USB_EPStartXfer+0x210>
 8012af2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012af6:	2b3e      	cmp	r3, #62	@ 0x3e
 8012af8:	d81c      	bhi.n	8012b34 <USB_EPStartXfer+0x19a>
 8012afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012afe:	085b      	lsrs	r3, r3, #1
 8012b00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012b04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b08:	f003 0301 	and.w	r3, r3, #1
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d004      	beq.n	8012b1a <USB_EPStartXfer+0x180>
 8012b10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012b14:	3301      	adds	r3, #1
 8012b16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b1c:	881b      	ldrh	r3, [r3, #0]
 8012b1e:	b29a      	uxth	r2, r3
 8012b20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012b24:	b29b      	uxth	r3, r3
 8012b26:	029b      	lsls	r3, r3, #10
 8012b28:	b29b      	uxth	r3, r3
 8012b2a:	4313      	orrs	r3, r2
 8012b2c:	b29a      	uxth	r2, r3
 8012b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b30:	801a      	strh	r2, [r3, #0]
 8012b32:	e03a      	b.n	8012baa <USB_EPStartXfer+0x210>
 8012b34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b38:	095b      	lsrs	r3, r3, #5
 8012b3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b42:	f003 031f 	and.w	r3, r3, #31
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d104      	bne.n	8012b54 <USB_EPStartXfer+0x1ba>
 8012b4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012b4e:	3b01      	subs	r3, #1
 8012b50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b56:	881b      	ldrh	r3, [r3, #0]
 8012b58:	b29a      	uxth	r2, r3
 8012b5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012b5e:	b29b      	uxth	r3, r3
 8012b60:	029b      	lsls	r3, r3, #10
 8012b62:	b29b      	uxth	r3, r3
 8012b64:	4313      	orrs	r3, r2
 8012b66:	b29b      	uxth	r3, r3
 8012b68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012b6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012b70:	b29a      	uxth	r2, r3
 8012b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b74:	801a      	strh	r2, [r3, #0]
 8012b76:	e018      	b.n	8012baa <USB_EPStartXfer+0x210>
 8012b78:	683b      	ldr	r3, [r7, #0]
 8012b7a:	785b      	ldrb	r3, [r3, #1]
 8012b7c:	2b01      	cmp	r3, #1
 8012b7e:	d114      	bne.n	8012baa <USB_EPStartXfer+0x210>
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012b86:	b29b      	uxth	r3, r3
 8012b88:	461a      	mov	r2, r3
 8012b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b8c:	4413      	add	r3, r2
 8012b8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012b90:	683b      	ldr	r3, [r7, #0]
 8012b92:	781b      	ldrb	r3, [r3, #0]
 8012b94:	00da      	lsls	r2, r3, #3
 8012b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b98:	4413      	add	r3, r2
 8012b9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ba4:	b29a      	uxth	r2, r3
 8012ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ba8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012baa:	683b      	ldr	r3, [r7, #0]
 8012bac:	895b      	ldrh	r3, [r3, #10]
 8012bae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012bb2:	683b      	ldr	r3, [r7, #0]
 8012bb4:	6959      	ldr	r1, [r3, #20]
 8012bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012bba:	b29b      	uxth	r3, r3
 8012bbc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012bc0:	6878      	ldr	r0, [r7, #4]
 8012bc2:	f000 fdce 	bl	8013762 <USB_WritePMA>
            ep->xfer_buff += len;
 8012bc6:	683b      	ldr	r3, [r7, #0]
 8012bc8:	695a      	ldr	r2, [r3, #20]
 8012bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012bce:	441a      	add	r2, r3
 8012bd0:	683b      	ldr	r3, [r7, #0]
 8012bd2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012bd4:	683b      	ldr	r3, [r7, #0]
 8012bd6:	6a1a      	ldr	r2, [r3, #32]
 8012bd8:	683b      	ldr	r3, [r7, #0]
 8012bda:	691b      	ldr	r3, [r3, #16]
 8012bdc:	429a      	cmp	r2, r3
 8012bde:	d907      	bls.n	8012bf0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	6a1a      	ldr	r2, [r3, #32]
 8012be4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012be8:	1ad2      	subs	r2, r2, r3
 8012bea:	683b      	ldr	r3, [r7, #0]
 8012bec:	621a      	str	r2, [r3, #32]
 8012bee:	e006      	b.n	8012bfe <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8012bf0:	683b      	ldr	r3, [r7, #0]
 8012bf2:	6a1b      	ldr	r3, [r3, #32]
 8012bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012bf8:	683b      	ldr	r3, [r7, #0]
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012bfe:	683b      	ldr	r3, [r7, #0]
 8012c00:	785b      	ldrb	r3, [r3, #1]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d16b      	bne.n	8012cde <USB_EPStartXfer+0x344>
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	61bb      	str	r3, [r7, #24]
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012c10:	b29b      	uxth	r3, r3
 8012c12:	461a      	mov	r2, r3
 8012c14:	69bb      	ldr	r3, [r7, #24]
 8012c16:	4413      	add	r3, r2
 8012c18:	61bb      	str	r3, [r7, #24]
 8012c1a:	683b      	ldr	r3, [r7, #0]
 8012c1c:	781b      	ldrb	r3, [r3, #0]
 8012c1e:	00da      	lsls	r2, r3, #3
 8012c20:	69bb      	ldr	r3, [r7, #24]
 8012c22:	4413      	add	r3, r2
 8012c24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012c28:	617b      	str	r3, [r7, #20]
 8012c2a:	697b      	ldr	r3, [r7, #20]
 8012c2c:	881b      	ldrh	r3, [r3, #0]
 8012c2e:	b29b      	uxth	r3, r3
 8012c30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012c34:	b29a      	uxth	r2, r3
 8012c36:	697b      	ldr	r3, [r7, #20]
 8012c38:	801a      	strh	r2, [r3, #0]
 8012c3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d10a      	bne.n	8012c58 <USB_EPStartXfer+0x2be>
 8012c42:	697b      	ldr	r3, [r7, #20]
 8012c44:	881b      	ldrh	r3, [r3, #0]
 8012c46:	b29b      	uxth	r3, r3
 8012c48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012c4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012c50:	b29a      	uxth	r2, r3
 8012c52:	697b      	ldr	r3, [r7, #20]
 8012c54:	801a      	strh	r2, [r3, #0]
 8012c56:	e05d      	b.n	8012d14 <USB_EPStartXfer+0x37a>
 8012c58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8012c5e:	d81c      	bhi.n	8012c9a <USB_EPStartXfer+0x300>
 8012c60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c64:	085b      	lsrs	r3, r3, #1
 8012c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c6e:	f003 0301 	and.w	r3, r3, #1
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d004      	beq.n	8012c80 <USB_EPStartXfer+0x2e6>
 8012c76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012c7a:	3301      	adds	r3, #1
 8012c7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012c80:	697b      	ldr	r3, [r7, #20]
 8012c82:	881b      	ldrh	r3, [r3, #0]
 8012c84:	b29a      	uxth	r2, r3
 8012c86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012c8a:	b29b      	uxth	r3, r3
 8012c8c:	029b      	lsls	r3, r3, #10
 8012c8e:	b29b      	uxth	r3, r3
 8012c90:	4313      	orrs	r3, r2
 8012c92:	b29a      	uxth	r2, r3
 8012c94:	697b      	ldr	r3, [r7, #20]
 8012c96:	801a      	strh	r2, [r3, #0]
 8012c98:	e03c      	b.n	8012d14 <USB_EPStartXfer+0x37a>
 8012c9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c9e:	095b      	lsrs	r3, r3, #5
 8012ca0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012ca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ca8:	f003 031f 	and.w	r3, r3, #31
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d104      	bne.n	8012cba <USB_EPStartXfer+0x320>
 8012cb0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012cb4:	3b01      	subs	r3, #1
 8012cb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012cba:	697b      	ldr	r3, [r7, #20]
 8012cbc:	881b      	ldrh	r3, [r3, #0]
 8012cbe:	b29a      	uxth	r2, r3
 8012cc0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012cc4:	b29b      	uxth	r3, r3
 8012cc6:	029b      	lsls	r3, r3, #10
 8012cc8:	b29b      	uxth	r3, r3
 8012cca:	4313      	orrs	r3, r2
 8012ccc:	b29b      	uxth	r3, r3
 8012cce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012cd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012cd6:	b29a      	uxth	r2, r3
 8012cd8:	697b      	ldr	r3, [r7, #20]
 8012cda:	801a      	strh	r2, [r3, #0]
 8012cdc:	e01a      	b.n	8012d14 <USB_EPStartXfer+0x37a>
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	785b      	ldrb	r3, [r3, #1]
 8012ce2:	2b01      	cmp	r3, #1
 8012ce4:	d116      	bne.n	8012d14 <USB_EPStartXfer+0x37a>
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	623b      	str	r3, [r7, #32]
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012cf0:	b29b      	uxth	r3, r3
 8012cf2:	461a      	mov	r2, r3
 8012cf4:	6a3b      	ldr	r3, [r7, #32]
 8012cf6:	4413      	add	r3, r2
 8012cf8:	623b      	str	r3, [r7, #32]
 8012cfa:	683b      	ldr	r3, [r7, #0]
 8012cfc:	781b      	ldrb	r3, [r3, #0]
 8012cfe:	00da      	lsls	r2, r3, #3
 8012d00:	6a3b      	ldr	r3, [r7, #32]
 8012d02:	4413      	add	r3, r2
 8012d04:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012d08:	61fb      	str	r3, [r7, #28]
 8012d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d0e:	b29a      	uxth	r2, r3
 8012d10:	69fb      	ldr	r3, [r7, #28]
 8012d12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012d14:	683b      	ldr	r3, [r7, #0]
 8012d16:	891b      	ldrh	r3, [r3, #8]
 8012d18:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	6959      	ldr	r1, [r3, #20]
 8012d20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d24:	b29b      	uxth	r3, r3
 8012d26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012d2a:	6878      	ldr	r0, [r7, #4]
 8012d2c:	f000 fd19 	bl	8013762 <USB_WritePMA>
 8012d30:	e2e2      	b.n	80132f8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	785b      	ldrb	r3, [r3, #1]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d16b      	bne.n	8012e12 <USB_EPStartXfer+0x478>
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012d44:	b29b      	uxth	r3, r3
 8012d46:	461a      	mov	r2, r3
 8012d48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012d4a:	4413      	add	r3, r2
 8012d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012d4e:	683b      	ldr	r3, [r7, #0]
 8012d50:	781b      	ldrb	r3, [r3, #0]
 8012d52:	00da      	lsls	r2, r3, #3
 8012d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012d56:	4413      	add	r3, r2
 8012d58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012d5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8012d5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d60:	881b      	ldrh	r3, [r3, #0]
 8012d62:	b29b      	uxth	r3, r3
 8012d64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012d68:	b29a      	uxth	r2, r3
 8012d6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d6c:	801a      	strh	r2, [r3, #0]
 8012d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d10a      	bne.n	8012d8c <USB_EPStartXfer+0x3f2>
 8012d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d78:	881b      	ldrh	r3, [r3, #0]
 8012d7a:	b29b      	uxth	r3, r3
 8012d7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012d80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012d84:	b29a      	uxth	r2, r3
 8012d86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d88:	801a      	strh	r2, [r3, #0]
 8012d8a:	e05d      	b.n	8012e48 <USB_EPStartXfer+0x4ae>
 8012d8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d90:	2b3e      	cmp	r3, #62	@ 0x3e
 8012d92:	d81c      	bhi.n	8012dce <USB_EPStartXfer+0x434>
 8012d94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012d98:	085b      	lsrs	r3, r3, #1
 8012d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012d9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012da2:	f003 0301 	and.w	r3, r3, #1
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d004      	beq.n	8012db4 <USB_EPStartXfer+0x41a>
 8012daa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012dae:	3301      	adds	r3, #1
 8012db0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012db6:	881b      	ldrh	r3, [r3, #0]
 8012db8:	b29a      	uxth	r2, r3
 8012dba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012dbe:	b29b      	uxth	r3, r3
 8012dc0:	029b      	lsls	r3, r3, #10
 8012dc2:	b29b      	uxth	r3, r3
 8012dc4:	4313      	orrs	r3, r2
 8012dc6:	b29a      	uxth	r2, r3
 8012dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012dca:	801a      	strh	r2, [r3, #0]
 8012dcc:	e03c      	b.n	8012e48 <USB_EPStartXfer+0x4ae>
 8012dce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012dd2:	095b      	lsrs	r3, r3, #5
 8012dd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012dd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ddc:	f003 031f 	and.w	r3, r3, #31
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d104      	bne.n	8012dee <USB_EPStartXfer+0x454>
 8012de4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012de8:	3b01      	subs	r3, #1
 8012dea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012dee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012df0:	881b      	ldrh	r3, [r3, #0]
 8012df2:	b29a      	uxth	r2, r3
 8012df4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012df8:	b29b      	uxth	r3, r3
 8012dfa:	029b      	lsls	r3, r3, #10
 8012dfc:	b29b      	uxth	r3, r3
 8012dfe:	4313      	orrs	r3, r2
 8012e00:	b29b      	uxth	r3, r3
 8012e02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012e06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012e0a:	b29a      	uxth	r2, r3
 8012e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e0e:	801a      	strh	r2, [r3, #0]
 8012e10:	e01a      	b.n	8012e48 <USB_EPStartXfer+0x4ae>
 8012e12:	683b      	ldr	r3, [r7, #0]
 8012e14:	785b      	ldrb	r3, [r3, #1]
 8012e16:	2b01      	cmp	r3, #1
 8012e18:	d116      	bne.n	8012e48 <USB_EPStartXfer+0x4ae>
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012e24:	b29b      	uxth	r3, r3
 8012e26:	461a      	mov	r2, r3
 8012e28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012e2a:	4413      	add	r3, r2
 8012e2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8012e2e:	683b      	ldr	r3, [r7, #0]
 8012e30:	781b      	ldrb	r3, [r3, #0]
 8012e32:	00da      	lsls	r2, r3, #3
 8012e34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012e36:	4413      	add	r3, r2
 8012e38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012e3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012e42:	b29a      	uxth	r2, r3
 8012e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e46:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	891b      	ldrh	r3, [r3, #8]
 8012e4c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012e50:	683b      	ldr	r3, [r7, #0]
 8012e52:	6959      	ldr	r1, [r3, #20]
 8012e54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012e58:	b29b      	uxth	r3, r3
 8012e5a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012e5e:	6878      	ldr	r0, [r7, #4]
 8012e60:	f000 fc7f 	bl	8013762 <USB_WritePMA>
            ep->xfer_buff += len;
 8012e64:	683b      	ldr	r3, [r7, #0]
 8012e66:	695a      	ldr	r2, [r3, #20]
 8012e68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012e6c:	441a      	add	r2, r3
 8012e6e:	683b      	ldr	r3, [r7, #0]
 8012e70:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012e72:	683b      	ldr	r3, [r7, #0]
 8012e74:	6a1a      	ldr	r2, [r3, #32]
 8012e76:	683b      	ldr	r3, [r7, #0]
 8012e78:	691b      	ldr	r3, [r3, #16]
 8012e7a:	429a      	cmp	r2, r3
 8012e7c:	d907      	bls.n	8012e8e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8012e7e:	683b      	ldr	r3, [r7, #0]
 8012e80:	6a1a      	ldr	r2, [r3, #32]
 8012e82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012e86:	1ad2      	subs	r2, r2, r3
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	621a      	str	r2, [r3, #32]
 8012e8c:	e006      	b.n	8012e9c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8012e8e:	683b      	ldr	r3, [r7, #0]
 8012e90:	6a1b      	ldr	r3, [r3, #32]
 8012e92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	2200      	movs	r2, #0
 8012e9a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	785b      	ldrb	r3, [r3, #1]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d16b      	bne.n	8012f80 <USB_EPStartXfer+0x5e6>
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012eb2:	b29b      	uxth	r3, r3
 8012eb4:	461a      	mov	r2, r3
 8012eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012eb8:	4413      	add	r3, r2
 8012eba:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	781b      	ldrb	r3, [r3, #0]
 8012ec0:	00da      	lsls	r2, r3, #3
 8012ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ec4:	4413      	add	r3, r2
 8012ec6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8012ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ece:	881b      	ldrh	r3, [r3, #0]
 8012ed0:	b29b      	uxth	r3, r3
 8012ed2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012ed6:	b29a      	uxth	r2, r3
 8012ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012eda:	801a      	strh	r2, [r3, #0]
 8012edc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d10a      	bne.n	8012efa <USB_EPStartXfer+0x560>
 8012ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ee6:	881b      	ldrh	r3, [r3, #0]
 8012ee8:	b29b      	uxth	r3, r3
 8012eea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012eee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ef2:	b29a      	uxth	r2, r3
 8012ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ef6:	801a      	strh	r2, [r3, #0]
 8012ef8:	e05b      	b.n	8012fb2 <USB_EPStartXfer+0x618>
 8012efa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012efe:	2b3e      	cmp	r3, #62	@ 0x3e
 8012f00:	d81c      	bhi.n	8012f3c <USB_EPStartXfer+0x5a2>
 8012f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012f06:	085b      	lsrs	r3, r3, #1
 8012f08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012f0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012f10:	f003 0301 	and.w	r3, r3, #1
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d004      	beq.n	8012f22 <USB_EPStartXfer+0x588>
 8012f18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012f1c:	3301      	adds	r3, #1
 8012f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f24:	881b      	ldrh	r3, [r3, #0]
 8012f26:	b29a      	uxth	r2, r3
 8012f28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012f2c:	b29b      	uxth	r3, r3
 8012f2e:	029b      	lsls	r3, r3, #10
 8012f30:	b29b      	uxth	r3, r3
 8012f32:	4313      	orrs	r3, r2
 8012f34:	b29a      	uxth	r2, r3
 8012f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f38:	801a      	strh	r2, [r3, #0]
 8012f3a:	e03a      	b.n	8012fb2 <USB_EPStartXfer+0x618>
 8012f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012f40:	095b      	lsrs	r3, r3, #5
 8012f42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012f46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012f4a:	f003 031f 	and.w	r3, r3, #31
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d104      	bne.n	8012f5c <USB_EPStartXfer+0x5c2>
 8012f52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012f56:	3b01      	subs	r3, #1
 8012f58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f5e:	881b      	ldrh	r3, [r3, #0]
 8012f60:	b29a      	uxth	r2, r3
 8012f62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012f66:	b29b      	uxth	r3, r3
 8012f68:	029b      	lsls	r3, r3, #10
 8012f6a:	b29b      	uxth	r3, r3
 8012f6c:	4313      	orrs	r3, r2
 8012f6e:	b29b      	uxth	r3, r3
 8012f70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012f74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012f78:	b29a      	uxth	r2, r3
 8012f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f7c:	801a      	strh	r2, [r3, #0]
 8012f7e:	e018      	b.n	8012fb2 <USB_EPStartXfer+0x618>
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	785b      	ldrb	r3, [r3, #1]
 8012f84:	2b01      	cmp	r3, #1
 8012f86:	d114      	bne.n	8012fb2 <USB_EPStartXfer+0x618>
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012f8e:	b29b      	uxth	r3, r3
 8012f90:	461a      	mov	r2, r3
 8012f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012f94:	4413      	add	r3, r2
 8012f96:	643b      	str	r3, [r7, #64]	@ 0x40
 8012f98:	683b      	ldr	r3, [r7, #0]
 8012f9a:	781b      	ldrb	r3, [r3, #0]
 8012f9c:	00da      	lsls	r2, r3, #3
 8012f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012fa0:	4413      	add	r3, r2
 8012fa2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012fa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012fac:	b29a      	uxth	r2, r3
 8012fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fb0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012fb2:	683b      	ldr	r3, [r7, #0]
 8012fb4:	895b      	ldrh	r3, [r3, #10]
 8012fb6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012fba:	683b      	ldr	r3, [r7, #0]
 8012fbc:	6959      	ldr	r1, [r3, #20]
 8012fbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012fc2:	b29b      	uxth	r3, r3
 8012fc4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012fc8:	6878      	ldr	r0, [r7, #4]
 8012fca:	f000 fbca 	bl	8013762 <USB_WritePMA>
 8012fce:	e193      	b.n	80132f8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8012fd0:	683b      	ldr	r3, [r7, #0]
 8012fd2:	6a1b      	ldr	r3, [r3, #32]
 8012fd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012fd8:	687a      	ldr	r2, [r7, #4]
 8012fda:	683b      	ldr	r3, [r7, #0]
 8012fdc:	781b      	ldrb	r3, [r3, #0]
 8012fde:	009b      	lsls	r3, r3, #2
 8012fe0:	4413      	add	r3, r2
 8012fe2:	881b      	ldrh	r3, [r3, #0]
 8012fe4:	b29b      	uxth	r3, r3
 8012fe6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012fee:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8012ff2:	687a      	ldr	r2, [r7, #4]
 8012ff4:	683b      	ldr	r3, [r7, #0]
 8012ff6:	781b      	ldrb	r3, [r3, #0]
 8012ff8:	009b      	lsls	r3, r3, #2
 8012ffa:	441a      	add	r2, r3
 8012ffc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8013000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801300c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013010:	b29b      	uxth	r3, r3
 8013012:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801301e:	b29b      	uxth	r3, r3
 8013020:	461a      	mov	r2, r3
 8013022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013024:	4413      	add	r3, r2
 8013026:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013028:	683b      	ldr	r3, [r7, #0]
 801302a:	781b      	ldrb	r3, [r3, #0]
 801302c:	00da      	lsls	r2, r3, #3
 801302e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013030:	4413      	add	r3, r2
 8013032:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8013036:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013038:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801303c:	b29a      	uxth	r2, r3
 801303e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013040:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8013042:	683b      	ldr	r3, [r7, #0]
 8013044:	891b      	ldrh	r3, [r3, #8]
 8013046:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801304a:	683b      	ldr	r3, [r7, #0]
 801304c:	6959      	ldr	r1, [r3, #20]
 801304e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013052:	b29b      	uxth	r3, r3
 8013054:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8013058:	6878      	ldr	r0, [r7, #4]
 801305a:	f000 fb82 	bl	8013762 <USB_WritePMA>
 801305e:	e14b      	b.n	80132f8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8013060:	683b      	ldr	r3, [r7, #0]
 8013062:	6a1a      	ldr	r2, [r3, #32]
 8013064:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013068:	1ad2      	subs	r2, r2, r3
 801306a:	683b      	ldr	r3, [r7, #0]
 801306c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801306e:	687a      	ldr	r2, [r7, #4]
 8013070:	683b      	ldr	r3, [r7, #0]
 8013072:	781b      	ldrb	r3, [r3, #0]
 8013074:	009b      	lsls	r3, r3, #2
 8013076:	4413      	add	r3, r2
 8013078:	881b      	ldrh	r3, [r3, #0]
 801307a:	b29b      	uxth	r3, r3
 801307c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013080:	2b00      	cmp	r3, #0
 8013082:	f000 809a 	beq.w	80131ba <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	673b      	str	r3, [r7, #112]	@ 0x70
 801308a:	683b      	ldr	r3, [r7, #0]
 801308c:	785b      	ldrb	r3, [r3, #1]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d16b      	bne.n	801316a <USB_EPStartXfer+0x7d0>
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801309c:	b29b      	uxth	r3, r3
 801309e:	461a      	mov	r2, r3
 80130a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80130a2:	4413      	add	r3, r2
 80130a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80130a6:	683b      	ldr	r3, [r7, #0]
 80130a8:	781b      	ldrb	r3, [r3, #0]
 80130aa:	00da      	lsls	r2, r3, #3
 80130ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80130ae:	4413      	add	r3, r2
 80130b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80130b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80130b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130b8:	881b      	ldrh	r3, [r3, #0]
 80130ba:	b29b      	uxth	r3, r3
 80130bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80130c0:	b29a      	uxth	r2, r3
 80130c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130c4:	801a      	strh	r2, [r3, #0]
 80130c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d10a      	bne.n	80130e4 <USB_EPStartXfer+0x74a>
 80130ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130d0:	881b      	ldrh	r3, [r3, #0]
 80130d2:	b29b      	uxth	r3, r3
 80130d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80130d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80130dc:	b29a      	uxth	r2, r3
 80130de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130e0:	801a      	strh	r2, [r3, #0]
 80130e2:	e05b      	b.n	801319c <USB_EPStartXfer+0x802>
 80130e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80130e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80130ea:	d81c      	bhi.n	8013126 <USB_EPStartXfer+0x78c>
 80130ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80130f0:	085b      	lsrs	r3, r3, #1
 80130f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80130f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80130fa:	f003 0301 	and.w	r3, r3, #1
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d004      	beq.n	801310c <USB_EPStartXfer+0x772>
 8013102:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013106:	3301      	adds	r3, #1
 8013108:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801310c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801310e:	881b      	ldrh	r3, [r3, #0]
 8013110:	b29a      	uxth	r2, r3
 8013112:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013116:	b29b      	uxth	r3, r3
 8013118:	029b      	lsls	r3, r3, #10
 801311a:	b29b      	uxth	r3, r3
 801311c:	4313      	orrs	r3, r2
 801311e:	b29a      	uxth	r2, r3
 8013120:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013122:	801a      	strh	r2, [r3, #0]
 8013124:	e03a      	b.n	801319c <USB_EPStartXfer+0x802>
 8013126:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801312a:	095b      	lsrs	r3, r3, #5
 801312c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013134:	f003 031f 	and.w	r3, r3, #31
 8013138:	2b00      	cmp	r3, #0
 801313a:	d104      	bne.n	8013146 <USB_EPStartXfer+0x7ac>
 801313c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013140:	3b01      	subs	r3, #1
 8013142:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013148:	881b      	ldrh	r3, [r3, #0]
 801314a:	b29a      	uxth	r2, r3
 801314c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013150:	b29b      	uxth	r3, r3
 8013152:	029b      	lsls	r3, r3, #10
 8013154:	b29b      	uxth	r3, r3
 8013156:	4313      	orrs	r3, r2
 8013158:	b29b      	uxth	r3, r3
 801315a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801315e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8013162:	b29a      	uxth	r2, r3
 8013164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013166:	801a      	strh	r2, [r3, #0]
 8013168:	e018      	b.n	801319c <USB_EPStartXfer+0x802>
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	785b      	ldrb	r3, [r3, #1]
 801316e:	2b01      	cmp	r3, #1
 8013170:	d114      	bne.n	801319c <USB_EPStartXfer+0x802>
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8013178:	b29b      	uxth	r3, r3
 801317a:	461a      	mov	r2, r3
 801317c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801317e:	4413      	add	r3, r2
 8013180:	673b      	str	r3, [r7, #112]	@ 0x70
 8013182:	683b      	ldr	r3, [r7, #0]
 8013184:	781b      	ldrb	r3, [r3, #0]
 8013186:	00da      	lsls	r2, r3, #3
 8013188:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801318a:	4413      	add	r3, r2
 801318c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8013190:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013196:	b29a      	uxth	r2, r3
 8013198:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801319a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801319c:	683b      	ldr	r3, [r7, #0]
 801319e:	895b      	ldrh	r3, [r3, #10]
 80131a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80131a4:	683b      	ldr	r3, [r7, #0]
 80131a6:	6959      	ldr	r1, [r3, #20]
 80131a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80131ac:	b29b      	uxth	r3, r3
 80131ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80131b2:	6878      	ldr	r0, [r7, #4]
 80131b4:	f000 fad5 	bl	8013762 <USB_WritePMA>
 80131b8:	e09e      	b.n	80132f8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80131ba:	683b      	ldr	r3, [r7, #0]
 80131bc:	785b      	ldrb	r3, [r3, #1]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d16b      	bne.n	801329a <USB_EPStartXfer+0x900>
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80131cc:	b29b      	uxth	r3, r3
 80131ce:	461a      	mov	r2, r3
 80131d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80131d2:	4413      	add	r3, r2
 80131d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80131d6:	683b      	ldr	r3, [r7, #0]
 80131d8:	781b      	ldrb	r3, [r3, #0]
 80131da:	00da      	lsls	r2, r3, #3
 80131dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80131de:	4413      	add	r3, r2
 80131e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80131e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80131e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80131e8:	881b      	ldrh	r3, [r3, #0]
 80131ea:	b29b      	uxth	r3, r3
 80131ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80131f0:	b29a      	uxth	r2, r3
 80131f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80131f4:	801a      	strh	r2, [r3, #0]
 80131f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d10a      	bne.n	8013214 <USB_EPStartXfer+0x87a>
 80131fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013200:	881b      	ldrh	r3, [r3, #0]
 8013202:	b29b      	uxth	r3, r3
 8013204:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8013208:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801320c:	b29a      	uxth	r2, r3
 801320e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013210:	801a      	strh	r2, [r3, #0]
 8013212:	e063      	b.n	80132dc <USB_EPStartXfer+0x942>
 8013214:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013218:	2b3e      	cmp	r3, #62	@ 0x3e
 801321a:	d81c      	bhi.n	8013256 <USB_EPStartXfer+0x8bc>
 801321c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013220:	085b      	lsrs	r3, r3, #1
 8013222:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801322a:	f003 0301 	and.w	r3, r3, #1
 801322e:	2b00      	cmp	r3, #0
 8013230:	d004      	beq.n	801323c <USB_EPStartXfer+0x8a2>
 8013232:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013236:	3301      	adds	r3, #1
 8013238:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801323c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801323e:	881b      	ldrh	r3, [r3, #0]
 8013240:	b29a      	uxth	r2, r3
 8013242:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013246:	b29b      	uxth	r3, r3
 8013248:	029b      	lsls	r3, r3, #10
 801324a:	b29b      	uxth	r3, r3
 801324c:	4313      	orrs	r3, r2
 801324e:	b29a      	uxth	r2, r3
 8013250:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013252:	801a      	strh	r2, [r3, #0]
 8013254:	e042      	b.n	80132dc <USB_EPStartXfer+0x942>
 8013256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801325a:	095b      	lsrs	r3, r3, #5
 801325c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013260:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013264:	f003 031f 	and.w	r3, r3, #31
 8013268:	2b00      	cmp	r3, #0
 801326a:	d104      	bne.n	8013276 <USB_EPStartXfer+0x8dc>
 801326c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013270:	3b01      	subs	r3, #1
 8013272:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013276:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013278:	881b      	ldrh	r3, [r3, #0]
 801327a:	b29a      	uxth	r2, r3
 801327c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013280:	b29b      	uxth	r3, r3
 8013282:	029b      	lsls	r3, r3, #10
 8013284:	b29b      	uxth	r3, r3
 8013286:	4313      	orrs	r3, r2
 8013288:	b29b      	uxth	r3, r3
 801328a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801328e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8013292:	b29a      	uxth	r2, r3
 8013294:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013296:	801a      	strh	r2, [r3, #0]
 8013298:	e020      	b.n	80132dc <USB_EPStartXfer+0x942>
 801329a:	683b      	ldr	r3, [r7, #0]
 801329c:	785b      	ldrb	r3, [r3, #1]
 801329e:	2b01      	cmp	r3, #1
 80132a0:	d11c      	bne.n	80132dc <USB_EPStartXfer+0x942>
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80132ae:	b29b      	uxth	r3, r3
 80132b0:	461a      	mov	r2, r3
 80132b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80132b6:	4413      	add	r3, r2
 80132b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	781b      	ldrb	r3, [r3, #0]
 80132c0:	00da      	lsls	r2, r3, #3
 80132c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80132c6:	4413      	add	r3, r2
 80132c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80132cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80132d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80132d4:	b29a      	uxth	r2, r3
 80132d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80132da:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80132dc:	683b      	ldr	r3, [r7, #0]
 80132de:	891b      	ldrh	r3, [r3, #8]
 80132e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80132e4:	683b      	ldr	r3, [r7, #0]
 80132e6:	6959      	ldr	r1, [r3, #20]
 80132e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80132ec:	b29b      	uxth	r3, r3
 80132ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	f000 fa35 	bl	8013762 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80132f8:	687a      	ldr	r2, [r7, #4]
 80132fa:	683b      	ldr	r3, [r7, #0]
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	009b      	lsls	r3, r3, #2
 8013300:	4413      	add	r3, r2
 8013302:	881b      	ldrh	r3, [r3, #0]
 8013304:	b29b      	uxth	r3, r3
 8013306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801330a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801330e:	817b      	strh	r3, [r7, #10]
 8013310:	897b      	ldrh	r3, [r7, #10]
 8013312:	f083 0310 	eor.w	r3, r3, #16
 8013316:	817b      	strh	r3, [r7, #10]
 8013318:	897b      	ldrh	r3, [r7, #10]
 801331a:	f083 0320 	eor.w	r3, r3, #32
 801331e:	817b      	strh	r3, [r7, #10]
 8013320:	687a      	ldr	r2, [r7, #4]
 8013322:	683b      	ldr	r3, [r7, #0]
 8013324:	781b      	ldrb	r3, [r3, #0]
 8013326:	009b      	lsls	r3, r3, #2
 8013328:	441a      	add	r2, r3
 801332a:	897b      	ldrh	r3, [r7, #10]
 801332c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013330:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013334:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801333c:	b29b      	uxth	r3, r3
 801333e:	8013      	strh	r3, [r2, #0]
 8013340:	e0d5      	b.n	80134ee <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8013342:	683b      	ldr	r3, [r7, #0]
 8013344:	7b1b      	ldrb	r3, [r3, #12]
 8013346:	2b00      	cmp	r3, #0
 8013348:	d156      	bne.n	80133f8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801334a:	683b      	ldr	r3, [r7, #0]
 801334c:	699b      	ldr	r3, [r3, #24]
 801334e:	2b00      	cmp	r3, #0
 8013350:	d122      	bne.n	8013398 <USB_EPStartXfer+0x9fe>
 8013352:	683b      	ldr	r3, [r7, #0]
 8013354:	78db      	ldrb	r3, [r3, #3]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d11e      	bne.n	8013398 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801335a:	687a      	ldr	r2, [r7, #4]
 801335c:	683b      	ldr	r3, [r7, #0]
 801335e:	781b      	ldrb	r3, [r3, #0]
 8013360:	009b      	lsls	r3, r3, #2
 8013362:	4413      	add	r3, r2
 8013364:	881b      	ldrh	r3, [r3, #0]
 8013366:	b29b      	uxth	r3, r3
 8013368:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801336c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013370:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8013374:	687a      	ldr	r2, [r7, #4]
 8013376:	683b      	ldr	r3, [r7, #0]
 8013378:	781b      	ldrb	r3, [r3, #0]
 801337a:	009b      	lsls	r3, r3, #2
 801337c:	441a      	add	r2, r3
 801337e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8013382:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013386:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801338a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801338e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013392:	b29b      	uxth	r3, r3
 8013394:	8013      	strh	r3, [r2, #0]
 8013396:	e01d      	b.n	80133d4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8013398:	687a      	ldr	r2, [r7, #4]
 801339a:	683b      	ldr	r3, [r7, #0]
 801339c:	781b      	ldrb	r3, [r3, #0]
 801339e:	009b      	lsls	r3, r3, #2
 80133a0:	4413      	add	r3, r2
 80133a2:	881b      	ldrh	r3, [r3, #0]
 80133a4:	b29b      	uxth	r3, r3
 80133a6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80133aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80133ae:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80133b2:	687a      	ldr	r2, [r7, #4]
 80133b4:	683b      	ldr	r3, [r7, #0]
 80133b6:	781b      	ldrb	r3, [r3, #0]
 80133b8:	009b      	lsls	r3, r3, #2
 80133ba:	441a      	add	r2, r3
 80133bc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80133c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80133c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80133c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80133cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80133d0:	b29b      	uxth	r3, r3
 80133d2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80133d4:	683b      	ldr	r3, [r7, #0]
 80133d6:	699a      	ldr	r2, [r3, #24]
 80133d8:	683b      	ldr	r3, [r7, #0]
 80133da:	691b      	ldr	r3, [r3, #16]
 80133dc:	429a      	cmp	r2, r3
 80133de:	d907      	bls.n	80133f0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80133e0:	683b      	ldr	r3, [r7, #0]
 80133e2:	699a      	ldr	r2, [r3, #24]
 80133e4:	683b      	ldr	r3, [r7, #0]
 80133e6:	691b      	ldr	r3, [r3, #16]
 80133e8:	1ad2      	subs	r2, r2, r3
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	619a      	str	r2, [r3, #24]
 80133ee:	e054      	b.n	801349a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80133f0:	683b      	ldr	r3, [r7, #0]
 80133f2:	2200      	movs	r2, #0
 80133f4:	619a      	str	r2, [r3, #24]
 80133f6:	e050      	b.n	801349a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80133f8:	683b      	ldr	r3, [r7, #0]
 80133fa:	78db      	ldrb	r3, [r3, #3]
 80133fc:	2b02      	cmp	r3, #2
 80133fe:	d142      	bne.n	8013486 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8013400:	683b      	ldr	r3, [r7, #0]
 8013402:	69db      	ldr	r3, [r3, #28]
 8013404:	2b00      	cmp	r3, #0
 8013406:	d048      	beq.n	801349a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8013408:	687a      	ldr	r2, [r7, #4]
 801340a:	683b      	ldr	r3, [r7, #0]
 801340c:	781b      	ldrb	r3, [r3, #0]
 801340e:	009b      	lsls	r3, r3, #2
 8013410:	4413      	add	r3, r2
 8013412:	881b      	ldrh	r3, [r3, #0]
 8013414:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8013418:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801341c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013420:	2b00      	cmp	r3, #0
 8013422:	d005      	beq.n	8013430 <USB_EPStartXfer+0xa96>
 8013424:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8013428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801342c:	2b00      	cmp	r3, #0
 801342e:	d10b      	bne.n	8013448 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8013430:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8013434:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8013438:	2b00      	cmp	r3, #0
 801343a:	d12e      	bne.n	801349a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801343c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8013440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013444:	2b00      	cmp	r3, #0
 8013446:	d128      	bne.n	801349a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8013448:	687a      	ldr	r2, [r7, #4]
 801344a:	683b      	ldr	r3, [r7, #0]
 801344c:	781b      	ldrb	r3, [r3, #0]
 801344e:	009b      	lsls	r3, r3, #2
 8013450:	4413      	add	r3, r2
 8013452:	881b      	ldrh	r3, [r3, #0]
 8013454:	b29b      	uxth	r3, r3
 8013456:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801345a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801345e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8013462:	687a      	ldr	r2, [r7, #4]
 8013464:	683b      	ldr	r3, [r7, #0]
 8013466:	781b      	ldrb	r3, [r3, #0]
 8013468:	009b      	lsls	r3, r3, #2
 801346a:	441a      	add	r2, r3
 801346c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8013470:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013474:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013478:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801347c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8013480:	b29b      	uxth	r3, r3
 8013482:	8013      	strh	r3, [r2, #0]
 8013484:	e009      	b.n	801349a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	78db      	ldrb	r3, [r3, #3]
 801348a:	2b01      	cmp	r3, #1
 801348c:	d103      	bne.n	8013496 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801348e:	683b      	ldr	r3, [r7, #0]
 8013490:	2200      	movs	r2, #0
 8013492:	619a      	str	r2, [r3, #24]
 8013494:	e001      	b.n	801349a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8013496:	2301      	movs	r3, #1
 8013498:	e02a      	b.n	80134f0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801349a:	687a      	ldr	r2, [r7, #4]
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	781b      	ldrb	r3, [r3, #0]
 80134a0:	009b      	lsls	r3, r3, #2
 80134a2:	4413      	add	r3, r2
 80134a4:	881b      	ldrh	r3, [r3, #0]
 80134a6:	b29b      	uxth	r3, r3
 80134a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80134ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80134b0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80134b4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80134b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80134bc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80134c0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80134c4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80134c8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80134cc:	687a      	ldr	r2, [r7, #4]
 80134ce:	683b      	ldr	r3, [r7, #0]
 80134d0:	781b      	ldrb	r3, [r3, #0]
 80134d2:	009b      	lsls	r3, r3, #2
 80134d4:	441a      	add	r2, r3
 80134d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80134da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80134de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80134e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80134e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80134ea:	b29b      	uxth	r3, r3
 80134ec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80134ee:	2300      	movs	r3, #0
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	37b0      	adds	r7, #176	@ 0xb0
 80134f4:	46bd      	mov	sp, r7
 80134f6:	bd80      	pop	{r7, pc}

080134f8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80134f8:	b480      	push	{r7}
 80134fa:	b085      	sub	sp, #20
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
 8013500:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8013502:	683b      	ldr	r3, [r7, #0]
 8013504:	785b      	ldrb	r3, [r3, #1]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d020      	beq.n	801354c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801350a:	687a      	ldr	r2, [r7, #4]
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	781b      	ldrb	r3, [r3, #0]
 8013510:	009b      	lsls	r3, r3, #2
 8013512:	4413      	add	r3, r2
 8013514:	881b      	ldrh	r3, [r3, #0]
 8013516:	b29b      	uxth	r3, r3
 8013518:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801351c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013520:	81bb      	strh	r3, [r7, #12]
 8013522:	89bb      	ldrh	r3, [r7, #12]
 8013524:	f083 0310 	eor.w	r3, r3, #16
 8013528:	81bb      	strh	r3, [r7, #12]
 801352a:	687a      	ldr	r2, [r7, #4]
 801352c:	683b      	ldr	r3, [r7, #0]
 801352e:	781b      	ldrb	r3, [r3, #0]
 8013530:	009b      	lsls	r3, r3, #2
 8013532:	441a      	add	r2, r3
 8013534:	89bb      	ldrh	r3, [r7, #12]
 8013536:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801353a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801353e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013546:	b29b      	uxth	r3, r3
 8013548:	8013      	strh	r3, [r2, #0]
 801354a:	e01f      	b.n	801358c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801354c:	687a      	ldr	r2, [r7, #4]
 801354e:	683b      	ldr	r3, [r7, #0]
 8013550:	781b      	ldrb	r3, [r3, #0]
 8013552:	009b      	lsls	r3, r3, #2
 8013554:	4413      	add	r3, r2
 8013556:	881b      	ldrh	r3, [r3, #0]
 8013558:	b29b      	uxth	r3, r3
 801355a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801355e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013562:	81fb      	strh	r3, [r7, #14]
 8013564:	89fb      	ldrh	r3, [r7, #14]
 8013566:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801356a:	81fb      	strh	r3, [r7, #14]
 801356c:	687a      	ldr	r2, [r7, #4]
 801356e:	683b      	ldr	r3, [r7, #0]
 8013570:	781b      	ldrb	r3, [r3, #0]
 8013572:	009b      	lsls	r3, r3, #2
 8013574:	441a      	add	r2, r3
 8013576:	89fb      	ldrh	r3, [r7, #14]
 8013578:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801357c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013588:	b29b      	uxth	r3, r3
 801358a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801358c:	2300      	movs	r3, #0
}
 801358e:	4618      	mov	r0, r3
 8013590:	3714      	adds	r7, #20
 8013592:	46bd      	mov	sp, r7
 8013594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013598:	4770      	bx	lr

0801359a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801359a:	b480      	push	{r7}
 801359c:	b087      	sub	sp, #28
 801359e:	af00      	add	r7, sp, #0
 80135a0:	6078      	str	r0, [r7, #4]
 80135a2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80135a4:	683b      	ldr	r3, [r7, #0]
 80135a6:	785b      	ldrb	r3, [r3, #1]
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d04c      	beq.n	8013646 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80135ac:	687a      	ldr	r2, [r7, #4]
 80135ae:	683b      	ldr	r3, [r7, #0]
 80135b0:	781b      	ldrb	r3, [r3, #0]
 80135b2:	009b      	lsls	r3, r3, #2
 80135b4:	4413      	add	r3, r2
 80135b6:	881b      	ldrh	r3, [r3, #0]
 80135b8:	823b      	strh	r3, [r7, #16]
 80135ba:	8a3b      	ldrh	r3, [r7, #16]
 80135bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d01b      	beq.n	80135fc <USB_EPClearStall+0x62>
 80135c4:	687a      	ldr	r2, [r7, #4]
 80135c6:	683b      	ldr	r3, [r7, #0]
 80135c8:	781b      	ldrb	r3, [r3, #0]
 80135ca:	009b      	lsls	r3, r3, #2
 80135cc:	4413      	add	r3, r2
 80135ce:	881b      	ldrh	r3, [r3, #0]
 80135d0:	b29b      	uxth	r3, r3
 80135d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80135d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80135da:	81fb      	strh	r3, [r7, #14]
 80135dc:	687a      	ldr	r2, [r7, #4]
 80135de:	683b      	ldr	r3, [r7, #0]
 80135e0:	781b      	ldrb	r3, [r3, #0]
 80135e2:	009b      	lsls	r3, r3, #2
 80135e4:	441a      	add	r2, r3
 80135e6:	89fb      	ldrh	r3, [r7, #14]
 80135e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80135ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80135f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80135f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80135f8:	b29b      	uxth	r3, r3
 80135fa:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80135fc:	683b      	ldr	r3, [r7, #0]
 80135fe:	78db      	ldrb	r3, [r3, #3]
 8013600:	2b01      	cmp	r3, #1
 8013602:	d06c      	beq.n	80136de <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8013604:	687a      	ldr	r2, [r7, #4]
 8013606:	683b      	ldr	r3, [r7, #0]
 8013608:	781b      	ldrb	r3, [r3, #0]
 801360a:	009b      	lsls	r3, r3, #2
 801360c:	4413      	add	r3, r2
 801360e:	881b      	ldrh	r3, [r3, #0]
 8013610:	b29b      	uxth	r3, r3
 8013612:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013616:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801361a:	81bb      	strh	r3, [r7, #12]
 801361c:	89bb      	ldrh	r3, [r7, #12]
 801361e:	f083 0320 	eor.w	r3, r3, #32
 8013622:	81bb      	strh	r3, [r7, #12]
 8013624:	687a      	ldr	r2, [r7, #4]
 8013626:	683b      	ldr	r3, [r7, #0]
 8013628:	781b      	ldrb	r3, [r3, #0]
 801362a:	009b      	lsls	r3, r3, #2
 801362c:	441a      	add	r2, r3
 801362e:	89bb      	ldrh	r3, [r7, #12]
 8013630:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013634:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013638:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801363c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013640:	b29b      	uxth	r3, r3
 8013642:	8013      	strh	r3, [r2, #0]
 8013644:	e04b      	b.n	80136de <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8013646:	687a      	ldr	r2, [r7, #4]
 8013648:	683b      	ldr	r3, [r7, #0]
 801364a:	781b      	ldrb	r3, [r3, #0]
 801364c:	009b      	lsls	r3, r3, #2
 801364e:	4413      	add	r3, r2
 8013650:	881b      	ldrh	r3, [r3, #0]
 8013652:	82fb      	strh	r3, [r7, #22]
 8013654:	8afb      	ldrh	r3, [r7, #22]
 8013656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801365a:	2b00      	cmp	r3, #0
 801365c:	d01b      	beq.n	8013696 <USB_EPClearStall+0xfc>
 801365e:	687a      	ldr	r2, [r7, #4]
 8013660:	683b      	ldr	r3, [r7, #0]
 8013662:	781b      	ldrb	r3, [r3, #0]
 8013664:	009b      	lsls	r3, r3, #2
 8013666:	4413      	add	r3, r2
 8013668:	881b      	ldrh	r3, [r3, #0]
 801366a:	b29b      	uxth	r3, r3
 801366c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013670:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013674:	82bb      	strh	r3, [r7, #20]
 8013676:	687a      	ldr	r2, [r7, #4]
 8013678:	683b      	ldr	r3, [r7, #0]
 801367a:	781b      	ldrb	r3, [r3, #0]
 801367c:	009b      	lsls	r3, r3, #2
 801367e:	441a      	add	r2, r3
 8013680:	8abb      	ldrh	r3, [r7, #20]
 8013682:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013686:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801368a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801368e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013692:	b29b      	uxth	r3, r3
 8013694:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8013696:	687a      	ldr	r2, [r7, #4]
 8013698:	683b      	ldr	r3, [r7, #0]
 801369a:	781b      	ldrb	r3, [r3, #0]
 801369c:	009b      	lsls	r3, r3, #2
 801369e:	4413      	add	r3, r2
 80136a0:	881b      	ldrh	r3, [r3, #0]
 80136a2:	b29b      	uxth	r3, r3
 80136a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80136a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80136ac:	827b      	strh	r3, [r7, #18]
 80136ae:	8a7b      	ldrh	r3, [r7, #18]
 80136b0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80136b4:	827b      	strh	r3, [r7, #18]
 80136b6:	8a7b      	ldrh	r3, [r7, #18]
 80136b8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80136bc:	827b      	strh	r3, [r7, #18]
 80136be:	687a      	ldr	r2, [r7, #4]
 80136c0:	683b      	ldr	r3, [r7, #0]
 80136c2:	781b      	ldrb	r3, [r3, #0]
 80136c4:	009b      	lsls	r3, r3, #2
 80136c6:	441a      	add	r2, r3
 80136c8:	8a7b      	ldrh	r3, [r7, #18]
 80136ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80136ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80136d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80136d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80136da:	b29b      	uxth	r3, r3
 80136dc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80136de:	2300      	movs	r3, #0
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	371c      	adds	r7, #28
 80136e4:	46bd      	mov	sp, r7
 80136e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ea:	4770      	bx	lr

080136ec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80136ec:	b480      	push	{r7}
 80136ee:	b083      	sub	sp, #12
 80136f0:	af00      	add	r7, sp, #0
 80136f2:	6078      	str	r0, [r7, #4]
 80136f4:	460b      	mov	r3, r1
 80136f6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80136f8:	78fb      	ldrb	r3, [r7, #3]
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d103      	bne.n	8013706 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	2280      	movs	r2, #128	@ 0x80
 8013702:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8013706:	2300      	movs	r3, #0
}
 8013708:	4618      	mov	r0, r3
 801370a:	370c      	adds	r7, #12
 801370c:	46bd      	mov	sp, r7
 801370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013712:	4770      	bx	lr

08013714 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8013714:	b480      	push	{r7}
 8013716:	b083      	sub	sp, #12
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8013722:	b29b      	uxth	r3, r3
 8013724:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8013728:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801372c:	b29a      	uxth	r2, r3
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013734:	2300      	movs	r3, #0
}
 8013736:	4618      	mov	r0, r3
 8013738:	370c      	adds	r7, #12
 801373a:	46bd      	mov	sp, r7
 801373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013740:	4770      	bx	lr

08013742 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8013742:	b480      	push	{r7}
 8013744:	b085      	sub	sp, #20
 8013746:	af00      	add	r7, sp, #0
 8013748:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8013750:	b29b      	uxth	r3, r3
 8013752:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8013754:	68fb      	ldr	r3, [r7, #12]
}
 8013756:	4618      	mov	r0, r3
 8013758:	3714      	adds	r7, #20
 801375a:	46bd      	mov	sp, r7
 801375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013760:	4770      	bx	lr

08013762 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8013762:	b480      	push	{r7}
 8013764:	b08b      	sub	sp, #44	@ 0x2c
 8013766:	af00      	add	r7, sp, #0
 8013768:	60f8      	str	r0, [r7, #12]
 801376a:	60b9      	str	r1, [r7, #8]
 801376c:	4611      	mov	r1, r2
 801376e:	461a      	mov	r2, r3
 8013770:	460b      	mov	r3, r1
 8013772:	80fb      	strh	r3, [r7, #6]
 8013774:	4613      	mov	r3, r2
 8013776:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8013778:	88bb      	ldrh	r3, [r7, #4]
 801377a:	3301      	adds	r3, #1
 801377c:	085b      	lsrs	r3, r3, #1
 801377e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013788:	88fa      	ldrh	r2, [r7, #6]
 801378a:	697b      	ldr	r3, [r7, #20]
 801378c:	4413      	add	r3, r2
 801378e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013792:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8013794:	69bb      	ldr	r3, [r7, #24]
 8013796:	627b      	str	r3, [r7, #36]	@ 0x24
 8013798:	e01c      	b.n	80137d4 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 801379a:	69fb      	ldr	r3, [r7, #28]
 801379c:	781b      	ldrb	r3, [r3, #0]
 801379e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80137a0:	69fb      	ldr	r3, [r7, #28]
 80137a2:	3301      	adds	r3, #1
 80137a4:	781b      	ldrb	r3, [r3, #0]
 80137a6:	b21b      	sxth	r3, r3
 80137a8:	021b      	lsls	r3, r3, #8
 80137aa:	b21a      	sxth	r2, r3
 80137ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80137b0:	4313      	orrs	r3, r2
 80137b2:	b21b      	sxth	r3, r3
 80137b4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80137b6:	6a3b      	ldr	r3, [r7, #32]
 80137b8:	8a7a      	ldrh	r2, [r7, #18]
 80137ba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80137bc:	6a3b      	ldr	r3, [r7, #32]
 80137be:	3302      	adds	r3, #2
 80137c0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80137c2:	69fb      	ldr	r3, [r7, #28]
 80137c4:	3301      	adds	r3, #1
 80137c6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80137c8:	69fb      	ldr	r3, [r7, #28]
 80137ca:	3301      	adds	r3, #1
 80137cc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80137ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137d0:	3b01      	subs	r3, #1
 80137d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80137d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d1df      	bne.n	801379a <USB_WritePMA+0x38>
  }
}
 80137da:	bf00      	nop
 80137dc:	bf00      	nop
 80137de:	372c      	adds	r7, #44	@ 0x2c
 80137e0:	46bd      	mov	sp, r7
 80137e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137e6:	4770      	bx	lr

080137e8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80137e8:	b480      	push	{r7}
 80137ea:	b08b      	sub	sp, #44	@ 0x2c
 80137ec:	af00      	add	r7, sp, #0
 80137ee:	60f8      	str	r0, [r7, #12]
 80137f0:	60b9      	str	r1, [r7, #8]
 80137f2:	4611      	mov	r1, r2
 80137f4:	461a      	mov	r2, r3
 80137f6:	460b      	mov	r3, r1
 80137f8:	80fb      	strh	r3, [r7, #6]
 80137fa:	4613      	mov	r3, r2
 80137fc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80137fe:	88bb      	ldrh	r3, [r7, #4]
 8013800:	085b      	lsrs	r3, r3, #1
 8013802:	b29b      	uxth	r3, r3
 8013804:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801380a:	68bb      	ldr	r3, [r7, #8]
 801380c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801380e:	88fa      	ldrh	r2, [r7, #6]
 8013810:	697b      	ldr	r3, [r7, #20]
 8013812:	4413      	add	r3, r2
 8013814:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013818:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801381a:	69bb      	ldr	r3, [r7, #24]
 801381c:	627b      	str	r3, [r7, #36]	@ 0x24
 801381e:	e018      	b.n	8013852 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8013820:	6a3b      	ldr	r3, [r7, #32]
 8013822:	881b      	ldrh	r3, [r3, #0]
 8013824:	b29b      	uxth	r3, r3
 8013826:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8013828:	6a3b      	ldr	r3, [r7, #32]
 801382a:	3302      	adds	r3, #2
 801382c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801382e:	693b      	ldr	r3, [r7, #16]
 8013830:	b2da      	uxtb	r2, r3
 8013832:	69fb      	ldr	r3, [r7, #28]
 8013834:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013836:	69fb      	ldr	r3, [r7, #28]
 8013838:	3301      	adds	r3, #1
 801383a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 801383c:	693b      	ldr	r3, [r7, #16]
 801383e:	0a1b      	lsrs	r3, r3, #8
 8013840:	b2da      	uxtb	r2, r3
 8013842:	69fb      	ldr	r3, [r7, #28]
 8013844:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013846:	69fb      	ldr	r3, [r7, #28]
 8013848:	3301      	adds	r3, #1
 801384a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801384c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801384e:	3b01      	subs	r3, #1
 8013850:	627b      	str	r3, [r7, #36]	@ 0x24
 8013852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013854:	2b00      	cmp	r3, #0
 8013856:	d1e3      	bne.n	8013820 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8013858:	88bb      	ldrh	r3, [r7, #4]
 801385a:	f003 0301 	and.w	r3, r3, #1
 801385e:	b29b      	uxth	r3, r3
 8013860:	2b00      	cmp	r3, #0
 8013862:	d007      	beq.n	8013874 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8013864:	6a3b      	ldr	r3, [r7, #32]
 8013866:	881b      	ldrh	r3, [r3, #0]
 8013868:	b29b      	uxth	r3, r3
 801386a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801386c:	693b      	ldr	r3, [r7, #16]
 801386e:	b2da      	uxtb	r2, r3
 8013870:	69fb      	ldr	r3, [r7, #28]
 8013872:	701a      	strb	r2, [r3, #0]
  }
}
 8013874:	bf00      	nop
 8013876:	372c      	adds	r7, #44	@ 0x2c
 8013878:	46bd      	mov	sp, r7
 801387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801387e:	4770      	bx	lr

08013880 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8013880:	b580      	push	{r7, lr}
 8013882:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8013884:	4907      	ldr	r1, [pc, #28]	@ (80138a4 <MX_FATFS_Init+0x24>)
 8013886:	4808      	ldr	r0, [pc, #32]	@ (80138a8 <MX_FATFS_Init+0x28>)
 8013888:	f004 fcfa 	bl	8018280 <FATFS_LinkDriver>
 801388c:	4603      	mov	r3, r0
 801388e:	2b00      	cmp	r3, #0
 8013890:	d002      	beq.n	8013898 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8013892:	f04f 33ff 	mov.w	r3, #4294967295
 8013896:	e003      	b.n	80138a0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8013898:	4b04      	ldr	r3, [pc, #16]	@ (80138ac <MX_FATFS_Init+0x2c>)
 801389a:	2201      	movs	r2, #1
 801389c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 801389e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80138a0:	4618      	mov	r0, r3
 80138a2:	bd80      	pop	{r7, pc}
 80138a4:	200029a4 	.word	0x200029a4
 80138a8:	20000014 	.word	0x20000014
 80138ac:	200029a8 	.word	0x200029a8

080138b0 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80138b0:	b480      	push	{r7}
 80138b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80138b4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80138b6:	4618      	mov	r0, r3
 80138b8:	46bd      	mov	sp, r7
 80138ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138be:	4770      	bx	lr

080138c0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80138c0:	b580      	push	{r7, lr}
 80138c2:	b082      	sub	sp, #8
 80138c4:	af00      	add	r7, sp, #0
 80138c6:	4603      	mov	r3, r0
 80138c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 80138ca:	79fb      	ldrb	r3, [r7, #7]
 80138cc:	4618      	mov	r0, r3
 80138ce:	f7f5 f9bf 	bl	8008c50 <USER_SPI_initialize>
 80138d2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80138d4:	4618      	mov	r0, r3
 80138d6:	3708      	adds	r7, #8
 80138d8:	46bd      	mov	sp, r7
 80138da:	bd80      	pop	{r7, pc}

080138dc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b082      	sub	sp, #8
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	4603      	mov	r3, r0
 80138e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80138e6:	79fb      	ldrb	r3, [r7, #7]
 80138e8:	4618      	mov	r0, r3
 80138ea:	f7f5 fa9d 	bl	8008e28 <USER_SPI_status>
 80138ee:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80138f0:	4618      	mov	r0, r3
 80138f2:	3708      	adds	r7, #8
 80138f4:	46bd      	mov	sp, r7
 80138f6:	bd80      	pop	{r7, pc}

080138f8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80138f8:	b580      	push	{r7, lr}
 80138fa:	b084      	sub	sp, #16
 80138fc:	af00      	add	r7, sp, #0
 80138fe:	60b9      	str	r1, [r7, #8]
 8013900:	607a      	str	r2, [r7, #4]
 8013902:	603b      	str	r3, [r7, #0]
 8013904:	4603      	mov	r3, r0
 8013906:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8013908:	7bf8      	ldrb	r0, [r7, #15]
 801390a:	683b      	ldr	r3, [r7, #0]
 801390c:	687a      	ldr	r2, [r7, #4]
 801390e:	68b9      	ldr	r1, [r7, #8]
 8013910:	f7f5 faa0 	bl	8008e54 <USER_SPI_read>
 8013914:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8013916:	4618      	mov	r0, r3
 8013918:	3710      	adds	r7, #16
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}

0801391e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801391e:	b580      	push	{r7, lr}
 8013920:	b084      	sub	sp, #16
 8013922:	af00      	add	r7, sp, #0
 8013924:	60b9      	str	r1, [r7, #8]
 8013926:	607a      	str	r2, [r7, #4]
 8013928:	603b      	str	r3, [r7, #0]
 801392a:	4603      	mov	r3, r0
 801392c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 801392e:	7bf8      	ldrb	r0, [r7, #15]
 8013930:	683b      	ldr	r3, [r7, #0]
 8013932:	687a      	ldr	r2, [r7, #4]
 8013934:	68b9      	ldr	r1, [r7, #8]
 8013936:	f7f5 faf3 	bl	8008f20 <USER_SPI_write>
 801393a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 801393c:	4618      	mov	r0, r3
 801393e:	3710      	adds	r7, #16
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b082      	sub	sp, #8
 8013948:	af00      	add	r7, sp, #0
 801394a:	4603      	mov	r3, r0
 801394c:	603a      	str	r2, [r7, #0]
 801394e:	71fb      	strb	r3, [r7, #7]
 8013950:	460b      	mov	r3, r1
 8013952:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8013954:	79b9      	ldrb	r1, [r7, #6]
 8013956:	79fb      	ldrb	r3, [r7, #7]
 8013958:	683a      	ldr	r2, [r7, #0]
 801395a:	4618      	mov	r0, r3
 801395c:	f7f5 fb5c 	bl	8009018 <USER_SPI_ioctl>
 8013960:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8013962:	4618      	mov	r0, r3
 8013964:	3708      	adds	r7, #8
 8013966:	46bd      	mov	sp, r7
 8013968:	bd80      	pop	{r7, pc}

0801396a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801396a:	b580      	push	{r7, lr}
 801396c:	b084      	sub	sp, #16
 801396e:	af00      	add	r7, sp, #0
 8013970:	6078      	str	r0, [r7, #4]
 8013972:	460b      	mov	r3, r1
 8013974:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013976:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801397a:	f005 fa5d 	bl	8018e38 <USBD_static_malloc>
 801397e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	2b00      	cmp	r3, #0
 8013984:	d105      	bne.n	8013992 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	2200      	movs	r2, #0
 801398a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 801398e:	2302      	movs	r3, #2
 8013990:	e066      	b.n	8013a60 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	68fa      	ldr	r2, [r7, #12]
 8013996:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	7c1b      	ldrb	r3, [r3, #16]
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d119      	bne.n	80139d6 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80139a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80139a6:	2202      	movs	r2, #2
 80139a8:	2181      	movs	r1, #129	@ 0x81
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f005 f8eb 	bl	8018b86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2201      	movs	r2, #1
 80139b4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80139b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80139ba:	2202      	movs	r2, #2
 80139bc:	2101      	movs	r1, #1
 80139be:	6878      	ldr	r0, [r7, #4]
 80139c0:	f005 f8e1 	bl	8018b86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	2201      	movs	r2, #1
 80139c8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	2210      	movs	r2, #16
 80139d0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80139d4:	e016      	b.n	8013a04 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80139d6:	2340      	movs	r3, #64	@ 0x40
 80139d8:	2202      	movs	r2, #2
 80139da:	2181      	movs	r1, #129	@ 0x81
 80139dc:	6878      	ldr	r0, [r7, #4]
 80139de:	f005 f8d2 	bl	8018b86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2201      	movs	r2, #1
 80139e6:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80139e8:	2340      	movs	r3, #64	@ 0x40
 80139ea:	2202      	movs	r2, #2
 80139ec:	2101      	movs	r1, #1
 80139ee:	6878      	ldr	r0, [r7, #4]
 80139f0:	f005 f8c9 	bl	8018b86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	2201      	movs	r2, #1
 80139f8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	2210      	movs	r2, #16
 8013a00:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013a04:	2308      	movs	r3, #8
 8013a06:	2203      	movs	r2, #3
 8013a08:	2182      	movs	r1, #130	@ 0x82
 8013a0a:	6878      	ldr	r0, [r7, #4]
 8013a0c:	f005 f8bb 	bl	8018b86 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	2201      	movs	r2, #1
 8013a14:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	2200      	movs	r2, #0
 8013a26:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	2200      	movs	r2, #0
 8013a2e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	7c1b      	ldrb	r3, [r3, #16]
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d109      	bne.n	8013a4e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013a40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013a44:	2101      	movs	r1, #1
 8013a46:	6878      	ldr	r0, [r7, #4]
 8013a48:	f005 f98c 	bl	8018d64 <USBD_LL_PrepareReceive>
 8013a4c:	e007      	b.n	8013a5e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013a54:	2340      	movs	r3, #64	@ 0x40
 8013a56:	2101      	movs	r1, #1
 8013a58:	6878      	ldr	r0, [r7, #4]
 8013a5a:	f005 f983 	bl	8018d64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013a5e:	2300      	movs	r3, #0
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3710      	adds	r7, #16
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}

08013a68 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	b082      	sub	sp, #8
 8013a6c:	af00      	add	r7, sp, #0
 8013a6e:	6078      	str	r0, [r7, #4]
 8013a70:	460b      	mov	r3, r1
 8013a72:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8013a74:	2181      	movs	r1, #129	@ 0x81
 8013a76:	6878      	ldr	r0, [r7, #4]
 8013a78:	f005 f8ab 	bl	8018bd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	2200      	movs	r2, #0
 8013a80:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8013a82:	2101      	movs	r1, #1
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f005 f8a4 	bl	8018bd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8013a92:	2182      	movs	r1, #130	@ 0x82
 8013a94:	6878      	ldr	r0, [r7, #4]
 8013a96:	f005 f89c 	bl	8018bd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	2200      	movs	r2, #0
 8013a9e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	2200      	movs	r2, #0
 8013aa6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d00e      	beq.n	8013ad2 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013aba:	685b      	ldr	r3, [r3, #4]
 8013abc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013ac4:	4618      	mov	r0, r3
 8013ac6:	f005 f9c5 	bl	8018e54 <USBD_static_free>
    pdev->pClassData = NULL;
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	2200      	movs	r2, #0
 8013ace:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013ad2:	2300      	movs	r3, #0
}
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	3708      	adds	r7, #8
 8013ad8:	46bd      	mov	sp, r7
 8013ada:	bd80      	pop	{r7, pc}

08013adc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b086      	sub	sp, #24
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	6078      	str	r0, [r7, #4]
 8013ae4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013aec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8013aee:	2300      	movs	r3, #0
 8013af0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013af2:	2300      	movs	r3, #0
 8013af4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013af6:	2300      	movs	r3, #0
 8013af8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013afa:	693b      	ldr	r3, [r7, #16]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d101      	bne.n	8013b04 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013b00:	2303      	movs	r3, #3
 8013b02:	e0af      	b.n	8013c64 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013b04:	683b      	ldr	r3, [r7, #0]
 8013b06:	781b      	ldrb	r3, [r3, #0]
 8013b08:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d03f      	beq.n	8013b90 <USBD_CDC_Setup+0xb4>
 8013b10:	2b20      	cmp	r3, #32
 8013b12:	f040 809f 	bne.w	8013c54 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013b16:	683b      	ldr	r3, [r7, #0]
 8013b18:	88db      	ldrh	r3, [r3, #6]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d02e      	beq.n	8013b7c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8013b1e:	683b      	ldr	r3, [r7, #0]
 8013b20:	781b      	ldrb	r3, [r3, #0]
 8013b22:	b25b      	sxtb	r3, r3
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	da16      	bge.n	8013b56 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013b2e:	689b      	ldr	r3, [r3, #8]
 8013b30:	683a      	ldr	r2, [r7, #0]
 8013b32:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013b34:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013b36:	683a      	ldr	r2, [r7, #0]
 8013b38:	88d2      	ldrh	r2, [r2, #6]
 8013b3a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013b3c:	683b      	ldr	r3, [r7, #0]
 8013b3e:	88db      	ldrh	r3, [r3, #6]
 8013b40:	2b07      	cmp	r3, #7
 8013b42:	bf28      	it	cs
 8013b44:	2307      	movcs	r3, #7
 8013b46:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013b48:	693b      	ldr	r3, [r7, #16]
 8013b4a:	89fa      	ldrh	r2, [r7, #14]
 8013b4c:	4619      	mov	r1, r3
 8013b4e:	6878      	ldr	r0, [r7, #4]
 8013b50:	f001 facf 	bl	80150f2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013b54:	e085      	b.n	8013c62 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013b56:	683b      	ldr	r3, [r7, #0]
 8013b58:	785a      	ldrb	r2, [r3, #1]
 8013b5a:	693b      	ldr	r3, [r7, #16]
 8013b5c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8013b60:	683b      	ldr	r3, [r7, #0]
 8013b62:	88db      	ldrh	r3, [r3, #6]
 8013b64:	b2da      	uxtb	r2, r3
 8013b66:	693b      	ldr	r3, [r7, #16]
 8013b68:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8013b6c:	6939      	ldr	r1, [r7, #16]
 8013b6e:	683b      	ldr	r3, [r7, #0]
 8013b70:	88db      	ldrh	r3, [r3, #6]
 8013b72:	461a      	mov	r2, r3
 8013b74:	6878      	ldr	r0, [r7, #4]
 8013b76:	f001 fae8 	bl	801514a <USBD_CtlPrepareRx>
      break;
 8013b7a:	e072      	b.n	8013c62 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013b82:	689b      	ldr	r3, [r3, #8]
 8013b84:	683a      	ldr	r2, [r7, #0]
 8013b86:	7850      	ldrb	r0, [r2, #1]
 8013b88:	2200      	movs	r2, #0
 8013b8a:	6839      	ldr	r1, [r7, #0]
 8013b8c:	4798      	blx	r3
      break;
 8013b8e:	e068      	b.n	8013c62 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013b90:	683b      	ldr	r3, [r7, #0]
 8013b92:	785b      	ldrb	r3, [r3, #1]
 8013b94:	2b0b      	cmp	r3, #11
 8013b96:	d852      	bhi.n	8013c3e <USBD_CDC_Setup+0x162>
 8013b98:	a201      	add	r2, pc, #4	@ (adr r2, 8013ba0 <USBD_CDC_Setup+0xc4>)
 8013b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b9e:	bf00      	nop
 8013ba0:	08013bd1 	.word	0x08013bd1
 8013ba4:	08013c4d 	.word	0x08013c4d
 8013ba8:	08013c3f 	.word	0x08013c3f
 8013bac:	08013c3f 	.word	0x08013c3f
 8013bb0:	08013c3f 	.word	0x08013c3f
 8013bb4:	08013c3f 	.word	0x08013c3f
 8013bb8:	08013c3f 	.word	0x08013c3f
 8013bbc:	08013c3f 	.word	0x08013c3f
 8013bc0:	08013c3f 	.word	0x08013c3f
 8013bc4:	08013c3f 	.word	0x08013c3f
 8013bc8:	08013bfb 	.word	0x08013bfb
 8013bcc:	08013c25 	.word	0x08013c25
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013bd6:	b2db      	uxtb	r3, r3
 8013bd8:	2b03      	cmp	r3, #3
 8013bda:	d107      	bne.n	8013bec <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013bdc:	f107 030a 	add.w	r3, r7, #10
 8013be0:	2202      	movs	r2, #2
 8013be2:	4619      	mov	r1, r3
 8013be4:	6878      	ldr	r0, [r7, #4]
 8013be6:	f001 fa84 	bl	80150f2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013bea:	e032      	b.n	8013c52 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013bec:	6839      	ldr	r1, [r7, #0]
 8013bee:	6878      	ldr	r0, [r7, #4]
 8013bf0:	f001 fa0e 	bl	8015010 <USBD_CtlError>
            ret = USBD_FAIL;
 8013bf4:	2303      	movs	r3, #3
 8013bf6:	75fb      	strb	r3, [r7, #23]
          break;
 8013bf8:	e02b      	b.n	8013c52 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c00:	b2db      	uxtb	r3, r3
 8013c02:	2b03      	cmp	r3, #3
 8013c04:	d107      	bne.n	8013c16 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013c06:	f107 030d 	add.w	r3, r7, #13
 8013c0a:	2201      	movs	r2, #1
 8013c0c:	4619      	mov	r1, r3
 8013c0e:	6878      	ldr	r0, [r7, #4]
 8013c10:	f001 fa6f 	bl	80150f2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013c14:	e01d      	b.n	8013c52 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013c16:	6839      	ldr	r1, [r7, #0]
 8013c18:	6878      	ldr	r0, [r7, #4]
 8013c1a:	f001 f9f9 	bl	8015010 <USBD_CtlError>
            ret = USBD_FAIL;
 8013c1e:	2303      	movs	r3, #3
 8013c20:	75fb      	strb	r3, [r7, #23]
          break;
 8013c22:	e016      	b.n	8013c52 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c2a:	b2db      	uxtb	r3, r3
 8013c2c:	2b03      	cmp	r3, #3
 8013c2e:	d00f      	beq.n	8013c50 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8013c30:	6839      	ldr	r1, [r7, #0]
 8013c32:	6878      	ldr	r0, [r7, #4]
 8013c34:	f001 f9ec 	bl	8015010 <USBD_CtlError>
            ret = USBD_FAIL;
 8013c38:	2303      	movs	r3, #3
 8013c3a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013c3c:	e008      	b.n	8013c50 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8013c3e:	6839      	ldr	r1, [r7, #0]
 8013c40:	6878      	ldr	r0, [r7, #4]
 8013c42:	f001 f9e5 	bl	8015010 <USBD_CtlError>
          ret = USBD_FAIL;
 8013c46:	2303      	movs	r3, #3
 8013c48:	75fb      	strb	r3, [r7, #23]
          break;
 8013c4a:	e002      	b.n	8013c52 <USBD_CDC_Setup+0x176>
          break;
 8013c4c:	bf00      	nop
 8013c4e:	e008      	b.n	8013c62 <USBD_CDC_Setup+0x186>
          break;
 8013c50:	bf00      	nop
      }
      break;
 8013c52:	e006      	b.n	8013c62 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8013c54:	6839      	ldr	r1, [r7, #0]
 8013c56:	6878      	ldr	r0, [r7, #4]
 8013c58:	f001 f9da 	bl	8015010 <USBD_CtlError>
      ret = USBD_FAIL;
 8013c5c:	2303      	movs	r3, #3
 8013c5e:	75fb      	strb	r3, [r7, #23]
      break;
 8013c60:	bf00      	nop
  }

  return (uint8_t)ret;
 8013c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8013c64:	4618      	mov	r0, r3
 8013c66:	3718      	adds	r7, #24
 8013c68:	46bd      	mov	sp, r7
 8013c6a:	bd80      	pop	{r7, pc}

08013c6c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	460b      	mov	r3, r1
 8013c76:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8013c7e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d101      	bne.n	8013c8e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013c8a:	2303      	movs	r3, #3
 8013c8c:	e04f      	b.n	8013d2e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013c94:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013c96:	78fa      	ldrb	r2, [r7, #3]
 8013c98:	6879      	ldr	r1, [r7, #4]
 8013c9a:	4613      	mov	r3, r2
 8013c9c:	009b      	lsls	r3, r3, #2
 8013c9e:	4413      	add	r3, r2
 8013ca0:	009b      	lsls	r3, r3, #2
 8013ca2:	440b      	add	r3, r1
 8013ca4:	3318      	adds	r3, #24
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d029      	beq.n	8013d00 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8013cac:	78fa      	ldrb	r2, [r7, #3]
 8013cae:	6879      	ldr	r1, [r7, #4]
 8013cb0:	4613      	mov	r3, r2
 8013cb2:	009b      	lsls	r3, r3, #2
 8013cb4:	4413      	add	r3, r2
 8013cb6:	009b      	lsls	r3, r3, #2
 8013cb8:	440b      	add	r3, r1
 8013cba:	3318      	adds	r3, #24
 8013cbc:	681a      	ldr	r2, [r3, #0]
 8013cbe:	78f9      	ldrb	r1, [r7, #3]
 8013cc0:	68f8      	ldr	r0, [r7, #12]
 8013cc2:	460b      	mov	r3, r1
 8013cc4:	009b      	lsls	r3, r3, #2
 8013cc6:	440b      	add	r3, r1
 8013cc8:	00db      	lsls	r3, r3, #3
 8013cca:	4403      	add	r3, r0
 8013ccc:	3320      	adds	r3, #32
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	fbb2 f1f3 	udiv	r1, r2, r3
 8013cd4:	fb01 f303 	mul.w	r3, r1, r3
 8013cd8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d110      	bne.n	8013d00 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8013cde:	78fa      	ldrb	r2, [r7, #3]
 8013ce0:	6879      	ldr	r1, [r7, #4]
 8013ce2:	4613      	mov	r3, r2
 8013ce4:	009b      	lsls	r3, r3, #2
 8013ce6:	4413      	add	r3, r2
 8013ce8:	009b      	lsls	r3, r3, #2
 8013cea:	440b      	add	r3, r1
 8013cec:	3318      	adds	r3, #24
 8013cee:	2200      	movs	r2, #0
 8013cf0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8013cf2:	78f9      	ldrb	r1, [r7, #3]
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	2200      	movs	r2, #0
 8013cf8:	6878      	ldr	r0, [r7, #4]
 8013cfa:	f005 f812 	bl	8018d22 <USBD_LL_Transmit>
 8013cfe:	e015      	b.n	8013d2c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013d00:	68bb      	ldr	r3, [r7, #8]
 8013d02:	2200      	movs	r2, #0
 8013d04:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013d0e:	691b      	ldr	r3, [r3, #16]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d00b      	beq.n	8013d2c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013d1a:	691b      	ldr	r3, [r3, #16]
 8013d1c:	68ba      	ldr	r2, [r7, #8]
 8013d1e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8013d22:	68ba      	ldr	r2, [r7, #8]
 8013d24:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013d28:	78fa      	ldrb	r2, [r7, #3]
 8013d2a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013d2c:	2300      	movs	r3, #0
}
 8013d2e:	4618      	mov	r0, r3
 8013d30:	3710      	adds	r7, #16
 8013d32:	46bd      	mov	sp, r7
 8013d34:	bd80      	pop	{r7, pc}

08013d36 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013d36:	b580      	push	{r7, lr}
 8013d38:	b084      	sub	sp, #16
 8013d3a:	af00      	add	r7, sp, #0
 8013d3c:	6078      	str	r0, [r7, #4]
 8013d3e:	460b      	mov	r3, r1
 8013d40:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013d48:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d101      	bne.n	8013d58 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013d54:	2303      	movs	r3, #3
 8013d56:	e015      	b.n	8013d84 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013d58:	78fb      	ldrb	r3, [r7, #3]
 8013d5a:	4619      	mov	r1, r3
 8013d5c:	6878      	ldr	r0, [r7, #4]
 8013d5e:	f005 f822 	bl	8018da6 <USBD_LL_GetRxDataSize>
 8013d62:	4602      	mov	r2, r0
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013d70:	68db      	ldr	r3, [r3, #12]
 8013d72:	68fa      	ldr	r2, [r7, #12]
 8013d74:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8013d78:	68fa      	ldr	r2, [r7, #12]
 8013d7a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8013d7e:	4611      	mov	r1, r2
 8013d80:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8013d82:	2300      	movs	r3, #0
}
 8013d84:	4618      	mov	r0, r3
 8013d86:	3710      	adds	r7, #16
 8013d88:	46bd      	mov	sp, r7
 8013d8a:	bd80      	pop	{r7, pc}

08013d8c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013d8c:	b580      	push	{r7, lr}
 8013d8e:	b084      	sub	sp, #16
 8013d90:	af00      	add	r7, sp, #0
 8013d92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013d9a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d101      	bne.n	8013da6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8013da2:	2303      	movs	r3, #3
 8013da4:	e01a      	b.n	8013ddc <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d014      	beq.n	8013dda <USBD_CDC_EP0_RxReady+0x4e>
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8013db6:	2bff      	cmp	r3, #255	@ 0xff
 8013db8:	d00f      	beq.n	8013dda <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013dc0:	689b      	ldr	r3, [r3, #8]
 8013dc2:	68fa      	ldr	r2, [r7, #12]
 8013dc4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8013dc8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8013dca:	68fa      	ldr	r2, [r7, #12]
 8013dcc:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013dd0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	22ff      	movs	r2, #255	@ 0xff
 8013dd6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8013dda:	2300      	movs	r3, #0
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3710      	adds	r7, #16
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}

08013de4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013de4:	b480      	push	{r7}
 8013de6:	b083      	sub	sp, #12
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	2243      	movs	r2, #67	@ 0x43
 8013df0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8013df2:	4b03      	ldr	r3, [pc, #12]	@ (8013e00 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8013df4:	4618      	mov	r0, r3
 8013df6:	370c      	adds	r7, #12
 8013df8:	46bd      	mov	sp, r7
 8013dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dfe:	4770      	bx	lr
 8013e00:	200000b0 	.word	0x200000b0

08013e04 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013e04:	b480      	push	{r7}
 8013e06:	b083      	sub	sp, #12
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	2243      	movs	r2, #67	@ 0x43
 8013e10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8013e12:	4b03      	ldr	r3, [pc, #12]	@ (8013e20 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8013e14:	4618      	mov	r0, r3
 8013e16:	370c      	adds	r7, #12
 8013e18:	46bd      	mov	sp, r7
 8013e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e1e:	4770      	bx	lr
 8013e20:	2000006c 	.word	0x2000006c

08013e24 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013e24:	b480      	push	{r7}
 8013e26:	b083      	sub	sp, #12
 8013e28:	af00      	add	r7, sp, #0
 8013e2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	2243      	movs	r2, #67	@ 0x43
 8013e30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8013e32:	4b03      	ldr	r3, [pc, #12]	@ (8013e40 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8013e34:	4618      	mov	r0, r3
 8013e36:	370c      	adds	r7, #12
 8013e38:	46bd      	mov	sp, r7
 8013e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e3e:	4770      	bx	lr
 8013e40:	200000f4 	.word	0x200000f4

08013e44 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013e44:	b480      	push	{r7}
 8013e46:	b083      	sub	sp, #12
 8013e48:	af00      	add	r7, sp, #0
 8013e4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	220a      	movs	r2, #10
 8013e50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8013e52:	4b03      	ldr	r3, [pc, #12]	@ (8013e60 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013e54:	4618      	mov	r0, r3
 8013e56:	370c      	adds	r7, #12
 8013e58:	46bd      	mov	sp, r7
 8013e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e5e:	4770      	bx	lr
 8013e60:	20000028 	.word	0x20000028

08013e64 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8013e64:	b480      	push	{r7}
 8013e66:	b083      	sub	sp, #12
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
 8013e6c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013e6e:	683b      	ldr	r3, [r7, #0]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d101      	bne.n	8013e78 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8013e74:	2303      	movs	r3, #3
 8013e76:	e004      	b.n	8013e82 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	683a      	ldr	r2, [r7, #0]
 8013e7c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8013e80:	2300      	movs	r3, #0
}
 8013e82:	4618      	mov	r0, r3
 8013e84:	370c      	adds	r7, #12
 8013e86:	46bd      	mov	sp, r7
 8013e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8c:	4770      	bx	lr

08013e8e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8013e8e:	b480      	push	{r7}
 8013e90:	b087      	sub	sp, #28
 8013e92:	af00      	add	r7, sp, #0
 8013e94:	60f8      	str	r0, [r7, #12]
 8013e96:	60b9      	str	r1, [r7, #8]
 8013e98:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013ea0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8013ea2:	697b      	ldr	r3, [r7, #20]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d101      	bne.n	8013eac <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8013ea8:	2303      	movs	r3, #3
 8013eaa:	e008      	b.n	8013ebe <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8013eac:	697b      	ldr	r3, [r7, #20]
 8013eae:	68ba      	ldr	r2, [r7, #8]
 8013eb0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8013eb4:	697b      	ldr	r3, [r7, #20]
 8013eb6:	687a      	ldr	r2, [r7, #4]
 8013eb8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8013ebc:	2300      	movs	r3, #0
}
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	371c      	adds	r7, #28
 8013ec2:	46bd      	mov	sp, r7
 8013ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec8:	4770      	bx	lr

08013eca <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8013eca:	b480      	push	{r7}
 8013ecc:	b085      	sub	sp, #20
 8013ece:	af00      	add	r7, sp, #0
 8013ed0:	6078      	str	r0, [r7, #4]
 8013ed2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013eda:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d101      	bne.n	8013ee6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8013ee2:	2303      	movs	r3, #3
 8013ee4:	e004      	b.n	8013ef0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	683a      	ldr	r2, [r7, #0]
 8013eea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8013eee:	2300      	movs	r3, #0
}
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	3714      	adds	r7, #20
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013efa:	4770      	bx	lr

08013efc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b084      	sub	sp, #16
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013f0a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8013f0c:	2301      	movs	r3, #1
 8013f0e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d101      	bne.n	8013f1e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013f1a:	2303      	movs	r3, #3
 8013f1c:	e01a      	b.n	8013f54 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8013f1e:	68bb      	ldr	r3, [r7, #8]
 8013f20:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d114      	bne.n	8013f52 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8013f28:	68bb      	ldr	r3, [r7, #8]
 8013f2a:	2201      	movs	r2, #1
 8013f2c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8013f30:	68bb      	ldr	r3, [r7, #8]
 8013f32:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8013f3a:	68bb      	ldr	r3, [r7, #8]
 8013f3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013f40:	68bb      	ldr	r3, [r7, #8]
 8013f42:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8013f46:	2181      	movs	r1, #129	@ 0x81
 8013f48:	6878      	ldr	r0, [r7, #4]
 8013f4a:	f004 feea 	bl	8018d22 <USBD_LL_Transmit>

    ret = USBD_OK;
 8013f4e:	2300      	movs	r3, #0
 8013f50:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8013f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f54:	4618      	mov	r0, r3
 8013f56:	3710      	adds	r7, #16
 8013f58:	46bd      	mov	sp, r7
 8013f5a:	bd80      	pop	{r7, pc}

08013f5c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013f5c:	b580      	push	{r7, lr}
 8013f5e:	b084      	sub	sp, #16
 8013f60:	af00      	add	r7, sp, #0
 8013f62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013f6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d101      	bne.n	8013f7a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8013f76:	2303      	movs	r3, #3
 8013f78:	e016      	b.n	8013fa8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	7c1b      	ldrb	r3, [r3, #16]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d109      	bne.n	8013f96 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013f88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013f8c:	2101      	movs	r1, #1
 8013f8e:	6878      	ldr	r0, [r7, #4]
 8013f90:	f004 fee8 	bl	8018d64 <USBD_LL_PrepareReceive>
 8013f94:	e007      	b.n	8013fa6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013f9c:	2340      	movs	r3, #64	@ 0x40
 8013f9e:	2101      	movs	r1, #1
 8013fa0:	6878      	ldr	r0, [r7, #4]
 8013fa2:	f004 fedf 	bl	8018d64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013fa6:	2300      	movs	r3, #0
}
 8013fa8:	4618      	mov	r0, r3
 8013faa:	3710      	adds	r7, #16
 8013fac:	46bd      	mov	sp, r7
 8013fae:	bd80      	pop	{r7, pc}

08013fb0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013fb0:	b580      	push	{r7, lr}
 8013fb2:	b086      	sub	sp, #24
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	60f8      	str	r0, [r7, #12]
 8013fb8:	60b9      	str	r1, [r7, #8]
 8013fba:	4613      	mov	r3, r2
 8013fbc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d101      	bne.n	8013fc8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013fc4:	2303      	movs	r3, #3
 8013fc6:	e01f      	b.n	8014008 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8013fc8:	68fb      	ldr	r3, [r7, #12]
 8013fca:	2200      	movs	r2, #0
 8013fcc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	2200      	movs	r2, #0
 8013fd4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	2200      	movs	r2, #0
 8013fdc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013fe0:	68bb      	ldr	r3, [r7, #8]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d003      	beq.n	8013fee <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	68ba      	ldr	r2, [r7, #8]
 8013fea:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	2201      	movs	r2, #1
 8013ff2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	79fa      	ldrb	r2, [r7, #7]
 8013ffa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013ffc:	68f8      	ldr	r0, [r7, #12]
 8013ffe:	f004 fd47 	bl	8018a90 <USBD_LL_Init>
 8014002:	4603      	mov	r3, r0
 8014004:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014006:	7dfb      	ldrb	r3, [r7, #23]
}
 8014008:	4618      	mov	r0, r3
 801400a:	3718      	adds	r7, #24
 801400c:	46bd      	mov	sp, r7
 801400e:	bd80      	pop	{r7, pc}

08014010 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014010:	b580      	push	{r7, lr}
 8014012:	b084      	sub	sp, #16
 8014014:	af00      	add	r7, sp, #0
 8014016:	6078      	str	r0, [r7, #4]
 8014018:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801401a:	2300      	movs	r3, #0
 801401c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801401e:	683b      	ldr	r3, [r7, #0]
 8014020:	2b00      	cmp	r3, #0
 8014022:	d101      	bne.n	8014028 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8014024:	2303      	movs	r3, #3
 8014026:	e016      	b.n	8014056 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	683a      	ldr	r2, [r7, #0]
 801402c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014038:	2b00      	cmp	r3, #0
 801403a:	d00b      	beq.n	8014054 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014044:	f107 020e 	add.w	r2, r7, #14
 8014048:	4610      	mov	r0, r2
 801404a:	4798      	blx	r3
 801404c:	4602      	mov	r2, r0
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8014054:	2300      	movs	r3, #0
}
 8014056:	4618      	mov	r0, r3
 8014058:	3710      	adds	r7, #16
 801405a:	46bd      	mov	sp, r7
 801405c:	bd80      	pop	{r7, pc}

0801405e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801405e:	b580      	push	{r7, lr}
 8014060:	b082      	sub	sp, #8
 8014062:	af00      	add	r7, sp, #0
 8014064:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8014066:	6878      	ldr	r0, [r7, #4]
 8014068:	f004 fd72 	bl	8018b50 <USBD_LL_Start>
 801406c:	4603      	mov	r3, r0
}
 801406e:	4618      	mov	r0, r3
 8014070:	3708      	adds	r7, #8
 8014072:	46bd      	mov	sp, r7
 8014074:	bd80      	pop	{r7, pc}

08014076 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8014076:	b480      	push	{r7}
 8014078:	b083      	sub	sp, #12
 801407a:	af00      	add	r7, sp, #0
 801407c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801407e:	2300      	movs	r3, #0
}
 8014080:	4618      	mov	r0, r3
 8014082:	370c      	adds	r7, #12
 8014084:	46bd      	mov	sp, r7
 8014086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801408a:	4770      	bx	lr

0801408c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801408c:	b580      	push	{r7, lr}
 801408e:	b084      	sub	sp, #16
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
 8014094:	460b      	mov	r3, r1
 8014096:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8014098:	2303      	movs	r3, #3
 801409a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d009      	beq.n	80140ba <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	78fa      	ldrb	r2, [r7, #3]
 80140b0:	4611      	mov	r1, r2
 80140b2:	6878      	ldr	r0, [r7, #4]
 80140b4:	4798      	blx	r3
 80140b6:	4603      	mov	r3, r0
 80140b8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80140ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80140bc:	4618      	mov	r0, r3
 80140be:	3710      	adds	r7, #16
 80140c0:	46bd      	mov	sp, r7
 80140c2:	bd80      	pop	{r7, pc}

080140c4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80140c4:	b580      	push	{r7, lr}
 80140c6:	b082      	sub	sp, #8
 80140c8:	af00      	add	r7, sp, #0
 80140ca:	6078      	str	r0, [r7, #4]
 80140cc:	460b      	mov	r3, r1
 80140ce:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d007      	beq.n	80140ea <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80140e0:	685b      	ldr	r3, [r3, #4]
 80140e2:	78fa      	ldrb	r2, [r7, #3]
 80140e4:	4611      	mov	r1, r2
 80140e6:	6878      	ldr	r0, [r7, #4]
 80140e8:	4798      	blx	r3
  }

  return USBD_OK;
 80140ea:	2300      	movs	r3, #0
}
 80140ec:	4618      	mov	r0, r3
 80140ee:	3708      	adds	r7, #8
 80140f0:	46bd      	mov	sp, r7
 80140f2:	bd80      	pop	{r7, pc}

080140f4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80140f4:	b580      	push	{r7, lr}
 80140f6:	b084      	sub	sp, #16
 80140f8:	af00      	add	r7, sp, #0
 80140fa:	6078      	str	r0, [r7, #4]
 80140fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8014104:	6839      	ldr	r1, [r7, #0]
 8014106:	4618      	mov	r0, r3
 8014108:	f000 ff48 	bl	8014f9c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	2201      	movs	r2, #1
 8014110:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801411a:	461a      	mov	r2, r3
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8014128:	f003 031f 	and.w	r3, r3, #31
 801412c:	2b02      	cmp	r3, #2
 801412e:	d01a      	beq.n	8014166 <USBD_LL_SetupStage+0x72>
 8014130:	2b02      	cmp	r3, #2
 8014132:	d822      	bhi.n	801417a <USBD_LL_SetupStage+0x86>
 8014134:	2b00      	cmp	r3, #0
 8014136:	d002      	beq.n	801413e <USBD_LL_SetupStage+0x4a>
 8014138:	2b01      	cmp	r3, #1
 801413a:	d00a      	beq.n	8014152 <USBD_LL_SetupStage+0x5e>
 801413c:	e01d      	b.n	801417a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8014144:	4619      	mov	r1, r3
 8014146:	6878      	ldr	r0, [r7, #4]
 8014148:	f000 f9f0 	bl	801452c <USBD_StdDevReq>
 801414c:	4603      	mov	r3, r0
 801414e:	73fb      	strb	r3, [r7, #15]
      break;
 8014150:	e020      	b.n	8014194 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8014158:	4619      	mov	r1, r3
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f000 fa54 	bl	8014608 <USBD_StdItfReq>
 8014160:	4603      	mov	r3, r0
 8014162:	73fb      	strb	r3, [r7, #15]
      break;
 8014164:	e016      	b.n	8014194 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801416c:	4619      	mov	r1, r3
 801416e:	6878      	ldr	r0, [r7, #4]
 8014170:	f000 fa93 	bl	801469a <USBD_StdEPReq>
 8014174:	4603      	mov	r3, r0
 8014176:	73fb      	strb	r3, [r7, #15]
      break;
 8014178:	e00c      	b.n	8014194 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8014180:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8014184:	b2db      	uxtb	r3, r3
 8014186:	4619      	mov	r1, r3
 8014188:	6878      	ldr	r0, [r7, #4]
 801418a:	f004 fd41 	bl	8018c10 <USBD_LL_StallEP>
 801418e:	4603      	mov	r3, r0
 8014190:	73fb      	strb	r3, [r7, #15]
      break;
 8014192:	bf00      	nop
  }

  return ret;
 8014194:	7bfb      	ldrb	r3, [r7, #15]
}
 8014196:	4618      	mov	r0, r3
 8014198:	3710      	adds	r7, #16
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}

0801419e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801419e:	b580      	push	{r7, lr}
 80141a0:	b086      	sub	sp, #24
 80141a2:	af00      	add	r7, sp, #0
 80141a4:	60f8      	str	r0, [r7, #12]
 80141a6:	460b      	mov	r3, r1
 80141a8:	607a      	str	r2, [r7, #4]
 80141aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80141ac:	7afb      	ldrb	r3, [r7, #11]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d138      	bne.n	8014224 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80141b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80141c0:	2b03      	cmp	r3, #3
 80141c2:	d14a      	bne.n	801425a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80141c4:	693b      	ldr	r3, [r7, #16]
 80141c6:	689a      	ldr	r2, [r3, #8]
 80141c8:	693b      	ldr	r3, [r7, #16]
 80141ca:	68db      	ldr	r3, [r3, #12]
 80141cc:	429a      	cmp	r2, r3
 80141ce:	d913      	bls.n	80141f8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80141d0:	693b      	ldr	r3, [r7, #16]
 80141d2:	689a      	ldr	r2, [r3, #8]
 80141d4:	693b      	ldr	r3, [r7, #16]
 80141d6:	68db      	ldr	r3, [r3, #12]
 80141d8:	1ad2      	subs	r2, r2, r3
 80141da:	693b      	ldr	r3, [r7, #16]
 80141dc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80141de:	693b      	ldr	r3, [r7, #16]
 80141e0:	68da      	ldr	r2, [r3, #12]
 80141e2:	693b      	ldr	r3, [r7, #16]
 80141e4:	689b      	ldr	r3, [r3, #8]
 80141e6:	4293      	cmp	r3, r2
 80141e8:	bf28      	it	cs
 80141ea:	4613      	movcs	r3, r2
 80141ec:	461a      	mov	r2, r3
 80141ee:	6879      	ldr	r1, [r7, #4]
 80141f0:	68f8      	ldr	r0, [r7, #12]
 80141f2:	f000 ffc7 	bl	8015184 <USBD_CtlContinueRx>
 80141f6:	e030      	b.n	801425a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80141fe:	b2db      	uxtb	r3, r3
 8014200:	2b03      	cmp	r3, #3
 8014202:	d10b      	bne.n	801421c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801420a:	691b      	ldr	r3, [r3, #16]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d005      	beq.n	801421c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014216:	691b      	ldr	r3, [r3, #16]
 8014218:	68f8      	ldr	r0, [r7, #12]
 801421a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801421c:	68f8      	ldr	r0, [r7, #12]
 801421e:	f000 ffc2 	bl	80151a6 <USBD_CtlSendStatus>
 8014222:	e01a      	b.n	801425a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801422a:	b2db      	uxtb	r3, r3
 801422c:	2b03      	cmp	r3, #3
 801422e:	d114      	bne.n	801425a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014236:	699b      	ldr	r3, [r3, #24]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d00e      	beq.n	801425a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014242:	699b      	ldr	r3, [r3, #24]
 8014244:	7afa      	ldrb	r2, [r7, #11]
 8014246:	4611      	mov	r1, r2
 8014248:	68f8      	ldr	r0, [r7, #12]
 801424a:	4798      	blx	r3
 801424c:	4603      	mov	r3, r0
 801424e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8014250:	7dfb      	ldrb	r3, [r7, #23]
 8014252:	2b00      	cmp	r3, #0
 8014254:	d001      	beq.n	801425a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8014256:	7dfb      	ldrb	r3, [r7, #23]
 8014258:	e000      	b.n	801425c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801425a:	2300      	movs	r3, #0
}
 801425c:	4618      	mov	r0, r3
 801425e:	3718      	adds	r7, #24
 8014260:	46bd      	mov	sp, r7
 8014262:	bd80      	pop	{r7, pc}

08014264 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8014264:	b580      	push	{r7, lr}
 8014266:	b086      	sub	sp, #24
 8014268:	af00      	add	r7, sp, #0
 801426a:	60f8      	str	r0, [r7, #12]
 801426c:	460b      	mov	r3, r1
 801426e:	607a      	str	r2, [r7, #4]
 8014270:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8014272:	7afb      	ldrb	r3, [r7, #11]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d16b      	bne.n	8014350 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	3314      	adds	r3, #20
 801427c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8014284:	2b02      	cmp	r3, #2
 8014286:	d156      	bne.n	8014336 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8014288:	693b      	ldr	r3, [r7, #16]
 801428a:	689a      	ldr	r2, [r3, #8]
 801428c:	693b      	ldr	r3, [r7, #16]
 801428e:	68db      	ldr	r3, [r3, #12]
 8014290:	429a      	cmp	r2, r3
 8014292:	d914      	bls.n	80142be <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014294:	693b      	ldr	r3, [r7, #16]
 8014296:	689a      	ldr	r2, [r3, #8]
 8014298:	693b      	ldr	r3, [r7, #16]
 801429a:	68db      	ldr	r3, [r3, #12]
 801429c:	1ad2      	subs	r2, r2, r3
 801429e:	693b      	ldr	r3, [r7, #16]
 80142a0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80142a2:	693b      	ldr	r3, [r7, #16]
 80142a4:	689b      	ldr	r3, [r3, #8]
 80142a6:	461a      	mov	r2, r3
 80142a8:	6879      	ldr	r1, [r7, #4]
 80142aa:	68f8      	ldr	r0, [r7, #12]
 80142ac:	f000 ff3c 	bl	8015128 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80142b0:	2300      	movs	r3, #0
 80142b2:	2200      	movs	r2, #0
 80142b4:	2100      	movs	r1, #0
 80142b6:	68f8      	ldr	r0, [r7, #12]
 80142b8:	f004 fd54 	bl	8018d64 <USBD_LL_PrepareReceive>
 80142bc:	e03b      	b.n	8014336 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80142be:	693b      	ldr	r3, [r7, #16]
 80142c0:	68da      	ldr	r2, [r3, #12]
 80142c2:	693b      	ldr	r3, [r7, #16]
 80142c4:	689b      	ldr	r3, [r3, #8]
 80142c6:	429a      	cmp	r2, r3
 80142c8:	d11c      	bne.n	8014304 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80142ca:	693b      	ldr	r3, [r7, #16]
 80142cc:	685a      	ldr	r2, [r3, #4]
 80142ce:	693b      	ldr	r3, [r7, #16]
 80142d0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80142d2:	429a      	cmp	r2, r3
 80142d4:	d316      	bcc.n	8014304 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80142d6:	693b      	ldr	r3, [r7, #16]
 80142d8:	685a      	ldr	r2, [r3, #4]
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80142e0:	429a      	cmp	r2, r3
 80142e2:	d20f      	bcs.n	8014304 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80142e4:	2200      	movs	r2, #0
 80142e6:	2100      	movs	r1, #0
 80142e8:	68f8      	ldr	r0, [r7, #12]
 80142ea:	f000 ff1d 	bl	8015128 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	2200      	movs	r2, #0
 80142f2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80142f6:	2300      	movs	r3, #0
 80142f8:	2200      	movs	r2, #0
 80142fa:	2100      	movs	r1, #0
 80142fc:	68f8      	ldr	r0, [r7, #12]
 80142fe:	f004 fd31 	bl	8018d64 <USBD_LL_PrepareReceive>
 8014302:	e018      	b.n	8014336 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801430a:	b2db      	uxtb	r3, r3
 801430c:	2b03      	cmp	r3, #3
 801430e:	d10b      	bne.n	8014328 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014316:	68db      	ldr	r3, [r3, #12]
 8014318:	2b00      	cmp	r3, #0
 801431a:	d005      	beq.n	8014328 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014322:	68db      	ldr	r3, [r3, #12]
 8014324:	68f8      	ldr	r0, [r7, #12]
 8014326:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8014328:	2180      	movs	r1, #128	@ 0x80
 801432a:	68f8      	ldr	r0, [r7, #12]
 801432c:	f004 fc70 	bl	8018c10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8014330:	68f8      	ldr	r0, [r7, #12]
 8014332:	f000 ff4b 	bl	80151cc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801433c:	2b01      	cmp	r3, #1
 801433e:	d122      	bne.n	8014386 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8014340:	68f8      	ldr	r0, [r7, #12]
 8014342:	f7ff fe98 	bl	8014076 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	2200      	movs	r2, #0
 801434a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801434e:	e01a      	b.n	8014386 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014350:	68fb      	ldr	r3, [r7, #12]
 8014352:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014356:	b2db      	uxtb	r3, r3
 8014358:	2b03      	cmp	r3, #3
 801435a:	d114      	bne.n	8014386 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014362:	695b      	ldr	r3, [r3, #20]
 8014364:	2b00      	cmp	r3, #0
 8014366:	d00e      	beq.n	8014386 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801436e:	695b      	ldr	r3, [r3, #20]
 8014370:	7afa      	ldrb	r2, [r7, #11]
 8014372:	4611      	mov	r1, r2
 8014374:	68f8      	ldr	r0, [r7, #12]
 8014376:	4798      	blx	r3
 8014378:	4603      	mov	r3, r0
 801437a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 801437c:	7dfb      	ldrb	r3, [r7, #23]
 801437e:	2b00      	cmp	r3, #0
 8014380:	d001      	beq.n	8014386 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8014382:	7dfb      	ldrb	r3, [r7, #23]
 8014384:	e000      	b.n	8014388 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8014386:	2300      	movs	r3, #0
}
 8014388:	4618      	mov	r0, r3
 801438a:	3718      	adds	r7, #24
 801438c:	46bd      	mov	sp, r7
 801438e:	bd80      	pop	{r7, pc}

08014390 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8014390:	b580      	push	{r7, lr}
 8014392:	b082      	sub	sp, #8
 8014394:	af00      	add	r7, sp, #0
 8014396:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	2201      	movs	r2, #1
 801439c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	2200      	movs	r2, #0
 80143a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	2200      	movs	r2, #0
 80143ac:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	2200      	movs	r2, #0
 80143b2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d101      	bne.n	80143c4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80143c0:	2303      	movs	r3, #3
 80143c2:	e02f      	b.n	8014424 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d00f      	beq.n	80143ee <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80143d4:	685b      	ldr	r3, [r3, #4]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d009      	beq.n	80143ee <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80143e0:	685b      	ldr	r3, [r3, #4]
 80143e2:	687a      	ldr	r2, [r7, #4]
 80143e4:	6852      	ldr	r2, [r2, #4]
 80143e6:	b2d2      	uxtb	r2, r2
 80143e8:	4611      	mov	r1, r2
 80143ea:	6878      	ldr	r0, [r7, #4]
 80143ec:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80143ee:	2340      	movs	r3, #64	@ 0x40
 80143f0:	2200      	movs	r2, #0
 80143f2:	2100      	movs	r1, #0
 80143f4:	6878      	ldr	r0, [r7, #4]
 80143f6:	f004 fbc6 	bl	8018b86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	2201      	movs	r2, #1
 80143fe:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	2240      	movs	r2, #64	@ 0x40
 8014406:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801440a:	2340      	movs	r3, #64	@ 0x40
 801440c:	2200      	movs	r2, #0
 801440e:	2180      	movs	r1, #128	@ 0x80
 8014410:	6878      	ldr	r0, [r7, #4]
 8014412:	f004 fbb8 	bl	8018b86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	2201      	movs	r2, #1
 801441a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	2240      	movs	r2, #64	@ 0x40
 8014420:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8014422:	2300      	movs	r3, #0
}
 8014424:	4618      	mov	r0, r3
 8014426:	3708      	adds	r7, #8
 8014428:	46bd      	mov	sp, r7
 801442a:	bd80      	pop	{r7, pc}

0801442c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801442c:	b480      	push	{r7}
 801442e:	b083      	sub	sp, #12
 8014430:	af00      	add	r7, sp, #0
 8014432:	6078      	str	r0, [r7, #4]
 8014434:	460b      	mov	r3, r1
 8014436:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	78fa      	ldrb	r2, [r7, #3]
 801443c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801443e:	2300      	movs	r3, #0
}
 8014440:	4618      	mov	r0, r3
 8014442:	370c      	adds	r7, #12
 8014444:	46bd      	mov	sp, r7
 8014446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801444a:	4770      	bx	lr

0801444c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801444c:	b480      	push	{r7}
 801444e:	b083      	sub	sp, #12
 8014450:	af00      	add	r7, sp, #0
 8014452:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801445a:	b2da      	uxtb	r2, r3
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	2204      	movs	r2, #4
 8014466:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801446a:	2300      	movs	r3, #0
}
 801446c:	4618      	mov	r0, r3
 801446e:	370c      	adds	r7, #12
 8014470:	46bd      	mov	sp, r7
 8014472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014476:	4770      	bx	lr

08014478 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8014478:	b480      	push	{r7}
 801447a:	b083      	sub	sp, #12
 801447c:	af00      	add	r7, sp, #0
 801447e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014486:	b2db      	uxtb	r3, r3
 8014488:	2b04      	cmp	r3, #4
 801448a:	d106      	bne.n	801449a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8014492:	b2da      	uxtb	r2, r3
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801449a:	2300      	movs	r3, #0
}
 801449c:	4618      	mov	r0, r3
 801449e:	370c      	adds	r7, #12
 80144a0:	46bd      	mov	sp, r7
 80144a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a6:	4770      	bx	lr

080144a8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b082      	sub	sp, #8
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d101      	bne.n	80144be <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80144ba:	2303      	movs	r3, #3
 80144bc:	e012      	b.n	80144e4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80144c4:	b2db      	uxtb	r3, r3
 80144c6:	2b03      	cmp	r3, #3
 80144c8:	d10b      	bne.n	80144e2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80144d0:	69db      	ldr	r3, [r3, #28]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d005      	beq.n	80144e2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80144dc:	69db      	ldr	r3, [r3, #28]
 80144de:	6878      	ldr	r0, [r7, #4]
 80144e0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80144e2:	2300      	movs	r3, #0
}
 80144e4:	4618      	mov	r0, r3
 80144e6:	3708      	adds	r7, #8
 80144e8:	46bd      	mov	sp, r7
 80144ea:	bd80      	pop	{r7, pc}

080144ec <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80144ec:	b480      	push	{r7}
 80144ee:	b087      	sub	sp, #28
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80144f8:	697b      	ldr	r3, [r7, #20]
 80144fa:	781b      	ldrb	r3, [r3, #0]
 80144fc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80144fe:	697b      	ldr	r3, [r7, #20]
 8014500:	3301      	adds	r3, #1
 8014502:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8014504:	697b      	ldr	r3, [r7, #20]
 8014506:	781b      	ldrb	r3, [r3, #0]
 8014508:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801450a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801450e:	021b      	lsls	r3, r3, #8
 8014510:	b21a      	sxth	r2, r3
 8014512:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014516:	4313      	orrs	r3, r2
 8014518:	b21b      	sxth	r3, r3
 801451a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801451c:	89fb      	ldrh	r3, [r7, #14]
}
 801451e:	4618      	mov	r0, r3
 8014520:	371c      	adds	r7, #28
 8014522:	46bd      	mov	sp, r7
 8014524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014528:	4770      	bx	lr
	...

0801452c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801452c:	b580      	push	{r7, lr}
 801452e:	b084      	sub	sp, #16
 8014530:	af00      	add	r7, sp, #0
 8014532:	6078      	str	r0, [r7, #4]
 8014534:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014536:	2300      	movs	r3, #0
 8014538:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801453a:	683b      	ldr	r3, [r7, #0]
 801453c:	781b      	ldrb	r3, [r3, #0]
 801453e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8014542:	2b40      	cmp	r3, #64	@ 0x40
 8014544:	d005      	beq.n	8014552 <USBD_StdDevReq+0x26>
 8014546:	2b40      	cmp	r3, #64	@ 0x40
 8014548:	d853      	bhi.n	80145f2 <USBD_StdDevReq+0xc6>
 801454a:	2b00      	cmp	r3, #0
 801454c:	d00b      	beq.n	8014566 <USBD_StdDevReq+0x3a>
 801454e:	2b20      	cmp	r3, #32
 8014550:	d14f      	bne.n	80145f2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014558:	689b      	ldr	r3, [r3, #8]
 801455a:	6839      	ldr	r1, [r7, #0]
 801455c:	6878      	ldr	r0, [r7, #4]
 801455e:	4798      	blx	r3
 8014560:	4603      	mov	r3, r0
 8014562:	73fb      	strb	r3, [r7, #15]
      break;
 8014564:	e04a      	b.n	80145fc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014566:	683b      	ldr	r3, [r7, #0]
 8014568:	785b      	ldrb	r3, [r3, #1]
 801456a:	2b09      	cmp	r3, #9
 801456c:	d83b      	bhi.n	80145e6 <USBD_StdDevReq+0xba>
 801456e:	a201      	add	r2, pc, #4	@ (adr r2, 8014574 <USBD_StdDevReq+0x48>)
 8014570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014574:	080145c9 	.word	0x080145c9
 8014578:	080145dd 	.word	0x080145dd
 801457c:	080145e7 	.word	0x080145e7
 8014580:	080145d3 	.word	0x080145d3
 8014584:	080145e7 	.word	0x080145e7
 8014588:	080145a7 	.word	0x080145a7
 801458c:	0801459d 	.word	0x0801459d
 8014590:	080145e7 	.word	0x080145e7
 8014594:	080145bf 	.word	0x080145bf
 8014598:	080145b1 	.word	0x080145b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801459c:	6839      	ldr	r1, [r7, #0]
 801459e:	6878      	ldr	r0, [r7, #4]
 80145a0:	f000 f9de 	bl	8014960 <USBD_GetDescriptor>
          break;
 80145a4:	e024      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80145a6:	6839      	ldr	r1, [r7, #0]
 80145a8:	6878      	ldr	r0, [r7, #4]
 80145aa:	f000 fb6d 	bl	8014c88 <USBD_SetAddress>
          break;
 80145ae:	e01f      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80145b0:	6839      	ldr	r1, [r7, #0]
 80145b2:	6878      	ldr	r0, [r7, #4]
 80145b4:	f000 fbac 	bl	8014d10 <USBD_SetConfig>
 80145b8:	4603      	mov	r3, r0
 80145ba:	73fb      	strb	r3, [r7, #15]
          break;
 80145bc:	e018      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80145be:	6839      	ldr	r1, [r7, #0]
 80145c0:	6878      	ldr	r0, [r7, #4]
 80145c2:	f000 fc4b 	bl	8014e5c <USBD_GetConfig>
          break;
 80145c6:	e013      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80145c8:	6839      	ldr	r1, [r7, #0]
 80145ca:	6878      	ldr	r0, [r7, #4]
 80145cc:	f000 fc7c 	bl	8014ec8 <USBD_GetStatus>
          break;
 80145d0:	e00e      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80145d2:	6839      	ldr	r1, [r7, #0]
 80145d4:	6878      	ldr	r0, [r7, #4]
 80145d6:	f000 fcab 	bl	8014f30 <USBD_SetFeature>
          break;
 80145da:	e009      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80145dc:	6839      	ldr	r1, [r7, #0]
 80145de:	6878      	ldr	r0, [r7, #4]
 80145e0:	f000 fcba 	bl	8014f58 <USBD_ClrFeature>
          break;
 80145e4:	e004      	b.n	80145f0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80145e6:	6839      	ldr	r1, [r7, #0]
 80145e8:	6878      	ldr	r0, [r7, #4]
 80145ea:	f000 fd11 	bl	8015010 <USBD_CtlError>
          break;
 80145ee:	bf00      	nop
      }
      break;
 80145f0:	e004      	b.n	80145fc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80145f2:	6839      	ldr	r1, [r7, #0]
 80145f4:	6878      	ldr	r0, [r7, #4]
 80145f6:	f000 fd0b 	bl	8015010 <USBD_CtlError>
      break;
 80145fa:	bf00      	nop
  }

  return ret;
 80145fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80145fe:	4618      	mov	r0, r3
 8014600:	3710      	adds	r7, #16
 8014602:	46bd      	mov	sp, r7
 8014604:	bd80      	pop	{r7, pc}
 8014606:	bf00      	nop

08014608 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014608:	b580      	push	{r7, lr}
 801460a:	b084      	sub	sp, #16
 801460c:	af00      	add	r7, sp, #0
 801460e:	6078      	str	r0, [r7, #4]
 8014610:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014612:	2300      	movs	r3, #0
 8014614:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014616:	683b      	ldr	r3, [r7, #0]
 8014618:	781b      	ldrb	r3, [r3, #0]
 801461a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801461e:	2b40      	cmp	r3, #64	@ 0x40
 8014620:	d005      	beq.n	801462e <USBD_StdItfReq+0x26>
 8014622:	2b40      	cmp	r3, #64	@ 0x40
 8014624:	d82f      	bhi.n	8014686 <USBD_StdItfReq+0x7e>
 8014626:	2b00      	cmp	r3, #0
 8014628:	d001      	beq.n	801462e <USBD_StdItfReq+0x26>
 801462a:	2b20      	cmp	r3, #32
 801462c:	d12b      	bne.n	8014686 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014634:	b2db      	uxtb	r3, r3
 8014636:	3b01      	subs	r3, #1
 8014638:	2b02      	cmp	r3, #2
 801463a:	d81d      	bhi.n	8014678 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801463c:	683b      	ldr	r3, [r7, #0]
 801463e:	889b      	ldrh	r3, [r3, #4]
 8014640:	b2db      	uxtb	r3, r3
 8014642:	2b01      	cmp	r3, #1
 8014644:	d813      	bhi.n	801466e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801464c:	689b      	ldr	r3, [r3, #8]
 801464e:	6839      	ldr	r1, [r7, #0]
 8014650:	6878      	ldr	r0, [r7, #4]
 8014652:	4798      	blx	r3
 8014654:	4603      	mov	r3, r0
 8014656:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8014658:	683b      	ldr	r3, [r7, #0]
 801465a:	88db      	ldrh	r3, [r3, #6]
 801465c:	2b00      	cmp	r3, #0
 801465e:	d110      	bne.n	8014682 <USBD_StdItfReq+0x7a>
 8014660:	7bfb      	ldrb	r3, [r7, #15]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d10d      	bne.n	8014682 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8014666:	6878      	ldr	r0, [r7, #4]
 8014668:	f000 fd9d 	bl	80151a6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801466c:	e009      	b.n	8014682 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801466e:	6839      	ldr	r1, [r7, #0]
 8014670:	6878      	ldr	r0, [r7, #4]
 8014672:	f000 fccd 	bl	8015010 <USBD_CtlError>
          break;
 8014676:	e004      	b.n	8014682 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8014678:	6839      	ldr	r1, [r7, #0]
 801467a:	6878      	ldr	r0, [r7, #4]
 801467c:	f000 fcc8 	bl	8015010 <USBD_CtlError>
          break;
 8014680:	e000      	b.n	8014684 <USBD_StdItfReq+0x7c>
          break;
 8014682:	bf00      	nop
      }
      break;
 8014684:	e004      	b.n	8014690 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8014686:	6839      	ldr	r1, [r7, #0]
 8014688:	6878      	ldr	r0, [r7, #4]
 801468a:	f000 fcc1 	bl	8015010 <USBD_CtlError>
      break;
 801468e:	bf00      	nop
  }

  return ret;
 8014690:	7bfb      	ldrb	r3, [r7, #15]
}
 8014692:	4618      	mov	r0, r3
 8014694:	3710      	adds	r7, #16
 8014696:	46bd      	mov	sp, r7
 8014698:	bd80      	pop	{r7, pc}

0801469a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801469a:	b580      	push	{r7, lr}
 801469c:	b084      	sub	sp, #16
 801469e:	af00      	add	r7, sp, #0
 80146a0:	6078      	str	r0, [r7, #4]
 80146a2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80146a4:	2300      	movs	r3, #0
 80146a6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80146a8:	683b      	ldr	r3, [r7, #0]
 80146aa:	889b      	ldrh	r3, [r3, #4]
 80146ac:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80146ae:	683b      	ldr	r3, [r7, #0]
 80146b0:	781b      	ldrb	r3, [r3, #0]
 80146b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80146b6:	2b40      	cmp	r3, #64	@ 0x40
 80146b8:	d007      	beq.n	80146ca <USBD_StdEPReq+0x30>
 80146ba:	2b40      	cmp	r3, #64	@ 0x40
 80146bc:	f200 8145 	bhi.w	801494a <USBD_StdEPReq+0x2b0>
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d00c      	beq.n	80146de <USBD_StdEPReq+0x44>
 80146c4:	2b20      	cmp	r3, #32
 80146c6:	f040 8140 	bne.w	801494a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80146d0:	689b      	ldr	r3, [r3, #8]
 80146d2:	6839      	ldr	r1, [r7, #0]
 80146d4:	6878      	ldr	r0, [r7, #4]
 80146d6:	4798      	blx	r3
 80146d8:	4603      	mov	r3, r0
 80146da:	73fb      	strb	r3, [r7, #15]
      break;
 80146dc:	e13a      	b.n	8014954 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80146de:	683b      	ldr	r3, [r7, #0]
 80146e0:	785b      	ldrb	r3, [r3, #1]
 80146e2:	2b03      	cmp	r3, #3
 80146e4:	d007      	beq.n	80146f6 <USBD_StdEPReq+0x5c>
 80146e6:	2b03      	cmp	r3, #3
 80146e8:	f300 8129 	bgt.w	801493e <USBD_StdEPReq+0x2a4>
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d07f      	beq.n	80147f0 <USBD_StdEPReq+0x156>
 80146f0:	2b01      	cmp	r3, #1
 80146f2:	d03c      	beq.n	801476e <USBD_StdEPReq+0xd4>
 80146f4:	e123      	b.n	801493e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80146fc:	b2db      	uxtb	r3, r3
 80146fe:	2b02      	cmp	r3, #2
 8014700:	d002      	beq.n	8014708 <USBD_StdEPReq+0x6e>
 8014702:	2b03      	cmp	r3, #3
 8014704:	d016      	beq.n	8014734 <USBD_StdEPReq+0x9a>
 8014706:	e02c      	b.n	8014762 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014708:	7bbb      	ldrb	r3, [r7, #14]
 801470a:	2b00      	cmp	r3, #0
 801470c:	d00d      	beq.n	801472a <USBD_StdEPReq+0x90>
 801470e:	7bbb      	ldrb	r3, [r7, #14]
 8014710:	2b80      	cmp	r3, #128	@ 0x80
 8014712:	d00a      	beq.n	801472a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014714:	7bbb      	ldrb	r3, [r7, #14]
 8014716:	4619      	mov	r1, r3
 8014718:	6878      	ldr	r0, [r7, #4]
 801471a:	f004 fa79 	bl	8018c10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801471e:	2180      	movs	r1, #128	@ 0x80
 8014720:	6878      	ldr	r0, [r7, #4]
 8014722:	f004 fa75 	bl	8018c10 <USBD_LL_StallEP>
 8014726:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014728:	e020      	b.n	801476c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 801472a:	6839      	ldr	r1, [r7, #0]
 801472c:	6878      	ldr	r0, [r7, #4]
 801472e:	f000 fc6f 	bl	8015010 <USBD_CtlError>
              break;
 8014732:	e01b      	b.n	801476c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014734:	683b      	ldr	r3, [r7, #0]
 8014736:	885b      	ldrh	r3, [r3, #2]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d10e      	bne.n	801475a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801473c:	7bbb      	ldrb	r3, [r7, #14]
 801473e:	2b00      	cmp	r3, #0
 8014740:	d00b      	beq.n	801475a <USBD_StdEPReq+0xc0>
 8014742:	7bbb      	ldrb	r3, [r7, #14]
 8014744:	2b80      	cmp	r3, #128	@ 0x80
 8014746:	d008      	beq.n	801475a <USBD_StdEPReq+0xc0>
 8014748:	683b      	ldr	r3, [r7, #0]
 801474a:	88db      	ldrh	r3, [r3, #6]
 801474c:	2b00      	cmp	r3, #0
 801474e:	d104      	bne.n	801475a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8014750:	7bbb      	ldrb	r3, [r7, #14]
 8014752:	4619      	mov	r1, r3
 8014754:	6878      	ldr	r0, [r7, #4]
 8014756:	f004 fa5b 	bl	8018c10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f000 fd23 	bl	80151a6 <USBD_CtlSendStatus>

              break;
 8014760:	e004      	b.n	801476c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8014762:	6839      	ldr	r1, [r7, #0]
 8014764:	6878      	ldr	r0, [r7, #4]
 8014766:	f000 fc53 	bl	8015010 <USBD_CtlError>
              break;
 801476a:	bf00      	nop
          }
          break;
 801476c:	e0ec      	b.n	8014948 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014774:	b2db      	uxtb	r3, r3
 8014776:	2b02      	cmp	r3, #2
 8014778:	d002      	beq.n	8014780 <USBD_StdEPReq+0xe6>
 801477a:	2b03      	cmp	r3, #3
 801477c:	d016      	beq.n	80147ac <USBD_StdEPReq+0x112>
 801477e:	e030      	b.n	80147e2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014780:	7bbb      	ldrb	r3, [r7, #14]
 8014782:	2b00      	cmp	r3, #0
 8014784:	d00d      	beq.n	80147a2 <USBD_StdEPReq+0x108>
 8014786:	7bbb      	ldrb	r3, [r7, #14]
 8014788:	2b80      	cmp	r3, #128	@ 0x80
 801478a:	d00a      	beq.n	80147a2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801478c:	7bbb      	ldrb	r3, [r7, #14]
 801478e:	4619      	mov	r1, r3
 8014790:	6878      	ldr	r0, [r7, #4]
 8014792:	f004 fa3d 	bl	8018c10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014796:	2180      	movs	r1, #128	@ 0x80
 8014798:	6878      	ldr	r0, [r7, #4]
 801479a:	f004 fa39 	bl	8018c10 <USBD_LL_StallEP>
 801479e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80147a0:	e025      	b.n	80147ee <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80147a2:	6839      	ldr	r1, [r7, #0]
 80147a4:	6878      	ldr	r0, [r7, #4]
 80147a6:	f000 fc33 	bl	8015010 <USBD_CtlError>
              break;
 80147aa:	e020      	b.n	80147ee <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80147ac:	683b      	ldr	r3, [r7, #0]
 80147ae:	885b      	ldrh	r3, [r3, #2]
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d11b      	bne.n	80147ec <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80147b4:	7bbb      	ldrb	r3, [r7, #14]
 80147b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d004      	beq.n	80147c8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80147be:	7bbb      	ldrb	r3, [r7, #14]
 80147c0:	4619      	mov	r1, r3
 80147c2:	6878      	ldr	r0, [r7, #4]
 80147c4:	f004 fa43 	bl	8018c4e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80147c8:	6878      	ldr	r0, [r7, #4]
 80147ca:	f000 fcec 	bl	80151a6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80147d4:	689b      	ldr	r3, [r3, #8]
 80147d6:	6839      	ldr	r1, [r7, #0]
 80147d8:	6878      	ldr	r0, [r7, #4]
 80147da:	4798      	blx	r3
 80147dc:	4603      	mov	r3, r0
 80147de:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80147e0:	e004      	b.n	80147ec <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80147e2:	6839      	ldr	r1, [r7, #0]
 80147e4:	6878      	ldr	r0, [r7, #4]
 80147e6:	f000 fc13 	bl	8015010 <USBD_CtlError>
              break;
 80147ea:	e000      	b.n	80147ee <USBD_StdEPReq+0x154>
              break;
 80147ec:	bf00      	nop
          }
          break;
 80147ee:	e0ab      	b.n	8014948 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80147f6:	b2db      	uxtb	r3, r3
 80147f8:	2b02      	cmp	r3, #2
 80147fa:	d002      	beq.n	8014802 <USBD_StdEPReq+0x168>
 80147fc:	2b03      	cmp	r3, #3
 80147fe:	d032      	beq.n	8014866 <USBD_StdEPReq+0x1cc>
 8014800:	e097      	b.n	8014932 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014802:	7bbb      	ldrb	r3, [r7, #14]
 8014804:	2b00      	cmp	r3, #0
 8014806:	d007      	beq.n	8014818 <USBD_StdEPReq+0x17e>
 8014808:	7bbb      	ldrb	r3, [r7, #14]
 801480a:	2b80      	cmp	r3, #128	@ 0x80
 801480c:	d004      	beq.n	8014818 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801480e:	6839      	ldr	r1, [r7, #0]
 8014810:	6878      	ldr	r0, [r7, #4]
 8014812:	f000 fbfd 	bl	8015010 <USBD_CtlError>
                break;
 8014816:	e091      	b.n	801493c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014818:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801481c:	2b00      	cmp	r3, #0
 801481e:	da0b      	bge.n	8014838 <USBD_StdEPReq+0x19e>
 8014820:	7bbb      	ldrb	r3, [r7, #14]
 8014822:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014826:	4613      	mov	r3, r2
 8014828:	009b      	lsls	r3, r3, #2
 801482a:	4413      	add	r3, r2
 801482c:	009b      	lsls	r3, r3, #2
 801482e:	3310      	adds	r3, #16
 8014830:	687a      	ldr	r2, [r7, #4]
 8014832:	4413      	add	r3, r2
 8014834:	3304      	adds	r3, #4
 8014836:	e00b      	b.n	8014850 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014838:	7bbb      	ldrb	r3, [r7, #14]
 801483a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801483e:	4613      	mov	r3, r2
 8014840:	009b      	lsls	r3, r3, #2
 8014842:	4413      	add	r3, r2
 8014844:	009b      	lsls	r3, r3, #2
 8014846:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801484a:	687a      	ldr	r2, [r7, #4]
 801484c:	4413      	add	r3, r2
 801484e:	3304      	adds	r3, #4
 8014850:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014852:	68bb      	ldr	r3, [r7, #8]
 8014854:	2200      	movs	r2, #0
 8014856:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014858:	68bb      	ldr	r3, [r7, #8]
 801485a:	2202      	movs	r2, #2
 801485c:	4619      	mov	r1, r3
 801485e:	6878      	ldr	r0, [r7, #4]
 8014860:	f000 fc47 	bl	80150f2 <USBD_CtlSendData>
              break;
 8014864:	e06a      	b.n	801493c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014866:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801486a:	2b00      	cmp	r3, #0
 801486c:	da11      	bge.n	8014892 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801486e:	7bbb      	ldrb	r3, [r7, #14]
 8014870:	f003 020f 	and.w	r2, r3, #15
 8014874:	6879      	ldr	r1, [r7, #4]
 8014876:	4613      	mov	r3, r2
 8014878:	009b      	lsls	r3, r3, #2
 801487a:	4413      	add	r3, r2
 801487c:	009b      	lsls	r3, r3, #2
 801487e:	440b      	add	r3, r1
 8014880:	3324      	adds	r3, #36	@ 0x24
 8014882:	881b      	ldrh	r3, [r3, #0]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d117      	bne.n	80148b8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014888:	6839      	ldr	r1, [r7, #0]
 801488a:	6878      	ldr	r0, [r7, #4]
 801488c:	f000 fbc0 	bl	8015010 <USBD_CtlError>
                  break;
 8014890:	e054      	b.n	801493c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014892:	7bbb      	ldrb	r3, [r7, #14]
 8014894:	f003 020f 	and.w	r2, r3, #15
 8014898:	6879      	ldr	r1, [r7, #4]
 801489a:	4613      	mov	r3, r2
 801489c:	009b      	lsls	r3, r3, #2
 801489e:	4413      	add	r3, r2
 80148a0:	009b      	lsls	r3, r3, #2
 80148a2:	440b      	add	r3, r1
 80148a4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80148a8:	881b      	ldrh	r3, [r3, #0]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d104      	bne.n	80148b8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80148ae:	6839      	ldr	r1, [r7, #0]
 80148b0:	6878      	ldr	r0, [r7, #4]
 80148b2:	f000 fbad 	bl	8015010 <USBD_CtlError>
                  break;
 80148b6:	e041      	b.n	801493c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80148b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80148bc:	2b00      	cmp	r3, #0
 80148be:	da0b      	bge.n	80148d8 <USBD_StdEPReq+0x23e>
 80148c0:	7bbb      	ldrb	r3, [r7, #14]
 80148c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80148c6:	4613      	mov	r3, r2
 80148c8:	009b      	lsls	r3, r3, #2
 80148ca:	4413      	add	r3, r2
 80148cc:	009b      	lsls	r3, r3, #2
 80148ce:	3310      	adds	r3, #16
 80148d0:	687a      	ldr	r2, [r7, #4]
 80148d2:	4413      	add	r3, r2
 80148d4:	3304      	adds	r3, #4
 80148d6:	e00b      	b.n	80148f0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80148d8:	7bbb      	ldrb	r3, [r7, #14]
 80148da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80148de:	4613      	mov	r3, r2
 80148e0:	009b      	lsls	r3, r3, #2
 80148e2:	4413      	add	r3, r2
 80148e4:	009b      	lsls	r3, r3, #2
 80148e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80148ea:	687a      	ldr	r2, [r7, #4]
 80148ec:	4413      	add	r3, r2
 80148ee:	3304      	adds	r3, #4
 80148f0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80148f2:	7bbb      	ldrb	r3, [r7, #14]
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d002      	beq.n	80148fe <USBD_StdEPReq+0x264>
 80148f8:	7bbb      	ldrb	r3, [r7, #14]
 80148fa:	2b80      	cmp	r3, #128	@ 0x80
 80148fc:	d103      	bne.n	8014906 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80148fe:	68bb      	ldr	r3, [r7, #8]
 8014900:	2200      	movs	r2, #0
 8014902:	601a      	str	r2, [r3, #0]
 8014904:	e00e      	b.n	8014924 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014906:	7bbb      	ldrb	r3, [r7, #14]
 8014908:	4619      	mov	r1, r3
 801490a:	6878      	ldr	r0, [r7, #4]
 801490c:	f004 f9be 	bl	8018c8c <USBD_LL_IsStallEP>
 8014910:	4603      	mov	r3, r0
 8014912:	2b00      	cmp	r3, #0
 8014914:	d003      	beq.n	801491e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014916:	68bb      	ldr	r3, [r7, #8]
 8014918:	2201      	movs	r2, #1
 801491a:	601a      	str	r2, [r3, #0]
 801491c:	e002      	b.n	8014924 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801491e:	68bb      	ldr	r3, [r7, #8]
 8014920:	2200      	movs	r2, #0
 8014922:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014924:	68bb      	ldr	r3, [r7, #8]
 8014926:	2202      	movs	r2, #2
 8014928:	4619      	mov	r1, r3
 801492a:	6878      	ldr	r0, [r7, #4]
 801492c:	f000 fbe1 	bl	80150f2 <USBD_CtlSendData>
              break;
 8014930:	e004      	b.n	801493c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8014932:	6839      	ldr	r1, [r7, #0]
 8014934:	6878      	ldr	r0, [r7, #4]
 8014936:	f000 fb6b 	bl	8015010 <USBD_CtlError>
              break;
 801493a:	bf00      	nop
          }
          break;
 801493c:	e004      	b.n	8014948 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801493e:	6839      	ldr	r1, [r7, #0]
 8014940:	6878      	ldr	r0, [r7, #4]
 8014942:	f000 fb65 	bl	8015010 <USBD_CtlError>
          break;
 8014946:	bf00      	nop
      }
      break;
 8014948:	e004      	b.n	8014954 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 801494a:	6839      	ldr	r1, [r7, #0]
 801494c:	6878      	ldr	r0, [r7, #4]
 801494e:	f000 fb5f 	bl	8015010 <USBD_CtlError>
      break;
 8014952:	bf00      	nop
  }

  return ret;
 8014954:	7bfb      	ldrb	r3, [r7, #15]
}
 8014956:	4618      	mov	r0, r3
 8014958:	3710      	adds	r7, #16
 801495a:	46bd      	mov	sp, r7
 801495c:	bd80      	pop	{r7, pc}
	...

08014960 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014960:	b580      	push	{r7, lr}
 8014962:	b084      	sub	sp, #16
 8014964:	af00      	add	r7, sp, #0
 8014966:	6078      	str	r0, [r7, #4]
 8014968:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801496a:	2300      	movs	r3, #0
 801496c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801496e:	2300      	movs	r3, #0
 8014970:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014972:	2300      	movs	r3, #0
 8014974:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014976:	683b      	ldr	r3, [r7, #0]
 8014978:	885b      	ldrh	r3, [r3, #2]
 801497a:	0a1b      	lsrs	r3, r3, #8
 801497c:	b29b      	uxth	r3, r3
 801497e:	3b01      	subs	r3, #1
 8014980:	2b0e      	cmp	r3, #14
 8014982:	f200 8152 	bhi.w	8014c2a <USBD_GetDescriptor+0x2ca>
 8014986:	a201      	add	r2, pc, #4	@ (adr r2, 801498c <USBD_GetDescriptor+0x2c>)
 8014988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801498c:	080149fd 	.word	0x080149fd
 8014990:	08014a15 	.word	0x08014a15
 8014994:	08014a55 	.word	0x08014a55
 8014998:	08014c2b 	.word	0x08014c2b
 801499c:	08014c2b 	.word	0x08014c2b
 80149a0:	08014bcb 	.word	0x08014bcb
 80149a4:	08014bf7 	.word	0x08014bf7
 80149a8:	08014c2b 	.word	0x08014c2b
 80149ac:	08014c2b 	.word	0x08014c2b
 80149b0:	08014c2b 	.word	0x08014c2b
 80149b4:	08014c2b 	.word	0x08014c2b
 80149b8:	08014c2b 	.word	0x08014c2b
 80149bc:	08014c2b 	.word	0x08014c2b
 80149c0:	08014c2b 	.word	0x08014c2b
 80149c4:	080149c9 	.word	0x080149c9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80149ce:	69db      	ldr	r3, [r3, #28]
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d00b      	beq.n	80149ec <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80149da:	69db      	ldr	r3, [r3, #28]
 80149dc:	687a      	ldr	r2, [r7, #4]
 80149de:	7c12      	ldrb	r2, [r2, #16]
 80149e0:	f107 0108 	add.w	r1, r7, #8
 80149e4:	4610      	mov	r0, r2
 80149e6:	4798      	blx	r3
 80149e8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80149ea:	e126      	b.n	8014c3a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80149ec:	6839      	ldr	r1, [r7, #0]
 80149ee:	6878      	ldr	r0, [r7, #4]
 80149f0:	f000 fb0e 	bl	8015010 <USBD_CtlError>
        err++;
 80149f4:	7afb      	ldrb	r3, [r7, #11]
 80149f6:	3301      	adds	r3, #1
 80149f8:	72fb      	strb	r3, [r7, #11]
      break;
 80149fa:	e11e      	b.n	8014c3a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	687a      	ldr	r2, [r7, #4]
 8014a06:	7c12      	ldrb	r2, [r2, #16]
 8014a08:	f107 0108 	add.w	r1, r7, #8
 8014a0c:	4610      	mov	r0, r2
 8014a0e:	4798      	blx	r3
 8014a10:	60f8      	str	r0, [r7, #12]
      break;
 8014a12:	e112      	b.n	8014c3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	7c1b      	ldrb	r3, [r3, #16]
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d10d      	bne.n	8014a38 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014a24:	f107 0208 	add.w	r2, r7, #8
 8014a28:	4610      	mov	r0, r2
 8014a2a:	4798      	blx	r3
 8014a2c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	3301      	adds	r3, #1
 8014a32:	2202      	movs	r2, #2
 8014a34:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014a36:	e100      	b.n	8014c3a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a40:	f107 0208 	add.w	r2, r7, #8
 8014a44:	4610      	mov	r0, r2
 8014a46:	4798      	blx	r3
 8014a48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014a4a:	68fb      	ldr	r3, [r7, #12]
 8014a4c:	3301      	adds	r3, #1
 8014a4e:	2202      	movs	r2, #2
 8014a50:	701a      	strb	r2, [r3, #0]
      break;
 8014a52:	e0f2      	b.n	8014c3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014a54:	683b      	ldr	r3, [r7, #0]
 8014a56:	885b      	ldrh	r3, [r3, #2]
 8014a58:	b2db      	uxtb	r3, r3
 8014a5a:	2b05      	cmp	r3, #5
 8014a5c:	f200 80ac 	bhi.w	8014bb8 <USBD_GetDescriptor+0x258>
 8014a60:	a201      	add	r2, pc, #4	@ (adr r2, 8014a68 <USBD_GetDescriptor+0x108>)
 8014a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a66:	bf00      	nop
 8014a68:	08014a81 	.word	0x08014a81
 8014a6c:	08014ab5 	.word	0x08014ab5
 8014a70:	08014ae9 	.word	0x08014ae9
 8014a74:	08014b1d 	.word	0x08014b1d
 8014a78:	08014b51 	.word	0x08014b51
 8014a7c:	08014b85 	.word	0x08014b85
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014a86:	685b      	ldr	r3, [r3, #4]
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d00b      	beq.n	8014aa4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014a92:	685b      	ldr	r3, [r3, #4]
 8014a94:	687a      	ldr	r2, [r7, #4]
 8014a96:	7c12      	ldrb	r2, [r2, #16]
 8014a98:	f107 0108 	add.w	r1, r7, #8
 8014a9c:	4610      	mov	r0, r2
 8014a9e:	4798      	blx	r3
 8014aa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014aa2:	e091      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014aa4:	6839      	ldr	r1, [r7, #0]
 8014aa6:	6878      	ldr	r0, [r7, #4]
 8014aa8:	f000 fab2 	bl	8015010 <USBD_CtlError>
            err++;
 8014aac:	7afb      	ldrb	r3, [r7, #11]
 8014aae:	3301      	adds	r3, #1
 8014ab0:	72fb      	strb	r3, [r7, #11]
          break;
 8014ab2:	e089      	b.n	8014bc8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014aba:	689b      	ldr	r3, [r3, #8]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d00b      	beq.n	8014ad8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014ac6:	689b      	ldr	r3, [r3, #8]
 8014ac8:	687a      	ldr	r2, [r7, #4]
 8014aca:	7c12      	ldrb	r2, [r2, #16]
 8014acc:	f107 0108 	add.w	r1, r7, #8
 8014ad0:	4610      	mov	r0, r2
 8014ad2:	4798      	blx	r3
 8014ad4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014ad6:	e077      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014ad8:	6839      	ldr	r1, [r7, #0]
 8014ada:	6878      	ldr	r0, [r7, #4]
 8014adc:	f000 fa98 	bl	8015010 <USBD_CtlError>
            err++;
 8014ae0:	7afb      	ldrb	r3, [r7, #11]
 8014ae2:	3301      	adds	r3, #1
 8014ae4:	72fb      	strb	r3, [r7, #11]
          break;
 8014ae6:	e06f      	b.n	8014bc8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014aee:	68db      	ldr	r3, [r3, #12]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d00b      	beq.n	8014b0c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014afa:	68db      	ldr	r3, [r3, #12]
 8014afc:	687a      	ldr	r2, [r7, #4]
 8014afe:	7c12      	ldrb	r2, [r2, #16]
 8014b00:	f107 0108 	add.w	r1, r7, #8
 8014b04:	4610      	mov	r0, r2
 8014b06:	4798      	blx	r3
 8014b08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014b0a:	e05d      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014b0c:	6839      	ldr	r1, [r7, #0]
 8014b0e:	6878      	ldr	r0, [r7, #4]
 8014b10:	f000 fa7e 	bl	8015010 <USBD_CtlError>
            err++;
 8014b14:	7afb      	ldrb	r3, [r7, #11]
 8014b16:	3301      	adds	r3, #1
 8014b18:	72fb      	strb	r3, [r7, #11]
          break;
 8014b1a:	e055      	b.n	8014bc8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014b22:	691b      	ldr	r3, [r3, #16]
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d00b      	beq.n	8014b40 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014b2e:	691b      	ldr	r3, [r3, #16]
 8014b30:	687a      	ldr	r2, [r7, #4]
 8014b32:	7c12      	ldrb	r2, [r2, #16]
 8014b34:	f107 0108 	add.w	r1, r7, #8
 8014b38:	4610      	mov	r0, r2
 8014b3a:	4798      	blx	r3
 8014b3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014b3e:	e043      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014b40:	6839      	ldr	r1, [r7, #0]
 8014b42:	6878      	ldr	r0, [r7, #4]
 8014b44:	f000 fa64 	bl	8015010 <USBD_CtlError>
            err++;
 8014b48:	7afb      	ldrb	r3, [r7, #11]
 8014b4a:	3301      	adds	r3, #1
 8014b4c:	72fb      	strb	r3, [r7, #11]
          break;
 8014b4e:	e03b      	b.n	8014bc8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014b56:	695b      	ldr	r3, [r3, #20]
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d00b      	beq.n	8014b74 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014b62:	695b      	ldr	r3, [r3, #20]
 8014b64:	687a      	ldr	r2, [r7, #4]
 8014b66:	7c12      	ldrb	r2, [r2, #16]
 8014b68:	f107 0108 	add.w	r1, r7, #8
 8014b6c:	4610      	mov	r0, r2
 8014b6e:	4798      	blx	r3
 8014b70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014b72:	e029      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014b74:	6839      	ldr	r1, [r7, #0]
 8014b76:	6878      	ldr	r0, [r7, #4]
 8014b78:	f000 fa4a 	bl	8015010 <USBD_CtlError>
            err++;
 8014b7c:	7afb      	ldrb	r3, [r7, #11]
 8014b7e:	3301      	adds	r3, #1
 8014b80:	72fb      	strb	r3, [r7, #11]
          break;
 8014b82:	e021      	b.n	8014bc8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014b8a:	699b      	ldr	r3, [r3, #24]
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d00b      	beq.n	8014ba8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014b96:	699b      	ldr	r3, [r3, #24]
 8014b98:	687a      	ldr	r2, [r7, #4]
 8014b9a:	7c12      	ldrb	r2, [r2, #16]
 8014b9c:	f107 0108 	add.w	r1, r7, #8
 8014ba0:	4610      	mov	r0, r2
 8014ba2:	4798      	blx	r3
 8014ba4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014ba6:	e00f      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014ba8:	6839      	ldr	r1, [r7, #0]
 8014baa:	6878      	ldr	r0, [r7, #4]
 8014bac:	f000 fa30 	bl	8015010 <USBD_CtlError>
            err++;
 8014bb0:	7afb      	ldrb	r3, [r7, #11]
 8014bb2:	3301      	adds	r3, #1
 8014bb4:	72fb      	strb	r3, [r7, #11]
          break;
 8014bb6:	e007      	b.n	8014bc8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014bb8:	6839      	ldr	r1, [r7, #0]
 8014bba:	6878      	ldr	r0, [r7, #4]
 8014bbc:	f000 fa28 	bl	8015010 <USBD_CtlError>
          err++;
 8014bc0:	7afb      	ldrb	r3, [r7, #11]
 8014bc2:	3301      	adds	r3, #1
 8014bc4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8014bc6:	bf00      	nop
      }
      break;
 8014bc8:	e037      	b.n	8014c3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	7c1b      	ldrb	r3, [r3, #16]
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	d109      	bne.n	8014be6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014bda:	f107 0208 	add.w	r2, r7, #8
 8014bde:	4610      	mov	r0, r2
 8014be0:	4798      	blx	r3
 8014be2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014be4:	e029      	b.n	8014c3a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014be6:	6839      	ldr	r1, [r7, #0]
 8014be8:	6878      	ldr	r0, [r7, #4]
 8014bea:	f000 fa11 	bl	8015010 <USBD_CtlError>
        err++;
 8014bee:	7afb      	ldrb	r3, [r7, #11]
 8014bf0:	3301      	adds	r3, #1
 8014bf2:	72fb      	strb	r3, [r7, #11]
      break;
 8014bf4:	e021      	b.n	8014c3a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	7c1b      	ldrb	r3, [r3, #16]
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	d10d      	bne.n	8014c1a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014c06:	f107 0208 	add.w	r2, r7, #8
 8014c0a:	4610      	mov	r0, r2
 8014c0c:	4798      	blx	r3
 8014c0e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	3301      	adds	r3, #1
 8014c14:	2207      	movs	r2, #7
 8014c16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014c18:	e00f      	b.n	8014c3a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014c1a:	6839      	ldr	r1, [r7, #0]
 8014c1c:	6878      	ldr	r0, [r7, #4]
 8014c1e:	f000 f9f7 	bl	8015010 <USBD_CtlError>
        err++;
 8014c22:	7afb      	ldrb	r3, [r7, #11]
 8014c24:	3301      	adds	r3, #1
 8014c26:	72fb      	strb	r3, [r7, #11]
      break;
 8014c28:	e007      	b.n	8014c3a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8014c2a:	6839      	ldr	r1, [r7, #0]
 8014c2c:	6878      	ldr	r0, [r7, #4]
 8014c2e:	f000 f9ef 	bl	8015010 <USBD_CtlError>
      err++;
 8014c32:	7afb      	ldrb	r3, [r7, #11]
 8014c34:	3301      	adds	r3, #1
 8014c36:	72fb      	strb	r3, [r7, #11]
      break;
 8014c38:	bf00      	nop
  }

  if (err != 0U)
 8014c3a:	7afb      	ldrb	r3, [r7, #11]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d11e      	bne.n	8014c7e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8014c40:	683b      	ldr	r3, [r7, #0]
 8014c42:	88db      	ldrh	r3, [r3, #6]
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d016      	beq.n	8014c76 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014c48:	893b      	ldrh	r3, [r7, #8]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d00e      	beq.n	8014c6c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8014c4e:	683b      	ldr	r3, [r7, #0]
 8014c50:	88da      	ldrh	r2, [r3, #6]
 8014c52:	893b      	ldrh	r3, [r7, #8]
 8014c54:	4293      	cmp	r3, r2
 8014c56:	bf28      	it	cs
 8014c58:	4613      	movcs	r3, r2
 8014c5a:	b29b      	uxth	r3, r3
 8014c5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014c5e:	893b      	ldrh	r3, [r7, #8]
 8014c60:	461a      	mov	r2, r3
 8014c62:	68f9      	ldr	r1, [r7, #12]
 8014c64:	6878      	ldr	r0, [r7, #4]
 8014c66:	f000 fa44 	bl	80150f2 <USBD_CtlSendData>
 8014c6a:	e009      	b.n	8014c80 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014c6c:	6839      	ldr	r1, [r7, #0]
 8014c6e:	6878      	ldr	r0, [r7, #4]
 8014c70:	f000 f9ce 	bl	8015010 <USBD_CtlError>
 8014c74:	e004      	b.n	8014c80 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8014c76:	6878      	ldr	r0, [r7, #4]
 8014c78:	f000 fa95 	bl	80151a6 <USBD_CtlSendStatus>
 8014c7c:	e000      	b.n	8014c80 <USBD_GetDescriptor+0x320>
    return;
 8014c7e:	bf00      	nop
  }
}
 8014c80:	3710      	adds	r7, #16
 8014c82:	46bd      	mov	sp, r7
 8014c84:	bd80      	pop	{r7, pc}
 8014c86:	bf00      	nop

08014c88 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014c88:	b580      	push	{r7, lr}
 8014c8a:	b084      	sub	sp, #16
 8014c8c:	af00      	add	r7, sp, #0
 8014c8e:	6078      	str	r0, [r7, #4]
 8014c90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014c92:	683b      	ldr	r3, [r7, #0]
 8014c94:	889b      	ldrh	r3, [r3, #4]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d131      	bne.n	8014cfe <USBD_SetAddress+0x76>
 8014c9a:	683b      	ldr	r3, [r7, #0]
 8014c9c:	88db      	ldrh	r3, [r3, #6]
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d12d      	bne.n	8014cfe <USBD_SetAddress+0x76>
 8014ca2:	683b      	ldr	r3, [r7, #0]
 8014ca4:	885b      	ldrh	r3, [r3, #2]
 8014ca6:	2b7f      	cmp	r3, #127	@ 0x7f
 8014ca8:	d829      	bhi.n	8014cfe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014caa:	683b      	ldr	r3, [r7, #0]
 8014cac:	885b      	ldrh	r3, [r3, #2]
 8014cae:	b2db      	uxtb	r3, r3
 8014cb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014cb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014cbc:	b2db      	uxtb	r3, r3
 8014cbe:	2b03      	cmp	r3, #3
 8014cc0:	d104      	bne.n	8014ccc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014cc2:	6839      	ldr	r1, [r7, #0]
 8014cc4:	6878      	ldr	r0, [r7, #4]
 8014cc6:	f000 f9a3 	bl	8015010 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014cca:	e01d      	b.n	8014d08 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	7bfa      	ldrb	r2, [r7, #15]
 8014cd0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014cd4:	7bfb      	ldrb	r3, [r7, #15]
 8014cd6:	4619      	mov	r1, r3
 8014cd8:	6878      	ldr	r0, [r7, #4]
 8014cda:	f004 f803 	bl	8018ce4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014cde:	6878      	ldr	r0, [r7, #4]
 8014ce0:	f000 fa61 	bl	80151a6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014ce4:	7bfb      	ldrb	r3, [r7, #15]
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d004      	beq.n	8014cf4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	2202      	movs	r2, #2
 8014cee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014cf2:	e009      	b.n	8014d08 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	2201      	movs	r2, #1
 8014cf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014cfc:	e004      	b.n	8014d08 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014cfe:	6839      	ldr	r1, [r7, #0]
 8014d00:	6878      	ldr	r0, [r7, #4]
 8014d02:	f000 f985 	bl	8015010 <USBD_CtlError>
  }
}
 8014d06:	bf00      	nop
 8014d08:	bf00      	nop
 8014d0a:	3710      	adds	r7, #16
 8014d0c:	46bd      	mov	sp, r7
 8014d0e:	bd80      	pop	{r7, pc}

08014d10 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014d10:	b580      	push	{r7, lr}
 8014d12:	b084      	sub	sp, #16
 8014d14:	af00      	add	r7, sp, #0
 8014d16:	6078      	str	r0, [r7, #4]
 8014d18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014d1e:	683b      	ldr	r3, [r7, #0]
 8014d20:	885b      	ldrh	r3, [r3, #2]
 8014d22:	b2da      	uxtb	r2, r3
 8014d24:	4b4c      	ldr	r3, [pc, #304]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014d26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014d28:	4b4b      	ldr	r3, [pc, #300]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014d2a:	781b      	ldrb	r3, [r3, #0]
 8014d2c:	2b01      	cmp	r3, #1
 8014d2e:	d905      	bls.n	8014d3c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014d30:	6839      	ldr	r1, [r7, #0]
 8014d32:	6878      	ldr	r0, [r7, #4]
 8014d34:	f000 f96c 	bl	8015010 <USBD_CtlError>
    return USBD_FAIL;
 8014d38:	2303      	movs	r3, #3
 8014d3a:	e088      	b.n	8014e4e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014d42:	b2db      	uxtb	r3, r3
 8014d44:	2b02      	cmp	r3, #2
 8014d46:	d002      	beq.n	8014d4e <USBD_SetConfig+0x3e>
 8014d48:	2b03      	cmp	r3, #3
 8014d4a:	d025      	beq.n	8014d98 <USBD_SetConfig+0x88>
 8014d4c:	e071      	b.n	8014e32 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014d4e:	4b42      	ldr	r3, [pc, #264]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014d50:	781b      	ldrb	r3, [r3, #0]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d01c      	beq.n	8014d90 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8014d56:	4b40      	ldr	r3, [pc, #256]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014d58:	781b      	ldrb	r3, [r3, #0]
 8014d5a:	461a      	mov	r2, r3
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014d60:	4b3d      	ldr	r3, [pc, #244]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014d62:	781b      	ldrb	r3, [r3, #0]
 8014d64:	4619      	mov	r1, r3
 8014d66:	6878      	ldr	r0, [r7, #4]
 8014d68:	f7ff f990 	bl	801408c <USBD_SetClassConfig>
 8014d6c:	4603      	mov	r3, r0
 8014d6e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014d70:	7bfb      	ldrb	r3, [r7, #15]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d004      	beq.n	8014d80 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8014d76:	6839      	ldr	r1, [r7, #0]
 8014d78:	6878      	ldr	r0, [r7, #4]
 8014d7a:	f000 f949 	bl	8015010 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014d7e:	e065      	b.n	8014e4c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8014d80:	6878      	ldr	r0, [r7, #4]
 8014d82:	f000 fa10 	bl	80151a6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	2203      	movs	r2, #3
 8014d8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014d8e:	e05d      	b.n	8014e4c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014d90:	6878      	ldr	r0, [r7, #4]
 8014d92:	f000 fa08 	bl	80151a6 <USBD_CtlSendStatus>
      break;
 8014d96:	e059      	b.n	8014e4c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014d98:	4b2f      	ldr	r3, [pc, #188]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014d9a:	781b      	ldrb	r3, [r3, #0]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d112      	bne.n	8014dc6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	2202      	movs	r2, #2
 8014da4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8014da8:	4b2b      	ldr	r3, [pc, #172]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014daa:	781b      	ldrb	r3, [r3, #0]
 8014dac:	461a      	mov	r2, r3
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014db2:	4b29      	ldr	r3, [pc, #164]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014db4:	781b      	ldrb	r3, [r3, #0]
 8014db6:	4619      	mov	r1, r3
 8014db8:	6878      	ldr	r0, [r7, #4]
 8014dba:	f7ff f983 	bl	80140c4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8014dbe:	6878      	ldr	r0, [r7, #4]
 8014dc0:	f000 f9f1 	bl	80151a6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014dc4:	e042      	b.n	8014e4c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8014dc6:	4b24      	ldr	r3, [pc, #144]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014dc8:	781b      	ldrb	r3, [r3, #0]
 8014dca:	461a      	mov	r2, r3
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	685b      	ldr	r3, [r3, #4]
 8014dd0:	429a      	cmp	r2, r3
 8014dd2:	d02a      	beq.n	8014e2a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	685b      	ldr	r3, [r3, #4]
 8014dd8:	b2db      	uxtb	r3, r3
 8014dda:	4619      	mov	r1, r3
 8014ddc:	6878      	ldr	r0, [r7, #4]
 8014dde:	f7ff f971 	bl	80140c4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8014de2:	4b1d      	ldr	r3, [pc, #116]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014de4:	781b      	ldrb	r3, [r3, #0]
 8014de6:	461a      	mov	r2, r3
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014dec:	4b1a      	ldr	r3, [pc, #104]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014dee:	781b      	ldrb	r3, [r3, #0]
 8014df0:	4619      	mov	r1, r3
 8014df2:	6878      	ldr	r0, [r7, #4]
 8014df4:	f7ff f94a 	bl	801408c <USBD_SetClassConfig>
 8014df8:	4603      	mov	r3, r0
 8014dfa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014dfc:	7bfb      	ldrb	r3, [r7, #15]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d00f      	beq.n	8014e22 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8014e02:	6839      	ldr	r1, [r7, #0]
 8014e04:	6878      	ldr	r0, [r7, #4]
 8014e06:	f000 f903 	bl	8015010 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	685b      	ldr	r3, [r3, #4]
 8014e0e:	b2db      	uxtb	r3, r3
 8014e10:	4619      	mov	r1, r3
 8014e12:	6878      	ldr	r0, [r7, #4]
 8014e14:	f7ff f956 	bl	80140c4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	2202      	movs	r2, #2
 8014e1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014e20:	e014      	b.n	8014e4c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8014e22:	6878      	ldr	r0, [r7, #4]
 8014e24:	f000 f9bf 	bl	80151a6 <USBD_CtlSendStatus>
      break;
 8014e28:	e010      	b.n	8014e4c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014e2a:	6878      	ldr	r0, [r7, #4]
 8014e2c:	f000 f9bb 	bl	80151a6 <USBD_CtlSendStatus>
      break;
 8014e30:	e00c      	b.n	8014e4c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8014e32:	6839      	ldr	r1, [r7, #0]
 8014e34:	6878      	ldr	r0, [r7, #4]
 8014e36:	f000 f8eb 	bl	8015010 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014e3a:	4b07      	ldr	r3, [pc, #28]	@ (8014e58 <USBD_SetConfig+0x148>)
 8014e3c:	781b      	ldrb	r3, [r3, #0]
 8014e3e:	4619      	mov	r1, r3
 8014e40:	6878      	ldr	r0, [r7, #4]
 8014e42:	f7ff f93f 	bl	80140c4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014e46:	2303      	movs	r3, #3
 8014e48:	73fb      	strb	r3, [r7, #15]
      break;
 8014e4a:	bf00      	nop
  }

  return ret;
 8014e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e4e:	4618      	mov	r0, r3
 8014e50:	3710      	adds	r7, #16
 8014e52:	46bd      	mov	sp, r7
 8014e54:	bd80      	pop	{r7, pc}
 8014e56:	bf00      	nop
 8014e58:	200029a9 	.word	0x200029a9

08014e5c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014e5c:	b580      	push	{r7, lr}
 8014e5e:	b082      	sub	sp, #8
 8014e60:	af00      	add	r7, sp, #0
 8014e62:	6078      	str	r0, [r7, #4]
 8014e64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014e66:	683b      	ldr	r3, [r7, #0]
 8014e68:	88db      	ldrh	r3, [r3, #6]
 8014e6a:	2b01      	cmp	r3, #1
 8014e6c:	d004      	beq.n	8014e78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8014e6e:	6839      	ldr	r1, [r7, #0]
 8014e70:	6878      	ldr	r0, [r7, #4]
 8014e72:	f000 f8cd 	bl	8015010 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014e76:	e023      	b.n	8014ec0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014e7e:	b2db      	uxtb	r3, r3
 8014e80:	2b02      	cmp	r3, #2
 8014e82:	dc02      	bgt.n	8014e8a <USBD_GetConfig+0x2e>
 8014e84:	2b00      	cmp	r3, #0
 8014e86:	dc03      	bgt.n	8014e90 <USBD_GetConfig+0x34>
 8014e88:	e015      	b.n	8014eb6 <USBD_GetConfig+0x5a>
 8014e8a:	2b03      	cmp	r3, #3
 8014e8c:	d00b      	beq.n	8014ea6 <USBD_GetConfig+0x4a>
 8014e8e:	e012      	b.n	8014eb6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	2200      	movs	r2, #0
 8014e94:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	3308      	adds	r3, #8
 8014e9a:	2201      	movs	r2, #1
 8014e9c:	4619      	mov	r1, r3
 8014e9e:	6878      	ldr	r0, [r7, #4]
 8014ea0:	f000 f927 	bl	80150f2 <USBD_CtlSendData>
        break;
 8014ea4:	e00c      	b.n	8014ec0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	3304      	adds	r3, #4
 8014eaa:	2201      	movs	r2, #1
 8014eac:	4619      	mov	r1, r3
 8014eae:	6878      	ldr	r0, [r7, #4]
 8014eb0:	f000 f91f 	bl	80150f2 <USBD_CtlSendData>
        break;
 8014eb4:	e004      	b.n	8014ec0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014eb6:	6839      	ldr	r1, [r7, #0]
 8014eb8:	6878      	ldr	r0, [r7, #4]
 8014eba:	f000 f8a9 	bl	8015010 <USBD_CtlError>
        break;
 8014ebe:	bf00      	nop
}
 8014ec0:	bf00      	nop
 8014ec2:	3708      	adds	r7, #8
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	bd80      	pop	{r7, pc}

08014ec8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014ec8:	b580      	push	{r7, lr}
 8014eca:	b082      	sub	sp, #8
 8014ecc:	af00      	add	r7, sp, #0
 8014ece:	6078      	str	r0, [r7, #4]
 8014ed0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014ed8:	b2db      	uxtb	r3, r3
 8014eda:	3b01      	subs	r3, #1
 8014edc:	2b02      	cmp	r3, #2
 8014ede:	d81e      	bhi.n	8014f1e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014ee0:	683b      	ldr	r3, [r7, #0]
 8014ee2:	88db      	ldrh	r3, [r3, #6]
 8014ee4:	2b02      	cmp	r3, #2
 8014ee6:	d004      	beq.n	8014ef2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014ee8:	6839      	ldr	r1, [r7, #0]
 8014eea:	6878      	ldr	r0, [r7, #4]
 8014eec:	f000 f890 	bl	8015010 <USBD_CtlError>
        break;
 8014ef0:	e01a      	b.n	8014f28 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	2201      	movs	r2, #1
 8014ef6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d005      	beq.n	8014f0e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	68db      	ldr	r3, [r3, #12]
 8014f06:	f043 0202 	orr.w	r2, r3, #2
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	330c      	adds	r3, #12
 8014f12:	2202      	movs	r2, #2
 8014f14:	4619      	mov	r1, r3
 8014f16:	6878      	ldr	r0, [r7, #4]
 8014f18:	f000 f8eb 	bl	80150f2 <USBD_CtlSendData>
      break;
 8014f1c:	e004      	b.n	8014f28 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8014f1e:	6839      	ldr	r1, [r7, #0]
 8014f20:	6878      	ldr	r0, [r7, #4]
 8014f22:	f000 f875 	bl	8015010 <USBD_CtlError>
      break;
 8014f26:	bf00      	nop
  }
}
 8014f28:	bf00      	nop
 8014f2a:	3708      	adds	r7, #8
 8014f2c:	46bd      	mov	sp, r7
 8014f2e:	bd80      	pop	{r7, pc}

08014f30 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014f30:	b580      	push	{r7, lr}
 8014f32:	b082      	sub	sp, #8
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	6078      	str	r0, [r7, #4]
 8014f38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014f3a:	683b      	ldr	r3, [r7, #0]
 8014f3c:	885b      	ldrh	r3, [r3, #2]
 8014f3e:	2b01      	cmp	r3, #1
 8014f40:	d106      	bne.n	8014f50 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	2201      	movs	r2, #1
 8014f46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014f4a:	6878      	ldr	r0, [r7, #4]
 8014f4c:	f000 f92b 	bl	80151a6 <USBD_CtlSendStatus>
  }
}
 8014f50:	bf00      	nop
 8014f52:	3708      	adds	r7, #8
 8014f54:	46bd      	mov	sp, r7
 8014f56:	bd80      	pop	{r7, pc}

08014f58 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014f58:	b580      	push	{r7, lr}
 8014f5a:	b082      	sub	sp, #8
 8014f5c:	af00      	add	r7, sp, #0
 8014f5e:	6078      	str	r0, [r7, #4]
 8014f60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014f68:	b2db      	uxtb	r3, r3
 8014f6a:	3b01      	subs	r3, #1
 8014f6c:	2b02      	cmp	r3, #2
 8014f6e:	d80b      	bhi.n	8014f88 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014f70:	683b      	ldr	r3, [r7, #0]
 8014f72:	885b      	ldrh	r3, [r3, #2]
 8014f74:	2b01      	cmp	r3, #1
 8014f76:	d10c      	bne.n	8014f92 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	2200      	movs	r2, #0
 8014f7c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8014f80:	6878      	ldr	r0, [r7, #4]
 8014f82:	f000 f910 	bl	80151a6 <USBD_CtlSendStatus>
      }
      break;
 8014f86:	e004      	b.n	8014f92 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8014f88:	6839      	ldr	r1, [r7, #0]
 8014f8a:	6878      	ldr	r0, [r7, #4]
 8014f8c:	f000 f840 	bl	8015010 <USBD_CtlError>
      break;
 8014f90:	e000      	b.n	8014f94 <USBD_ClrFeature+0x3c>
      break;
 8014f92:	bf00      	nop
  }
}
 8014f94:	bf00      	nop
 8014f96:	3708      	adds	r7, #8
 8014f98:	46bd      	mov	sp, r7
 8014f9a:	bd80      	pop	{r7, pc}

08014f9c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b084      	sub	sp, #16
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
 8014fa4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8014fa6:	683b      	ldr	r3, [r7, #0]
 8014fa8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014faa:	68fb      	ldr	r3, [r7, #12]
 8014fac:	781a      	ldrb	r2, [r3, #0]
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	3301      	adds	r3, #1
 8014fb6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	781a      	ldrb	r2, [r3, #0]
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	3301      	adds	r3, #1
 8014fc4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8014fc6:	68f8      	ldr	r0, [r7, #12]
 8014fc8:	f7ff fa90 	bl	80144ec <SWAPBYTE>
 8014fcc:	4603      	mov	r3, r0
 8014fce:	461a      	mov	r2, r3
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	3301      	adds	r3, #1
 8014fd8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	3301      	adds	r3, #1
 8014fde:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014fe0:	68f8      	ldr	r0, [r7, #12]
 8014fe2:	f7ff fa83 	bl	80144ec <SWAPBYTE>
 8014fe6:	4603      	mov	r3, r0
 8014fe8:	461a      	mov	r2, r3
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014fee:	68fb      	ldr	r3, [r7, #12]
 8014ff0:	3301      	adds	r3, #1
 8014ff2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014ff4:	68fb      	ldr	r3, [r7, #12]
 8014ff6:	3301      	adds	r3, #1
 8014ff8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014ffa:	68f8      	ldr	r0, [r7, #12]
 8014ffc:	f7ff fa76 	bl	80144ec <SWAPBYTE>
 8015000:	4603      	mov	r3, r0
 8015002:	461a      	mov	r2, r3
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	80da      	strh	r2, [r3, #6]
}
 8015008:	bf00      	nop
 801500a:	3710      	adds	r7, #16
 801500c:	46bd      	mov	sp, r7
 801500e:	bd80      	pop	{r7, pc}

08015010 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015010:	b580      	push	{r7, lr}
 8015012:	b082      	sub	sp, #8
 8015014:	af00      	add	r7, sp, #0
 8015016:	6078      	str	r0, [r7, #4]
 8015018:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801501a:	2180      	movs	r1, #128	@ 0x80
 801501c:	6878      	ldr	r0, [r7, #4]
 801501e:	f003 fdf7 	bl	8018c10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015022:	2100      	movs	r1, #0
 8015024:	6878      	ldr	r0, [r7, #4]
 8015026:	f003 fdf3 	bl	8018c10 <USBD_LL_StallEP>
}
 801502a:	bf00      	nop
 801502c:	3708      	adds	r7, #8
 801502e:	46bd      	mov	sp, r7
 8015030:	bd80      	pop	{r7, pc}

08015032 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8015032:	b580      	push	{r7, lr}
 8015034:	b086      	sub	sp, #24
 8015036:	af00      	add	r7, sp, #0
 8015038:	60f8      	str	r0, [r7, #12]
 801503a:	60b9      	str	r1, [r7, #8]
 801503c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801503e:	2300      	movs	r3, #0
 8015040:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d036      	beq.n	80150b6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801504c:	6938      	ldr	r0, [r7, #16]
 801504e:	f000 f836 	bl	80150be <USBD_GetLen>
 8015052:	4603      	mov	r3, r0
 8015054:	3301      	adds	r3, #1
 8015056:	b29b      	uxth	r3, r3
 8015058:	005b      	lsls	r3, r3, #1
 801505a:	b29a      	uxth	r2, r3
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8015060:	7dfb      	ldrb	r3, [r7, #23]
 8015062:	68ba      	ldr	r2, [r7, #8]
 8015064:	4413      	add	r3, r2
 8015066:	687a      	ldr	r2, [r7, #4]
 8015068:	7812      	ldrb	r2, [r2, #0]
 801506a:	701a      	strb	r2, [r3, #0]
  idx++;
 801506c:	7dfb      	ldrb	r3, [r7, #23]
 801506e:	3301      	adds	r3, #1
 8015070:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8015072:	7dfb      	ldrb	r3, [r7, #23]
 8015074:	68ba      	ldr	r2, [r7, #8]
 8015076:	4413      	add	r3, r2
 8015078:	2203      	movs	r2, #3
 801507a:	701a      	strb	r2, [r3, #0]
  idx++;
 801507c:	7dfb      	ldrb	r3, [r7, #23]
 801507e:	3301      	adds	r3, #1
 8015080:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8015082:	e013      	b.n	80150ac <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8015084:	7dfb      	ldrb	r3, [r7, #23]
 8015086:	68ba      	ldr	r2, [r7, #8]
 8015088:	4413      	add	r3, r2
 801508a:	693a      	ldr	r2, [r7, #16]
 801508c:	7812      	ldrb	r2, [r2, #0]
 801508e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8015090:	693b      	ldr	r3, [r7, #16]
 8015092:	3301      	adds	r3, #1
 8015094:	613b      	str	r3, [r7, #16]
    idx++;
 8015096:	7dfb      	ldrb	r3, [r7, #23]
 8015098:	3301      	adds	r3, #1
 801509a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801509c:	7dfb      	ldrb	r3, [r7, #23]
 801509e:	68ba      	ldr	r2, [r7, #8]
 80150a0:	4413      	add	r3, r2
 80150a2:	2200      	movs	r2, #0
 80150a4:	701a      	strb	r2, [r3, #0]
    idx++;
 80150a6:	7dfb      	ldrb	r3, [r7, #23]
 80150a8:	3301      	adds	r3, #1
 80150aa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80150ac:	693b      	ldr	r3, [r7, #16]
 80150ae:	781b      	ldrb	r3, [r3, #0]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d1e7      	bne.n	8015084 <USBD_GetString+0x52>
 80150b4:	e000      	b.n	80150b8 <USBD_GetString+0x86>
    return;
 80150b6:	bf00      	nop
  }
}
 80150b8:	3718      	adds	r7, #24
 80150ba:	46bd      	mov	sp, r7
 80150bc:	bd80      	pop	{r7, pc}

080150be <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80150be:	b480      	push	{r7}
 80150c0:	b085      	sub	sp, #20
 80150c2:	af00      	add	r7, sp, #0
 80150c4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80150c6:	2300      	movs	r3, #0
 80150c8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80150ce:	e005      	b.n	80150dc <USBD_GetLen+0x1e>
  {
    len++;
 80150d0:	7bfb      	ldrb	r3, [r7, #15]
 80150d2:	3301      	adds	r3, #1
 80150d4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80150d6:	68bb      	ldr	r3, [r7, #8]
 80150d8:	3301      	adds	r3, #1
 80150da:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80150dc:	68bb      	ldr	r3, [r7, #8]
 80150de:	781b      	ldrb	r3, [r3, #0]
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d1f5      	bne.n	80150d0 <USBD_GetLen+0x12>
  }

  return len;
 80150e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80150e6:	4618      	mov	r0, r3
 80150e8:	3714      	adds	r7, #20
 80150ea:	46bd      	mov	sp, r7
 80150ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150f0:	4770      	bx	lr

080150f2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80150f2:	b580      	push	{r7, lr}
 80150f4:	b084      	sub	sp, #16
 80150f6:	af00      	add	r7, sp, #0
 80150f8:	60f8      	str	r0, [r7, #12]
 80150fa:	60b9      	str	r1, [r7, #8]
 80150fc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	2202      	movs	r2, #2
 8015102:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	687a      	ldr	r2, [r7, #4]
 801510a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801510c:	68fb      	ldr	r3, [r7, #12]
 801510e:	687a      	ldr	r2, [r7, #4]
 8015110:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	68ba      	ldr	r2, [r7, #8]
 8015116:	2100      	movs	r1, #0
 8015118:	68f8      	ldr	r0, [r7, #12]
 801511a:	f003 fe02 	bl	8018d22 <USBD_LL_Transmit>

  return USBD_OK;
 801511e:	2300      	movs	r3, #0
}
 8015120:	4618      	mov	r0, r3
 8015122:	3710      	adds	r7, #16
 8015124:	46bd      	mov	sp, r7
 8015126:	bd80      	pop	{r7, pc}

08015128 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8015128:	b580      	push	{r7, lr}
 801512a:	b084      	sub	sp, #16
 801512c:	af00      	add	r7, sp, #0
 801512e:	60f8      	str	r0, [r7, #12]
 8015130:	60b9      	str	r1, [r7, #8]
 8015132:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	68ba      	ldr	r2, [r7, #8]
 8015138:	2100      	movs	r1, #0
 801513a:	68f8      	ldr	r0, [r7, #12]
 801513c:	f003 fdf1 	bl	8018d22 <USBD_LL_Transmit>

  return USBD_OK;
 8015140:	2300      	movs	r3, #0
}
 8015142:	4618      	mov	r0, r3
 8015144:	3710      	adds	r7, #16
 8015146:	46bd      	mov	sp, r7
 8015148:	bd80      	pop	{r7, pc}

0801514a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801514a:	b580      	push	{r7, lr}
 801514c:	b084      	sub	sp, #16
 801514e:	af00      	add	r7, sp, #0
 8015150:	60f8      	str	r0, [r7, #12]
 8015152:	60b9      	str	r1, [r7, #8]
 8015154:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	2203      	movs	r2, #3
 801515a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	687a      	ldr	r2, [r7, #4]
 8015162:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8015166:	68fb      	ldr	r3, [r7, #12]
 8015168:	687a      	ldr	r2, [r7, #4]
 801516a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	68ba      	ldr	r2, [r7, #8]
 8015172:	2100      	movs	r1, #0
 8015174:	68f8      	ldr	r0, [r7, #12]
 8015176:	f003 fdf5 	bl	8018d64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801517a:	2300      	movs	r3, #0
}
 801517c:	4618      	mov	r0, r3
 801517e:	3710      	adds	r7, #16
 8015180:	46bd      	mov	sp, r7
 8015182:	bd80      	pop	{r7, pc}

08015184 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b084      	sub	sp, #16
 8015188:	af00      	add	r7, sp, #0
 801518a:	60f8      	str	r0, [r7, #12]
 801518c:	60b9      	str	r1, [r7, #8]
 801518e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	68ba      	ldr	r2, [r7, #8]
 8015194:	2100      	movs	r1, #0
 8015196:	68f8      	ldr	r0, [r7, #12]
 8015198:	f003 fde4 	bl	8018d64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801519c:	2300      	movs	r3, #0
}
 801519e:	4618      	mov	r0, r3
 80151a0:	3710      	adds	r7, #16
 80151a2:	46bd      	mov	sp, r7
 80151a4:	bd80      	pop	{r7, pc}

080151a6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80151a6:	b580      	push	{r7, lr}
 80151a8:	b082      	sub	sp, #8
 80151aa:	af00      	add	r7, sp, #0
 80151ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	2204      	movs	r2, #4
 80151b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80151b6:	2300      	movs	r3, #0
 80151b8:	2200      	movs	r2, #0
 80151ba:	2100      	movs	r1, #0
 80151bc:	6878      	ldr	r0, [r7, #4]
 80151be:	f003 fdb0 	bl	8018d22 <USBD_LL_Transmit>

  return USBD_OK;
 80151c2:	2300      	movs	r3, #0
}
 80151c4:	4618      	mov	r0, r3
 80151c6:	3708      	adds	r7, #8
 80151c8:	46bd      	mov	sp, r7
 80151ca:	bd80      	pop	{r7, pc}

080151cc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80151cc:	b580      	push	{r7, lr}
 80151ce:	b082      	sub	sp, #8
 80151d0:	af00      	add	r7, sp, #0
 80151d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	2205      	movs	r2, #5
 80151d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80151dc:	2300      	movs	r3, #0
 80151de:	2200      	movs	r2, #0
 80151e0:	2100      	movs	r1, #0
 80151e2:	6878      	ldr	r0, [r7, #4]
 80151e4:	f003 fdbe 	bl	8018d64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80151e8:	2300      	movs	r3, #0
}
 80151ea:	4618      	mov	r0, r3
 80151ec:	3708      	adds	r7, #8
 80151ee:	46bd      	mov	sp, r7
 80151f0:	bd80      	pop	{r7, pc}
	...

080151f4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	b084      	sub	sp, #16
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	4603      	mov	r3, r0
 80151fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80151fe:	79fb      	ldrb	r3, [r7, #7]
 8015200:	4a08      	ldr	r2, [pc, #32]	@ (8015224 <disk_status+0x30>)
 8015202:	009b      	lsls	r3, r3, #2
 8015204:	4413      	add	r3, r2
 8015206:	685b      	ldr	r3, [r3, #4]
 8015208:	685b      	ldr	r3, [r3, #4]
 801520a:	79fa      	ldrb	r2, [r7, #7]
 801520c:	4905      	ldr	r1, [pc, #20]	@ (8015224 <disk_status+0x30>)
 801520e:	440a      	add	r2, r1
 8015210:	7a12      	ldrb	r2, [r2, #8]
 8015212:	4610      	mov	r0, r2
 8015214:	4798      	blx	r3
 8015216:	4603      	mov	r3, r0
 8015218:	73fb      	strb	r3, [r7, #15]
  return stat;
 801521a:	7bfb      	ldrb	r3, [r7, #15]
}
 801521c:	4618      	mov	r0, r3
 801521e:	3710      	adds	r7, #16
 8015220:	46bd      	mov	sp, r7
 8015222:	bd80      	pop	{r7, pc}
 8015224:	20002bd4 	.word	0x20002bd4

08015228 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8015228:	b580      	push	{r7, lr}
 801522a:	b084      	sub	sp, #16
 801522c:	af00      	add	r7, sp, #0
 801522e:	4603      	mov	r3, r0
 8015230:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8015232:	2300      	movs	r3, #0
 8015234:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8015236:	79fb      	ldrb	r3, [r7, #7]
 8015238:	4a0d      	ldr	r2, [pc, #52]	@ (8015270 <disk_initialize+0x48>)
 801523a:	5cd3      	ldrb	r3, [r2, r3]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d111      	bne.n	8015264 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8015240:	79fb      	ldrb	r3, [r7, #7]
 8015242:	4a0b      	ldr	r2, [pc, #44]	@ (8015270 <disk_initialize+0x48>)
 8015244:	2101      	movs	r1, #1
 8015246:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8015248:	79fb      	ldrb	r3, [r7, #7]
 801524a:	4a09      	ldr	r2, [pc, #36]	@ (8015270 <disk_initialize+0x48>)
 801524c:	009b      	lsls	r3, r3, #2
 801524e:	4413      	add	r3, r2
 8015250:	685b      	ldr	r3, [r3, #4]
 8015252:	681b      	ldr	r3, [r3, #0]
 8015254:	79fa      	ldrb	r2, [r7, #7]
 8015256:	4906      	ldr	r1, [pc, #24]	@ (8015270 <disk_initialize+0x48>)
 8015258:	440a      	add	r2, r1
 801525a:	7a12      	ldrb	r2, [r2, #8]
 801525c:	4610      	mov	r0, r2
 801525e:	4798      	blx	r3
 8015260:	4603      	mov	r3, r0
 8015262:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8015264:	7bfb      	ldrb	r3, [r7, #15]
}
 8015266:	4618      	mov	r0, r3
 8015268:	3710      	adds	r7, #16
 801526a:	46bd      	mov	sp, r7
 801526c:	bd80      	pop	{r7, pc}
 801526e:	bf00      	nop
 8015270:	20002bd4 	.word	0x20002bd4

08015274 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8015274:	b590      	push	{r4, r7, lr}
 8015276:	b087      	sub	sp, #28
 8015278:	af00      	add	r7, sp, #0
 801527a:	60b9      	str	r1, [r7, #8]
 801527c:	607a      	str	r2, [r7, #4]
 801527e:	603b      	str	r3, [r7, #0]
 8015280:	4603      	mov	r3, r0
 8015282:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8015284:	7bfb      	ldrb	r3, [r7, #15]
 8015286:	4a0a      	ldr	r2, [pc, #40]	@ (80152b0 <disk_read+0x3c>)
 8015288:	009b      	lsls	r3, r3, #2
 801528a:	4413      	add	r3, r2
 801528c:	685b      	ldr	r3, [r3, #4]
 801528e:	689c      	ldr	r4, [r3, #8]
 8015290:	7bfb      	ldrb	r3, [r7, #15]
 8015292:	4a07      	ldr	r2, [pc, #28]	@ (80152b0 <disk_read+0x3c>)
 8015294:	4413      	add	r3, r2
 8015296:	7a18      	ldrb	r0, [r3, #8]
 8015298:	683b      	ldr	r3, [r7, #0]
 801529a:	687a      	ldr	r2, [r7, #4]
 801529c:	68b9      	ldr	r1, [r7, #8]
 801529e:	47a0      	blx	r4
 80152a0:	4603      	mov	r3, r0
 80152a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80152a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80152a6:	4618      	mov	r0, r3
 80152a8:	371c      	adds	r7, #28
 80152aa:	46bd      	mov	sp, r7
 80152ac:	bd90      	pop	{r4, r7, pc}
 80152ae:	bf00      	nop
 80152b0:	20002bd4 	.word	0x20002bd4

080152b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80152b4:	b590      	push	{r4, r7, lr}
 80152b6:	b087      	sub	sp, #28
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	60b9      	str	r1, [r7, #8]
 80152bc:	607a      	str	r2, [r7, #4]
 80152be:	603b      	str	r3, [r7, #0]
 80152c0:	4603      	mov	r3, r0
 80152c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80152c4:	7bfb      	ldrb	r3, [r7, #15]
 80152c6:	4a0a      	ldr	r2, [pc, #40]	@ (80152f0 <disk_write+0x3c>)
 80152c8:	009b      	lsls	r3, r3, #2
 80152ca:	4413      	add	r3, r2
 80152cc:	685b      	ldr	r3, [r3, #4]
 80152ce:	68dc      	ldr	r4, [r3, #12]
 80152d0:	7bfb      	ldrb	r3, [r7, #15]
 80152d2:	4a07      	ldr	r2, [pc, #28]	@ (80152f0 <disk_write+0x3c>)
 80152d4:	4413      	add	r3, r2
 80152d6:	7a18      	ldrb	r0, [r3, #8]
 80152d8:	683b      	ldr	r3, [r7, #0]
 80152da:	687a      	ldr	r2, [r7, #4]
 80152dc:	68b9      	ldr	r1, [r7, #8]
 80152de:	47a0      	blx	r4
 80152e0:	4603      	mov	r3, r0
 80152e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80152e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80152e6:	4618      	mov	r0, r3
 80152e8:	371c      	adds	r7, #28
 80152ea:	46bd      	mov	sp, r7
 80152ec:	bd90      	pop	{r4, r7, pc}
 80152ee:	bf00      	nop
 80152f0:	20002bd4 	.word	0x20002bd4

080152f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80152f4:	b580      	push	{r7, lr}
 80152f6:	b084      	sub	sp, #16
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	4603      	mov	r3, r0
 80152fc:	603a      	str	r2, [r7, #0]
 80152fe:	71fb      	strb	r3, [r7, #7]
 8015300:	460b      	mov	r3, r1
 8015302:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8015304:	79fb      	ldrb	r3, [r7, #7]
 8015306:	4a09      	ldr	r2, [pc, #36]	@ (801532c <disk_ioctl+0x38>)
 8015308:	009b      	lsls	r3, r3, #2
 801530a:	4413      	add	r3, r2
 801530c:	685b      	ldr	r3, [r3, #4]
 801530e:	691b      	ldr	r3, [r3, #16]
 8015310:	79fa      	ldrb	r2, [r7, #7]
 8015312:	4906      	ldr	r1, [pc, #24]	@ (801532c <disk_ioctl+0x38>)
 8015314:	440a      	add	r2, r1
 8015316:	7a10      	ldrb	r0, [r2, #8]
 8015318:	79b9      	ldrb	r1, [r7, #6]
 801531a:	683a      	ldr	r2, [r7, #0]
 801531c:	4798      	blx	r3
 801531e:	4603      	mov	r3, r0
 8015320:	73fb      	strb	r3, [r7, #15]
  return res;
 8015322:	7bfb      	ldrb	r3, [r7, #15]
}
 8015324:	4618      	mov	r0, r3
 8015326:	3710      	adds	r7, #16
 8015328:	46bd      	mov	sp, r7
 801532a:	bd80      	pop	{r7, pc}
 801532c:	20002bd4 	.word	0x20002bd4

08015330 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8015330:	b480      	push	{r7}
 8015332:	b085      	sub	sp, #20
 8015334:	af00      	add	r7, sp, #0
 8015336:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	3301      	adds	r3, #1
 801533c:	781b      	ldrb	r3, [r3, #0]
 801533e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8015340:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8015344:	021b      	lsls	r3, r3, #8
 8015346:	b21a      	sxth	r2, r3
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	781b      	ldrb	r3, [r3, #0]
 801534c:	b21b      	sxth	r3, r3
 801534e:	4313      	orrs	r3, r2
 8015350:	b21b      	sxth	r3, r3
 8015352:	81fb      	strh	r3, [r7, #14]
	return rv;
 8015354:	89fb      	ldrh	r3, [r7, #14]
}
 8015356:	4618      	mov	r0, r3
 8015358:	3714      	adds	r7, #20
 801535a:	46bd      	mov	sp, r7
 801535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015360:	4770      	bx	lr

08015362 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8015362:	b480      	push	{r7}
 8015364:	b085      	sub	sp, #20
 8015366:	af00      	add	r7, sp, #0
 8015368:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	3303      	adds	r3, #3
 801536e:	781b      	ldrb	r3, [r3, #0]
 8015370:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8015372:	68fb      	ldr	r3, [r7, #12]
 8015374:	021b      	lsls	r3, r3, #8
 8015376:	687a      	ldr	r2, [r7, #4]
 8015378:	3202      	adds	r2, #2
 801537a:	7812      	ldrb	r2, [r2, #0]
 801537c:	4313      	orrs	r3, r2
 801537e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	021b      	lsls	r3, r3, #8
 8015384:	687a      	ldr	r2, [r7, #4]
 8015386:	3201      	adds	r2, #1
 8015388:	7812      	ldrb	r2, [r2, #0]
 801538a:	4313      	orrs	r3, r2
 801538c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801538e:	68fb      	ldr	r3, [r7, #12]
 8015390:	021b      	lsls	r3, r3, #8
 8015392:	687a      	ldr	r2, [r7, #4]
 8015394:	7812      	ldrb	r2, [r2, #0]
 8015396:	4313      	orrs	r3, r2
 8015398:	60fb      	str	r3, [r7, #12]
	return rv;
 801539a:	68fb      	ldr	r3, [r7, #12]
}
 801539c:	4618      	mov	r0, r3
 801539e:	3714      	adds	r7, #20
 80153a0:	46bd      	mov	sp, r7
 80153a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153a6:	4770      	bx	lr

080153a8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80153a8:	b480      	push	{r7}
 80153aa:	b083      	sub	sp, #12
 80153ac:	af00      	add	r7, sp, #0
 80153ae:	6078      	str	r0, [r7, #4]
 80153b0:	460b      	mov	r3, r1
 80153b2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	1c5a      	adds	r2, r3, #1
 80153b8:	607a      	str	r2, [r7, #4]
 80153ba:	887a      	ldrh	r2, [r7, #2]
 80153bc:	b2d2      	uxtb	r2, r2
 80153be:	701a      	strb	r2, [r3, #0]
 80153c0:	887b      	ldrh	r3, [r7, #2]
 80153c2:	0a1b      	lsrs	r3, r3, #8
 80153c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	1c5a      	adds	r2, r3, #1
 80153ca:	607a      	str	r2, [r7, #4]
 80153cc:	887a      	ldrh	r2, [r7, #2]
 80153ce:	b2d2      	uxtb	r2, r2
 80153d0:	701a      	strb	r2, [r3, #0]
}
 80153d2:	bf00      	nop
 80153d4:	370c      	adds	r7, #12
 80153d6:	46bd      	mov	sp, r7
 80153d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153dc:	4770      	bx	lr

080153de <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80153de:	b480      	push	{r7}
 80153e0:	b083      	sub	sp, #12
 80153e2:	af00      	add	r7, sp, #0
 80153e4:	6078      	str	r0, [r7, #4]
 80153e6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	1c5a      	adds	r2, r3, #1
 80153ec:	607a      	str	r2, [r7, #4]
 80153ee:	683a      	ldr	r2, [r7, #0]
 80153f0:	b2d2      	uxtb	r2, r2
 80153f2:	701a      	strb	r2, [r3, #0]
 80153f4:	683b      	ldr	r3, [r7, #0]
 80153f6:	0a1b      	lsrs	r3, r3, #8
 80153f8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	1c5a      	adds	r2, r3, #1
 80153fe:	607a      	str	r2, [r7, #4]
 8015400:	683a      	ldr	r2, [r7, #0]
 8015402:	b2d2      	uxtb	r2, r2
 8015404:	701a      	strb	r2, [r3, #0]
 8015406:	683b      	ldr	r3, [r7, #0]
 8015408:	0a1b      	lsrs	r3, r3, #8
 801540a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	1c5a      	adds	r2, r3, #1
 8015410:	607a      	str	r2, [r7, #4]
 8015412:	683a      	ldr	r2, [r7, #0]
 8015414:	b2d2      	uxtb	r2, r2
 8015416:	701a      	strb	r2, [r3, #0]
 8015418:	683b      	ldr	r3, [r7, #0]
 801541a:	0a1b      	lsrs	r3, r3, #8
 801541c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	1c5a      	adds	r2, r3, #1
 8015422:	607a      	str	r2, [r7, #4]
 8015424:	683a      	ldr	r2, [r7, #0]
 8015426:	b2d2      	uxtb	r2, r2
 8015428:	701a      	strb	r2, [r3, #0]
}
 801542a:	bf00      	nop
 801542c:	370c      	adds	r7, #12
 801542e:	46bd      	mov	sp, r7
 8015430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015434:	4770      	bx	lr

08015436 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8015436:	b480      	push	{r7}
 8015438:	b087      	sub	sp, #28
 801543a:	af00      	add	r7, sp, #0
 801543c:	60f8      	str	r0, [r7, #12]
 801543e:	60b9      	str	r1, [r7, #8]
 8015440:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8015442:	68fb      	ldr	r3, [r7, #12]
 8015444:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8015446:	68bb      	ldr	r3, [r7, #8]
 8015448:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	2b00      	cmp	r3, #0
 801544e:	d00d      	beq.n	801546c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8015450:	693a      	ldr	r2, [r7, #16]
 8015452:	1c53      	adds	r3, r2, #1
 8015454:	613b      	str	r3, [r7, #16]
 8015456:	697b      	ldr	r3, [r7, #20]
 8015458:	1c59      	adds	r1, r3, #1
 801545a:	6179      	str	r1, [r7, #20]
 801545c:	7812      	ldrb	r2, [r2, #0]
 801545e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	3b01      	subs	r3, #1
 8015464:	607b      	str	r3, [r7, #4]
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d1f1      	bne.n	8015450 <mem_cpy+0x1a>
	}
}
 801546c:	bf00      	nop
 801546e:	371c      	adds	r7, #28
 8015470:	46bd      	mov	sp, r7
 8015472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015476:	4770      	bx	lr

08015478 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8015478:	b480      	push	{r7}
 801547a:	b087      	sub	sp, #28
 801547c:	af00      	add	r7, sp, #0
 801547e:	60f8      	str	r0, [r7, #12]
 8015480:	60b9      	str	r1, [r7, #8]
 8015482:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8015488:	697b      	ldr	r3, [r7, #20]
 801548a:	1c5a      	adds	r2, r3, #1
 801548c:	617a      	str	r2, [r7, #20]
 801548e:	68ba      	ldr	r2, [r7, #8]
 8015490:	b2d2      	uxtb	r2, r2
 8015492:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	3b01      	subs	r3, #1
 8015498:	607b      	str	r3, [r7, #4]
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	2b00      	cmp	r3, #0
 801549e:	d1f3      	bne.n	8015488 <mem_set+0x10>
}
 80154a0:	bf00      	nop
 80154a2:	bf00      	nop
 80154a4:	371c      	adds	r7, #28
 80154a6:	46bd      	mov	sp, r7
 80154a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ac:	4770      	bx	lr

080154ae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80154ae:	b480      	push	{r7}
 80154b0:	b089      	sub	sp, #36	@ 0x24
 80154b2:	af00      	add	r7, sp, #0
 80154b4:	60f8      	str	r0, [r7, #12]
 80154b6:	60b9      	str	r1, [r7, #8]
 80154b8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	61fb      	str	r3, [r7, #28]
 80154be:	68bb      	ldr	r3, [r7, #8]
 80154c0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80154c2:	2300      	movs	r3, #0
 80154c4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80154c6:	69fb      	ldr	r3, [r7, #28]
 80154c8:	1c5a      	adds	r2, r3, #1
 80154ca:	61fa      	str	r2, [r7, #28]
 80154cc:	781b      	ldrb	r3, [r3, #0]
 80154ce:	4619      	mov	r1, r3
 80154d0:	69bb      	ldr	r3, [r7, #24]
 80154d2:	1c5a      	adds	r2, r3, #1
 80154d4:	61ba      	str	r2, [r7, #24]
 80154d6:	781b      	ldrb	r3, [r3, #0]
 80154d8:	1acb      	subs	r3, r1, r3
 80154da:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	3b01      	subs	r3, #1
 80154e0:	607b      	str	r3, [r7, #4]
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	d002      	beq.n	80154ee <mem_cmp+0x40>
 80154e8:	697b      	ldr	r3, [r7, #20]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d0eb      	beq.n	80154c6 <mem_cmp+0x18>

	return r;
 80154ee:	697b      	ldr	r3, [r7, #20]
}
 80154f0:	4618      	mov	r0, r3
 80154f2:	3724      	adds	r7, #36	@ 0x24
 80154f4:	46bd      	mov	sp, r7
 80154f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154fa:	4770      	bx	lr

080154fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80154fc:	b480      	push	{r7}
 80154fe:	b083      	sub	sp, #12
 8015500:	af00      	add	r7, sp, #0
 8015502:	6078      	str	r0, [r7, #4]
 8015504:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8015506:	e002      	b.n	801550e <chk_chr+0x12>
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	3301      	adds	r3, #1
 801550c:	607b      	str	r3, [r7, #4]
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	781b      	ldrb	r3, [r3, #0]
 8015512:	2b00      	cmp	r3, #0
 8015514:	d005      	beq.n	8015522 <chk_chr+0x26>
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	781b      	ldrb	r3, [r3, #0]
 801551a:	461a      	mov	r2, r3
 801551c:	683b      	ldr	r3, [r7, #0]
 801551e:	4293      	cmp	r3, r2
 8015520:	d1f2      	bne.n	8015508 <chk_chr+0xc>
	return *str;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	781b      	ldrb	r3, [r3, #0]
}
 8015526:	4618      	mov	r0, r3
 8015528:	370c      	adds	r7, #12
 801552a:	46bd      	mov	sp, r7
 801552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015530:	4770      	bx	lr
	...

08015534 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8015534:	b480      	push	{r7}
 8015536:	b085      	sub	sp, #20
 8015538:	af00      	add	r7, sp, #0
 801553a:	6078      	str	r0, [r7, #4]
 801553c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801553e:	2300      	movs	r3, #0
 8015540:	60bb      	str	r3, [r7, #8]
 8015542:	68bb      	ldr	r3, [r7, #8]
 8015544:	60fb      	str	r3, [r7, #12]
 8015546:	e029      	b.n	801559c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8015548:	4a27      	ldr	r2, [pc, #156]	@ (80155e8 <chk_lock+0xb4>)
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	011b      	lsls	r3, r3, #4
 801554e:	4413      	add	r3, r2
 8015550:	681b      	ldr	r3, [r3, #0]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d01d      	beq.n	8015592 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8015556:	4a24      	ldr	r2, [pc, #144]	@ (80155e8 <chk_lock+0xb4>)
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	011b      	lsls	r3, r3, #4
 801555c:	4413      	add	r3, r2
 801555e:	681a      	ldr	r2, [r3, #0]
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	429a      	cmp	r2, r3
 8015566:	d116      	bne.n	8015596 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8015568:	4a1f      	ldr	r2, [pc, #124]	@ (80155e8 <chk_lock+0xb4>)
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	011b      	lsls	r3, r3, #4
 801556e:	4413      	add	r3, r2
 8015570:	3304      	adds	r3, #4
 8015572:	681a      	ldr	r2, [r3, #0]
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8015578:	429a      	cmp	r2, r3
 801557a:	d10c      	bne.n	8015596 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801557c:	4a1a      	ldr	r2, [pc, #104]	@ (80155e8 <chk_lock+0xb4>)
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	011b      	lsls	r3, r3, #4
 8015582:	4413      	add	r3, r2
 8015584:	3308      	adds	r3, #8
 8015586:	681a      	ldr	r2, [r3, #0]
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801558c:	429a      	cmp	r2, r3
 801558e:	d102      	bne.n	8015596 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8015590:	e007      	b.n	80155a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8015592:	2301      	movs	r3, #1
 8015594:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	3301      	adds	r3, #1
 801559a:	60fb      	str	r3, [r7, #12]
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	2b01      	cmp	r3, #1
 80155a0:	d9d2      	bls.n	8015548 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	2b02      	cmp	r3, #2
 80155a6:	d109      	bne.n	80155bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80155a8:	68bb      	ldr	r3, [r7, #8]
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d102      	bne.n	80155b4 <chk_lock+0x80>
 80155ae:	683b      	ldr	r3, [r7, #0]
 80155b0:	2b02      	cmp	r3, #2
 80155b2:	d101      	bne.n	80155b8 <chk_lock+0x84>
 80155b4:	2300      	movs	r3, #0
 80155b6:	e010      	b.n	80155da <chk_lock+0xa6>
 80155b8:	2312      	movs	r3, #18
 80155ba:	e00e      	b.n	80155da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80155bc:	683b      	ldr	r3, [r7, #0]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d108      	bne.n	80155d4 <chk_lock+0xa0>
 80155c2:	4a09      	ldr	r2, [pc, #36]	@ (80155e8 <chk_lock+0xb4>)
 80155c4:	68fb      	ldr	r3, [r7, #12]
 80155c6:	011b      	lsls	r3, r3, #4
 80155c8:	4413      	add	r3, r2
 80155ca:	330c      	adds	r3, #12
 80155cc:	881b      	ldrh	r3, [r3, #0]
 80155ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80155d2:	d101      	bne.n	80155d8 <chk_lock+0xa4>
 80155d4:	2310      	movs	r3, #16
 80155d6:	e000      	b.n	80155da <chk_lock+0xa6>
 80155d8:	2300      	movs	r3, #0
}
 80155da:	4618      	mov	r0, r3
 80155dc:	3714      	adds	r7, #20
 80155de:	46bd      	mov	sp, r7
 80155e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155e4:	4770      	bx	lr
 80155e6:	bf00      	nop
 80155e8:	200029b4 	.word	0x200029b4

080155ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80155ec:	b480      	push	{r7}
 80155ee:	b083      	sub	sp, #12
 80155f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80155f2:	2300      	movs	r3, #0
 80155f4:	607b      	str	r3, [r7, #4]
 80155f6:	e002      	b.n	80155fe <enq_lock+0x12>
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	3301      	adds	r3, #1
 80155fc:	607b      	str	r3, [r7, #4]
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	2b01      	cmp	r3, #1
 8015602:	d806      	bhi.n	8015612 <enq_lock+0x26>
 8015604:	4a09      	ldr	r2, [pc, #36]	@ (801562c <enq_lock+0x40>)
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	011b      	lsls	r3, r3, #4
 801560a:	4413      	add	r3, r2
 801560c:	681b      	ldr	r3, [r3, #0]
 801560e:	2b00      	cmp	r3, #0
 8015610:	d1f2      	bne.n	80155f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	2b02      	cmp	r3, #2
 8015616:	bf14      	ite	ne
 8015618:	2301      	movne	r3, #1
 801561a:	2300      	moveq	r3, #0
 801561c:	b2db      	uxtb	r3, r3
}
 801561e:	4618      	mov	r0, r3
 8015620:	370c      	adds	r7, #12
 8015622:	46bd      	mov	sp, r7
 8015624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015628:	4770      	bx	lr
 801562a:	bf00      	nop
 801562c:	200029b4 	.word	0x200029b4

08015630 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8015630:	b480      	push	{r7}
 8015632:	b085      	sub	sp, #20
 8015634:	af00      	add	r7, sp, #0
 8015636:	6078      	str	r0, [r7, #4]
 8015638:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801563a:	2300      	movs	r3, #0
 801563c:	60fb      	str	r3, [r7, #12]
 801563e:	e01f      	b.n	8015680 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8015640:	4a41      	ldr	r2, [pc, #260]	@ (8015748 <inc_lock+0x118>)
 8015642:	68fb      	ldr	r3, [r7, #12]
 8015644:	011b      	lsls	r3, r3, #4
 8015646:	4413      	add	r3, r2
 8015648:	681a      	ldr	r2, [r3, #0]
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	429a      	cmp	r2, r3
 8015650:	d113      	bne.n	801567a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8015652:	4a3d      	ldr	r2, [pc, #244]	@ (8015748 <inc_lock+0x118>)
 8015654:	68fb      	ldr	r3, [r7, #12]
 8015656:	011b      	lsls	r3, r3, #4
 8015658:	4413      	add	r3, r2
 801565a:	3304      	adds	r3, #4
 801565c:	681a      	ldr	r2, [r3, #0]
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8015662:	429a      	cmp	r2, r3
 8015664:	d109      	bne.n	801567a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8015666:	4a38      	ldr	r2, [pc, #224]	@ (8015748 <inc_lock+0x118>)
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	011b      	lsls	r3, r3, #4
 801566c:	4413      	add	r3, r2
 801566e:	3308      	adds	r3, #8
 8015670:	681a      	ldr	r2, [r3, #0]
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8015676:	429a      	cmp	r2, r3
 8015678:	d006      	beq.n	8015688 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	3301      	adds	r3, #1
 801567e:	60fb      	str	r3, [r7, #12]
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	2b01      	cmp	r3, #1
 8015684:	d9dc      	bls.n	8015640 <inc_lock+0x10>
 8015686:	e000      	b.n	801568a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8015688:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	2b02      	cmp	r3, #2
 801568e:	d132      	bne.n	80156f6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8015690:	2300      	movs	r3, #0
 8015692:	60fb      	str	r3, [r7, #12]
 8015694:	e002      	b.n	801569c <inc_lock+0x6c>
 8015696:	68fb      	ldr	r3, [r7, #12]
 8015698:	3301      	adds	r3, #1
 801569a:	60fb      	str	r3, [r7, #12]
 801569c:	68fb      	ldr	r3, [r7, #12]
 801569e:	2b01      	cmp	r3, #1
 80156a0:	d806      	bhi.n	80156b0 <inc_lock+0x80>
 80156a2:	4a29      	ldr	r2, [pc, #164]	@ (8015748 <inc_lock+0x118>)
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	011b      	lsls	r3, r3, #4
 80156a8:	4413      	add	r3, r2
 80156aa:	681b      	ldr	r3, [r3, #0]
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d1f2      	bne.n	8015696 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80156b0:	68fb      	ldr	r3, [r7, #12]
 80156b2:	2b02      	cmp	r3, #2
 80156b4:	d101      	bne.n	80156ba <inc_lock+0x8a>
 80156b6:	2300      	movs	r3, #0
 80156b8:	e040      	b.n	801573c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	681a      	ldr	r2, [r3, #0]
 80156be:	4922      	ldr	r1, [pc, #136]	@ (8015748 <inc_lock+0x118>)
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	011b      	lsls	r3, r3, #4
 80156c4:	440b      	add	r3, r1
 80156c6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	689a      	ldr	r2, [r3, #8]
 80156cc:	491e      	ldr	r1, [pc, #120]	@ (8015748 <inc_lock+0x118>)
 80156ce:	68fb      	ldr	r3, [r7, #12]
 80156d0:	011b      	lsls	r3, r3, #4
 80156d2:	440b      	add	r3, r1
 80156d4:	3304      	adds	r3, #4
 80156d6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	695a      	ldr	r2, [r3, #20]
 80156dc:	491a      	ldr	r1, [pc, #104]	@ (8015748 <inc_lock+0x118>)
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	011b      	lsls	r3, r3, #4
 80156e2:	440b      	add	r3, r1
 80156e4:	3308      	adds	r3, #8
 80156e6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80156e8:	4a17      	ldr	r2, [pc, #92]	@ (8015748 <inc_lock+0x118>)
 80156ea:	68fb      	ldr	r3, [r7, #12]
 80156ec:	011b      	lsls	r3, r3, #4
 80156ee:	4413      	add	r3, r2
 80156f0:	330c      	adds	r3, #12
 80156f2:	2200      	movs	r2, #0
 80156f4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80156f6:	683b      	ldr	r3, [r7, #0]
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	d009      	beq.n	8015710 <inc_lock+0xe0>
 80156fc:	4a12      	ldr	r2, [pc, #72]	@ (8015748 <inc_lock+0x118>)
 80156fe:	68fb      	ldr	r3, [r7, #12]
 8015700:	011b      	lsls	r3, r3, #4
 8015702:	4413      	add	r3, r2
 8015704:	330c      	adds	r3, #12
 8015706:	881b      	ldrh	r3, [r3, #0]
 8015708:	2b00      	cmp	r3, #0
 801570a:	d001      	beq.n	8015710 <inc_lock+0xe0>
 801570c:	2300      	movs	r3, #0
 801570e:	e015      	b.n	801573c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8015710:	683b      	ldr	r3, [r7, #0]
 8015712:	2b00      	cmp	r3, #0
 8015714:	d108      	bne.n	8015728 <inc_lock+0xf8>
 8015716:	4a0c      	ldr	r2, [pc, #48]	@ (8015748 <inc_lock+0x118>)
 8015718:	68fb      	ldr	r3, [r7, #12]
 801571a:	011b      	lsls	r3, r3, #4
 801571c:	4413      	add	r3, r2
 801571e:	330c      	adds	r3, #12
 8015720:	881b      	ldrh	r3, [r3, #0]
 8015722:	3301      	adds	r3, #1
 8015724:	b29a      	uxth	r2, r3
 8015726:	e001      	b.n	801572c <inc_lock+0xfc>
 8015728:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801572c:	4906      	ldr	r1, [pc, #24]	@ (8015748 <inc_lock+0x118>)
 801572e:	68fb      	ldr	r3, [r7, #12]
 8015730:	011b      	lsls	r3, r3, #4
 8015732:	440b      	add	r3, r1
 8015734:	330c      	adds	r3, #12
 8015736:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	3301      	adds	r3, #1
}
 801573c:	4618      	mov	r0, r3
 801573e:	3714      	adds	r7, #20
 8015740:	46bd      	mov	sp, r7
 8015742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015746:	4770      	bx	lr
 8015748:	200029b4 	.word	0x200029b4

0801574c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 801574c:	b480      	push	{r7}
 801574e:	b085      	sub	sp, #20
 8015750:	af00      	add	r7, sp, #0
 8015752:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	3b01      	subs	r3, #1
 8015758:	607b      	str	r3, [r7, #4]
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	2b01      	cmp	r3, #1
 801575e:	d825      	bhi.n	80157ac <dec_lock+0x60>
		n = Files[i].ctr;
 8015760:	4a17      	ldr	r2, [pc, #92]	@ (80157c0 <dec_lock+0x74>)
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	011b      	lsls	r3, r3, #4
 8015766:	4413      	add	r3, r2
 8015768:	330c      	adds	r3, #12
 801576a:	881b      	ldrh	r3, [r3, #0]
 801576c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801576e:	89fb      	ldrh	r3, [r7, #14]
 8015770:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015774:	d101      	bne.n	801577a <dec_lock+0x2e>
 8015776:	2300      	movs	r3, #0
 8015778:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801577a:	89fb      	ldrh	r3, [r7, #14]
 801577c:	2b00      	cmp	r3, #0
 801577e:	d002      	beq.n	8015786 <dec_lock+0x3a>
 8015780:	89fb      	ldrh	r3, [r7, #14]
 8015782:	3b01      	subs	r3, #1
 8015784:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8015786:	4a0e      	ldr	r2, [pc, #56]	@ (80157c0 <dec_lock+0x74>)
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	011b      	lsls	r3, r3, #4
 801578c:	4413      	add	r3, r2
 801578e:	330c      	adds	r3, #12
 8015790:	89fa      	ldrh	r2, [r7, #14]
 8015792:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8015794:	89fb      	ldrh	r3, [r7, #14]
 8015796:	2b00      	cmp	r3, #0
 8015798:	d105      	bne.n	80157a6 <dec_lock+0x5a>
 801579a:	4a09      	ldr	r2, [pc, #36]	@ (80157c0 <dec_lock+0x74>)
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	011b      	lsls	r3, r3, #4
 80157a0:	4413      	add	r3, r2
 80157a2:	2200      	movs	r2, #0
 80157a4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80157a6:	2300      	movs	r3, #0
 80157a8:	737b      	strb	r3, [r7, #13]
 80157aa:	e001      	b.n	80157b0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80157ac:	2302      	movs	r3, #2
 80157ae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80157b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80157b2:	4618      	mov	r0, r3
 80157b4:	3714      	adds	r7, #20
 80157b6:	46bd      	mov	sp, r7
 80157b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157bc:	4770      	bx	lr
 80157be:	bf00      	nop
 80157c0:	200029b4 	.word	0x200029b4

080157c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80157c4:	b480      	push	{r7}
 80157c6:	b085      	sub	sp, #20
 80157c8:	af00      	add	r7, sp, #0
 80157ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80157cc:	2300      	movs	r3, #0
 80157ce:	60fb      	str	r3, [r7, #12]
 80157d0:	e010      	b.n	80157f4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80157d2:	4a0d      	ldr	r2, [pc, #52]	@ (8015808 <clear_lock+0x44>)
 80157d4:	68fb      	ldr	r3, [r7, #12]
 80157d6:	011b      	lsls	r3, r3, #4
 80157d8:	4413      	add	r3, r2
 80157da:	681b      	ldr	r3, [r3, #0]
 80157dc:	687a      	ldr	r2, [r7, #4]
 80157de:	429a      	cmp	r2, r3
 80157e0:	d105      	bne.n	80157ee <clear_lock+0x2a>
 80157e2:	4a09      	ldr	r2, [pc, #36]	@ (8015808 <clear_lock+0x44>)
 80157e4:	68fb      	ldr	r3, [r7, #12]
 80157e6:	011b      	lsls	r3, r3, #4
 80157e8:	4413      	add	r3, r2
 80157ea:	2200      	movs	r2, #0
 80157ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80157ee:	68fb      	ldr	r3, [r7, #12]
 80157f0:	3301      	adds	r3, #1
 80157f2:	60fb      	str	r3, [r7, #12]
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	2b01      	cmp	r3, #1
 80157f8:	d9eb      	bls.n	80157d2 <clear_lock+0xe>
	}
}
 80157fa:	bf00      	nop
 80157fc:	bf00      	nop
 80157fe:	3714      	adds	r7, #20
 8015800:	46bd      	mov	sp, r7
 8015802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015806:	4770      	bx	lr
 8015808:	200029b4 	.word	0x200029b4

0801580c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801580c:	b580      	push	{r7, lr}
 801580e:	b086      	sub	sp, #24
 8015810:	af00      	add	r7, sp, #0
 8015812:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8015814:	2300      	movs	r3, #0
 8015816:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	78db      	ldrb	r3, [r3, #3]
 801581c:	2b00      	cmp	r3, #0
 801581e:	d034      	beq.n	801588a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015824:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	7858      	ldrb	r0, [r3, #1]
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015830:	2301      	movs	r3, #1
 8015832:	697a      	ldr	r2, [r7, #20]
 8015834:	f7ff fd3e 	bl	80152b4 <disk_write>
 8015838:	4603      	mov	r3, r0
 801583a:	2b00      	cmp	r3, #0
 801583c:	d002      	beq.n	8015844 <sync_window+0x38>
			res = FR_DISK_ERR;
 801583e:	2301      	movs	r3, #1
 8015840:	73fb      	strb	r3, [r7, #15]
 8015842:	e022      	b.n	801588a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8015844:	687b      	ldr	r3, [r7, #4]
 8015846:	2200      	movs	r2, #0
 8015848:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801584e:	697a      	ldr	r2, [r7, #20]
 8015850:	1ad2      	subs	r2, r2, r3
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	69db      	ldr	r3, [r3, #28]
 8015856:	429a      	cmp	r2, r3
 8015858:	d217      	bcs.n	801588a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	789b      	ldrb	r3, [r3, #2]
 801585e:	613b      	str	r3, [r7, #16]
 8015860:	e010      	b.n	8015884 <sync_window+0x78>
					wsect += fs->fsize;
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	69db      	ldr	r3, [r3, #28]
 8015866:	697a      	ldr	r2, [r7, #20]
 8015868:	4413      	add	r3, r2
 801586a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	7858      	ldrb	r0, [r3, #1]
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015876:	2301      	movs	r3, #1
 8015878:	697a      	ldr	r2, [r7, #20]
 801587a:	f7ff fd1b 	bl	80152b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801587e:	693b      	ldr	r3, [r7, #16]
 8015880:	3b01      	subs	r3, #1
 8015882:	613b      	str	r3, [r7, #16]
 8015884:	693b      	ldr	r3, [r7, #16]
 8015886:	2b01      	cmp	r3, #1
 8015888:	d8eb      	bhi.n	8015862 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801588a:	7bfb      	ldrb	r3, [r7, #15]
}
 801588c:	4618      	mov	r0, r3
 801588e:	3718      	adds	r7, #24
 8015890:	46bd      	mov	sp, r7
 8015892:	bd80      	pop	{r7, pc}

08015894 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8015894:	b580      	push	{r7, lr}
 8015896:	b084      	sub	sp, #16
 8015898:	af00      	add	r7, sp, #0
 801589a:	6078      	str	r0, [r7, #4]
 801589c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801589e:	2300      	movs	r3, #0
 80158a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80158a6:	683a      	ldr	r2, [r7, #0]
 80158a8:	429a      	cmp	r2, r3
 80158aa:	d01b      	beq.n	80158e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80158ac:	6878      	ldr	r0, [r7, #4]
 80158ae:	f7ff ffad 	bl	801580c <sync_window>
 80158b2:	4603      	mov	r3, r0
 80158b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80158b6:	7bfb      	ldrb	r3, [r7, #15]
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d113      	bne.n	80158e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	7858      	ldrb	r0, [r3, #1]
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80158c6:	2301      	movs	r3, #1
 80158c8:	683a      	ldr	r2, [r7, #0]
 80158ca:	f7ff fcd3 	bl	8015274 <disk_read>
 80158ce:	4603      	mov	r3, r0
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d004      	beq.n	80158de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80158d4:	f04f 33ff 	mov.w	r3, #4294967295
 80158d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80158da:	2301      	movs	r3, #1
 80158dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	683a      	ldr	r2, [r7, #0]
 80158e2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80158e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80158e6:	4618      	mov	r0, r3
 80158e8:	3710      	adds	r7, #16
 80158ea:	46bd      	mov	sp, r7
 80158ec:	bd80      	pop	{r7, pc}
	...

080158f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80158f0:	b580      	push	{r7, lr}
 80158f2:	b084      	sub	sp, #16
 80158f4:	af00      	add	r7, sp, #0
 80158f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80158f8:	6878      	ldr	r0, [r7, #4]
 80158fa:	f7ff ff87 	bl	801580c <sync_window>
 80158fe:	4603      	mov	r3, r0
 8015900:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015902:	7bfb      	ldrb	r3, [r7, #15]
 8015904:	2b00      	cmp	r3, #0
 8015906:	d158      	bne.n	80159ba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	781b      	ldrb	r3, [r3, #0]
 801590c:	2b03      	cmp	r3, #3
 801590e:	d148      	bne.n	80159a2 <sync_fs+0xb2>
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	791b      	ldrb	r3, [r3, #4]
 8015914:	2b01      	cmp	r3, #1
 8015916:	d144      	bne.n	80159a2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	3334      	adds	r3, #52	@ 0x34
 801591c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015920:	2100      	movs	r1, #0
 8015922:	4618      	mov	r0, r3
 8015924:	f7ff fda8 	bl	8015478 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	3334      	adds	r3, #52	@ 0x34
 801592c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015930:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8015934:	4618      	mov	r0, r3
 8015936:	f7ff fd37 	bl	80153a8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	3334      	adds	r3, #52	@ 0x34
 801593e:	4921      	ldr	r1, [pc, #132]	@ (80159c4 <sync_fs+0xd4>)
 8015940:	4618      	mov	r0, r3
 8015942:	f7ff fd4c 	bl	80153de <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	3334      	adds	r3, #52	@ 0x34
 801594a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801594e:	491e      	ldr	r1, [pc, #120]	@ (80159c8 <sync_fs+0xd8>)
 8015950:	4618      	mov	r0, r3
 8015952:	f7ff fd44 	bl	80153de <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	3334      	adds	r3, #52	@ 0x34
 801595a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	695b      	ldr	r3, [r3, #20]
 8015962:	4619      	mov	r1, r3
 8015964:	4610      	mov	r0, r2
 8015966:	f7ff fd3a 	bl	80153de <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	3334      	adds	r3, #52	@ 0x34
 801596e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	691b      	ldr	r3, [r3, #16]
 8015976:	4619      	mov	r1, r3
 8015978:	4610      	mov	r0, r2
 801597a:	f7ff fd30 	bl	80153de <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	6a1b      	ldr	r3, [r3, #32]
 8015982:	1c5a      	adds	r2, r3, #1
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	7858      	ldrb	r0, [r3, #1]
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015996:	2301      	movs	r3, #1
 8015998:	f7ff fc8c 	bl	80152b4 <disk_write>
			fs->fsi_flag = 0;
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	2200      	movs	r2, #0
 80159a0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	785b      	ldrb	r3, [r3, #1]
 80159a6:	2200      	movs	r2, #0
 80159a8:	2100      	movs	r1, #0
 80159aa:	4618      	mov	r0, r3
 80159ac:	f7ff fca2 	bl	80152f4 <disk_ioctl>
 80159b0:	4603      	mov	r3, r0
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d001      	beq.n	80159ba <sync_fs+0xca>
 80159b6:	2301      	movs	r3, #1
 80159b8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80159ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80159bc:	4618      	mov	r0, r3
 80159be:	3710      	adds	r7, #16
 80159c0:	46bd      	mov	sp, r7
 80159c2:	bd80      	pop	{r7, pc}
 80159c4:	41615252 	.word	0x41615252
 80159c8:	61417272 	.word	0x61417272

080159cc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80159cc:	b480      	push	{r7}
 80159ce:	b083      	sub	sp, #12
 80159d0:	af00      	add	r7, sp, #0
 80159d2:	6078      	str	r0, [r7, #4]
 80159d4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80159d6:	683b      	ldr	r3, [r7, #0]
 80159d8:	3b02      	subs	r3, #2
 80159da:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	699b      	ldr	r3, [r3, #24]
 80159e0:	3b02      	subs	r3, #2
 80159e2:	683a      	ldr	r2, [r7, #0]
 80159e4:	429a      	cmp	r2, r3
 80159e6:	d301      	bcc.n	80159ec <clust2sect+0x20>
 80159e8:	2300      	movs	r3, #0
 80159ea:	e008      	b.n	80159fe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	895b      	ldrh	r3, [r3, #10]
 80159f0:	461a      	mov	r2, r3
 80159f2:	683b      	ldr	r3, [r7, #0]
 80159f4:	fb03 f202 	mul.w	r2, r3, r2
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159fc:	4413      	add	r3, r2
}
 80159fe:	4618      	mov	r0, r3
 8015a00:	370c      	adds	r7, #12
 8015a02:	46bd      	mov	sp, r7
 8015a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a08:	4770      	bx	lr

08015a0a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8015a0a:	b580      	push	{r7, lr}
 8015a0c:	b086      	sub	sp, #24
 8015a0e:	af00      	add	r7, sp, #0
 8015a10:	6078      	str	r0, [r7, #4]
 8015a12:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	681b      	ldr	r3, [r3, #0]
 8015a18:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8015a1a:	683b      	ldr	r3, [r7, #0]
 8015a1c:	2b01      	cmp	r3, #1
 8015a1e:	d904      	bls.n	8015a2a <get_fat+0x20>
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	699b      	ldr	r3, [r3, #24]
 8015a24:	683a      	ldr	r2, [r7, #0]
 8015a26:	429a      	cmp	r2, r3
 8015a28:	d302      	bcc.n	8015a30 <get_fat+0x26>
		val = 1;	/* Internal error */
 8015a2a:	2301      	movs	r3, #1
 8015a2c:	617b      	str	r3, [r7, #20]
 8015a2e:	e08e      	b.n	8015b4e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8015a30:	f04f 33ff 	mov.w	r3, #4294967295
 8015a34:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8015a36:	693b      	ldr	r3, [r7, #16]
 8015a38:	781b      	ldrb	r3, [r3, #0]
 8015a3a:	2b03      	cmp	r3, #3
 8015a3c:	d061      	beq.n	8015b02 <get_fat+0xf8>
 8015a3e:	2b03      	cmp	r3, #3
 8015a40:	dc7b      	bgt.n	8015b3a <get_fat+0x130>
 8015a42:	2b01      	cmp	r3, #1
 8015a44:	d002      	beq.n	8015a4c <get_fat+0x42>
 8015a46:	2b02      	cmp	r3, #2
 8015a48:	d041      	beq.n	8015ace <get_fat+0xc4>
 8015a4a:	e076      	b.n	8015b3a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8015a4c:	683b      	ldr	r3, [r7, #0]
 8015a4e:	60fb      	str	r3, [r7, #12]
 8015a50:	68fb      	ldr	r3, [r7, #12]
 8015a52:	085b      	lsrs	r3, r3, #1
 8015a54:	68fa      	ldr	r2, [r7, #12]
 8015a56:	4413      	add	r3, r2
 8015a58:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015a5a:	693b      	ldr	r3, [r7, #16]
 8015a5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015a5e:	68fb      	ldr	r3, [r7, #12]
 8015a60:	0a5b      	lsrs	r3, r3, #9
 8015a62:	4413      	add	r3, r2
 8015a64:	4619      	mov	r1, r3
 8015a66:	6938      	ldr	r0, [r7, #16]
 8015a68:	f7ff ff14 	bl	8015894 <move_window>
 8015a6c:	4603      	mov	r3, r0
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d166      	bne.n	8015b40 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8015a72:	68fb      	ldr	r3, [r7, #12]
 8015a74:	1c5a      	adds	r2, r3, #1
 8015a76:	60fa      	str	r2, [r7, #12]
 8015a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015a7c:	693a      	ldr	r2, [r7, #16]
 8015a7e:	4413      	add	r3, r2
 8015a80:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015a84:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015a86:	693b      	ldr	r3, [r7, #16]
 8015a88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015a8a:	68fb      	ldr	r3, [r7, #12]
 8015a8c:	0a5b      	lsrs	r3, r3, #9
 8015a8e:	4413      	add	r3, r2
 8015a90:	4619      	mov	r1, r3
 8015a92:	6938      	ldr	r0, [r7, #16]
 8015a94:	f7ff fefe 	bl	8015894 <move_window>
 8015a98:	4603      	mov	r3, r0
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d152      	bne.n	8015b44 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8015a9e:	68fb      	ldr	r3, [r7, #12]
 8015aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015aa4:	693a      	ldr	r2, [r7, #16]
 8015aa6:	4413      	add	r3, r2
 8015aa8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015aac:	021b      	lsls	r3, r3, #8
 8015aae:	68ba      	ldr	r2, [r7, #8]
 8015ab0:	4313      	orrs	r3, r2
 8015ab2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8015ab4:	683b      	ldr	r3, [r7, #0]
 8015ab6:	f003 0301 	and.w	r3, r3, #1
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d002      	beq.n	8015ac4 <get_fat+0xba>
 8015abe:	68bb      	ldr	r3, [r7, #8]
 8015ac0:	091b      	lsrs	r3, r3, #4
 8015ac2:	e002      	b.n	8015aca <get_fat+0xc0>
 8015ac4:	68bb      	ldr	r3, [r7, #8]
 8015ac6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015aca:	617b      	str	r3, [r7, #20]
			break;
 8015acc:	e03f      	b.n	8015b4e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015ace:	693b      	ldr	r3, [r7, #16]
 8015ad0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015ad2:	683b      	ldr	r3, [r7, #0]
 8015ad4:	0a1b      	lsrs	r3, r3, #8
 8015ad6:	4413      	add	r3, r2
 8015ad8:	4619      	mov	r1, r3
 8015ada:	6938      	ldr	r0, [r7, #16]
 8015adc:	f7ff feda 	bl	8015894 <move_window>
 8015ae0:	4603      	mov	r3, r0
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d130      	bne.n	8015b48 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8015ae6:	693b      	ldr	r3, [r7, #16]
 8015ae8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015aec:	683b      	ldr	r3, [r7, #0]
 8015aee:	005b      	lsls	r3, r3, #1
 8015af0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8015af4:	4413      	add	r3, r2
 8015af6:	4618      	mov	r0, r3
 8015af8:	f7ff fc1a 	bl	8015330 <ld_word>
 8015afc:	4603      	mov	r3, r0
 8015afe:	617b      	str	r3, [r7, #20]
			break;
 8015b00:	e025      	b.n	8015b4e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015b02:	693b      	ldr	r3, [r7, #16]
 8015b04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015b06:	683b      	ldr	r3, [r7, #0]
 8015b08:	09db      	lsrs	r3, r3, #7
 8015b0a:	4413      	add	r3, r2
 8015b0c:	4619      	mov	r1, r3
 8015b0e:	6938      	ldr	r0, [r7, #16]
 8015b10:	f7ff fec0 	bl	8015894 <move_window>
 8015b14:	4603      	mov	r3, r0
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d118      	bne.n	8015b4c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8015b1a:	693b      	ldr	r3, [r7, #16]
 8015b1c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015b20:	683b      	ldr	r3, [r7, #0]
 8015b22:	009b      	lsls	r3, r3, #2
 8015b24:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015b28:	4413      	add	r3, r2
 8015b2a:	4618      	mov	r0, r3
 8015b2c:	f7ff fc19 	bl	8015362 <ld_dword>
 8015b30:	4603      	mov	r3, r0
 8015b32:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8015b36:	617b      	str	r3, [r7, #20]
			break;
 8015b38:	e009      	b.n	8015b4e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8015b3a:	2301      	movs	r3, #1
 8015b3c:	617b      	str	r3, [r7, #20]
 8015b3e:	e006      	b.n	8015b4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015b40:	bf00      	nop
 8015b42:	e004      	b.n	8015b4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015b44:	bf00      	nop
 8015b46:	e002      	b.n	8015b4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015b48:	bf00      	nop
 8015b4a:	e000      	b.n	8015b4e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015b4c:	bf00      	nop
		}
	}

	return val;
 8015b4e:	697b      	ldr	r3, [r7, #20]
}
 8015b50:	4618      	mov	r0, r3
 8015b52:	3718      	adds	r7, #24
 8015b54:	46bd      	mov	sp, r7
 8015b56:	bd80      	pop	{r7, pc}

08015b58 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8015b58:	b590      	push	{r4, r7, lr}
 8015b5a:	b089      	sub	sp, #36	@ 0x24
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	60f8      	str	r0, [r7, #12]
 8015b60:	60b9      	str	r1, [r7, #8]
 8015b62:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8015b64:	2302      	movs	r3, #2
 8015b66:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8015b68:	68bb      	ldr	r3, [r7, #8]
 8015b6a:	2b01      	cmp	r3, #1
 8015b6c:	f240 80d9 	bls.w	8015d22 <put_fat+0x1ca>
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	699b      	ldr	r3, [r3, #24]
 8015b74:	68ba      	ldr	r2, [r7, #8]
 8015b76:	429a      	cmp	r2, r3
 8015b78:	f080 80d3 	bcs.w	8015d22 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8015b7c:	68fb      	ldr	r3, [r7, #12]
 8015b7e:	781b      	ldrb	r3, [r3, #0]
 8015b80:	2b03      	cmp	r3, #3
 8015b82:	f000 8096 	beq.w	8015cb2 <put_fat+0x15a>
 8015b86:	2b03      	cmp	r3, #3
 8015b88:	f300 80cb 	bgt.w	8015d22 <put_fat+0x1ca>
 8015b8c:	2b01      	cmp	r3, #1
 8015b8e:	d002      	beq.n	8015b96 <put_fat+0x3e>
 8015b90:	2b02      	cmp	r3, #2
 8015b92:	d06e      	beq.n	8015c72 <put_fat+0x11a>
 8015b94:	e0c5      	b.n	8015d22 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8015b96:	68bb      	ldr	r3, [r7, #8]
 8015b98:	61bb      	str	r3, [r7, #24]
 8015b9a:	69bb      	ldr	r3, [r7, #24]
 8015b9c:	085b      	lsrs	r3, r3, #1
 8015b9e:	69ba      	ldr	r2, [r7, #24]
 8015ba0:	4413      	add	r3, r2
 8015ba2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015ba8:	69bb      	ldr	r3, [r7, #24]
 8015baa:	0a5b      	lsrs	r3, r3, #9
 8015bac:	4413      	add	r3, r2
 8015bae:	4619      	mov	r1, r3
 8015bb0:	68f8      	ldr	r0, [r7, #12]
 8015bb2:	f7ff fe6f 	bl	8015894 <move_window>
 8015bb6:	4603      	mov	r3, r0
 8015bb8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015bba:	7ffb      	ldrb	r3, [r7, #31]
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	f040 80a9 	bne.w	8015d14 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015bc8:	69bb      	ldr	r3, [r7, #24]
 8015bca:	1c59      	adds	r1, r3, #1
 8015bcc:	61b9      	str	r1, [r7, #24]
 8015bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015bd2:	4413      	add	r3, r2
 8015bd4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8015bd6:	68bb      	ldr	r3, [r7, #8]
 8015bd8:	f003 0301 	and.w	r3, r3, #1
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d00d      	beq.n	8015bfc <put_fat+0xa4>
 8015be0:	697b      	ldr	r3, [r7, #20]
 8015be2:	781b      	ldrb	r3, [r3, #0]
 8015be4:	b25b      	sxtb	r3, r3
 8015be6:	f003 030f 	and.w	r3, r3, #15
 8015bea:	b25a      	sxtb	r2, r3
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	b25b      	sxtb	r3, r3
 8015bf0:	011b      	lsls	r3, r3, #4
 8015bf2:	b25b      	sxtb	r3, r3
 8015bf4:	4313      	orrs	r3, r2
 8015bf6:	b25b      	sxtb	r3, r3
 8015bf8:	b2db      	uxtb	r3, r3
 8015bfa:	e001      	b.n	8015c00 <put_fat+0xa8>
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	b2db      	uxtb	r3, r3
 8015c00:	697a      	ldr	r2, [r7, #20]
 8015c02:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	2201      	movs	r2, #1
 8015c08:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015c0a:	68fb      	ldr	r3, [r7, #12]
 8015c0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015c0e:	69bb      	ldr	r3, [r7, #24]
 8015c10:	0a5b      	lsrs	r3, r3, #9
 8015c12:	4413      	add	r3, r2
 8015c14:	4619      	mov	r1, r3
 8015c16:	68f8      	ldr	r0, [r7, #12]
 8015c18:	f7ff fe3c 	bl	8015894 <move_window>
 8015c1c:	4603      	mov	r3, r0
 8015c1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015c20:	7ffb      	ldrb	r3, [r7, #31]
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d178      	bne.n	8015d18 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015c2c:	69bb      	ldr	r3, [r7, #24]
 8015c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015c32:	4413      	add	r3, r2
 8015c34:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015c36:	68bb      	ldr	r3, [r7, #8]
 8015c38:	f003 0301 	and.w	r3, r3, #1
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d003      	beq.n	8015c48 <put_fat+0xf0>
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	091b      	lsrs	r3, r3, #4
 8015c44:	b2db      	uxtb	r3, r3
 8015c46:	e00e      	b.n	8015c66 <put_fat+0x10e>
 8015c48:	697b      	ldr	r3, [r7, #20]
 8015c4a:	781b      	ldrb	r3, [r3, #0]
 8015c4c:	b25b      	sxtb	r3, r3
 8015c4e:	f023 030f 	bic.w	r3, r3, #15
 8015c52:	b25a      	sxtb	r2, r3
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	0a1b      	lsrs	r3, r3, #8
 8015c58:	b25b      	sxtb	r3, r3
 8015c5a:	f003 030f 	and.w	r3, r3, #15
 8015c5e:	b25b      	sxtb	r3, r3
 8015c60:	4313      	orrs	r3, r2
 8015c62:	b25b      	sxtb	r3, r3
 8015c64:	b2db      	uxtb	r3, r3
 8015c66:	697a      	ldr	r2, [r7, #20]
 8015c68:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	2201      	movs	r2, #1
 8015c6e:	70da      	strb	r2, [r3, #3]
			break;
 8015c70:	e057      	b.n	8015d22 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015c76:	68bb      	ldr	r3, [r7, #8]
 8015c78:	0a1b      	lsrs	r3, r3, #8
 8015c7a:	4413      	add	r3, r2
 8015c7c:	4619      	mov	r1, r3
 8015c7e:	68f8      	ldr	r0, [r7, #12]
 8015c80:	f7ff fe08 	bl	8015894 <move_window>
 8015c84:	4603      	mov	r3, r0
 8015c86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015c88:	7ffb      	ldrb	r3, [r7, #31]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d146      	bne.n	8015d1c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015c94:	68bb      	ldr	r3, [r7, #8]
 8015c96:	005b      	lsls	r3, r3, #1
 8015c98:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8015c9c:	4413      	add	r3, r2
 8015c9e:	687a      	ldr	r2, [r7, #4]
 8015ca0:	b292      	uxth	r2, r2
 8015ca2:	4611      	mov	r1, r2
 8015ca4:	4618      	mov	r0, r3
 8015ca6:	f7ff fb7f 	bl	80153a8 <st_word>
			fs->wflag = 1;
 8015caa:	68fb      	ldr	r3, [r7, #12]
 8015cac:	2201      	movs	r2, #1
 8015cae:	70da      	strb	r2, [r3, #3]
			break;
 8015cb0:	e037      	b.n	8015d22 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015cb6:	68bb      	ldr	r3, [r7, #8]
 8015cb8:	09db      	lsrs	r3, r3, #7
 8015cba:	4413      	add	r3, r2
 8015cbc:	4619      	mov	r1, r3
 8015cbe:	68f8      	ldr	r0, [r7, #12]
 8015cc0:	f7ff fde8 	bl	8015894 <move_window>
 8015cc4:	4603      	mov	r3, r0
 8015cc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015cc8:	7ffb      	ldrb	r3, [r7, #31]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d128      	bne.n	8015d20 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015cda:	68bb      	ldr	r3, [r7, #8]
 8015cdc:	009b      	lsls	r3, r3, #2
 8015cde:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015ce2:	4413      	add	r3, r2
 8015ce4:	4618      	mov	r0, r3
 8015ce6:	f7ff fb3c 	bl	8015362 <ld_dword>
 8015cea:	4603      	mov	r3, r0
 8015cec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8015cf0:	4323      	orrs	r3, r4
 8015cf2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8015cf4:	68fb      	ldr	r3, [r7, #12]
 8015cf6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015cfa:	68bb      	ldr	r3, [r7, #8]
 8015cfc:	009b      	lsls	r3, r3, #2
 8015cfe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015d02:	4413      	add	r3, r2
 8015d04:	6879      	ldr	r1, [r7, #4]
 8015d06:	4618      	mov	r0, r3
 8015d08:	f7ff fb69 	bl	80153de <st_dword>
			fs->wflag = 1;
 8015d0c:	68fb      	ldr	r3, [r7, #12]
 8015d0e:	2201      	movs	r2, #1
 8015d10:	70da      	strb	r2, [r3, #3]
			break;
 8015d12:	e006      	b.n	8015d22 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015d14:	bf00      	nop
 8015d16:	e004      	b.n	8015d22 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015d18:	bf00      	nop
 8015d1a:	e002      	b.n	8015d22 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015d1c:	bf00      	nop
 8015d1e:	e000      	b.n	8015d22 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015d20:	bf00      	nop
		}
	}
	return res;
 8015d22:	7ffb      	ldrb	r3, [r7, #31]
}
 8015d24:	4618      	mov	r0, r3
 8015d26:	3724      	adds	r7, #36	@ 0x24
 8015d28:	46bd      	mov	sp, r7
 8015d2a:	bd90      	pop	{r4, r7, pc}

08015d2c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8015d2c:	b580      	push	{r7, lr}
 8015d2e:	b088      	sub	sp, #32
 8015d30:	af00      	add	r7, sp, #0
 8015d32:	60f8      	str	r0, [r7, #12]
 8015d34:	60b9      	str	r1, [r7, #8]
 8015d36:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8015d38:	2300      	movs	r3, #0
 8015d3a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	681b      	ldr	r3, [r3, #0]
 8015d40:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8015d42:	68bb      	ldr	r3, [r7, #8]
 8015d44:	2b01      	cmp	r3, #1
 8015d46:	d904      	bls.n	8015d52 <remove_chain+0x26>
 8015d48:	69bb      	ldr	r3, [r7, #24]
 8015d4a:	699b      	ldr	r3, [r3, #24]
 8015d4c:	68ba      	ldr	r2, [r7, #8]
 8015d4e:	429a      	cmp	r2, r3
 8015d50:	d301      	bcc.n	8015d56 <remove_chain+0x2a>
 8015d52:	2302      	movs	r3, #2
 8015d54:	e04b      	b.n	8015dee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d00c      	beq.n	8015d76 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8015d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8015d60:	6879      	ldr	r1, [r7, #4]
 8015d62:	69b8      	ldr	r0, [r7, #24]
 8015d64:	f7ff fef8 	bl	8015b58 <put_fat>
 8015d68:	4603      	mov	r3, r0
 8015d6a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8015d6c:	7ffb      	ldrb	r3, [r7, #31]
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	d001      	beq.n	8015d76 <remove_chain+0x4a>
 8015d72:	7ffb      	ldrb	r3, [r7, #31]
 8015d74:	e03b      	b.n	8015dee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8015d76:	68b9      	ldr	r1, [r7, #8]
 8015d78:	68f8      	ldr	r0, [r7, #12]
 8015d7a:	f7ff fe46 	bl	8015a0a <get_fat>
 8015d7e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8015d80:	697b      	ldr	r3, [r7, #20]
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d031      	beq.n	8015dea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8015d86:	697b      	ldr	r3, [r7, #20]
 8015d88:	2b01      	cmp	r3, #1
 8015d8a:	d101      	bne.n	8015d90 <remove_chain+0x64>
 8015d8c:	2302      	movs	r3, #2
 8015d8e:	e02e      	b.n	8015dee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8015d90:	697b      	ldr	r3, [r7, #20]
 8015d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d96:	d101      	bne.n	8015d9c <remove_chain+0x70>
 8015d98:	2301      	movs	r3, #1
 8015d9a:	e028      	b.n	8015dee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8015d9c:	2200      	movs	r2, #0
 8015d9e:	68b9      	ldr	r1, [r7, #8]
 8015da0:	69b8      	ldr	r0, [r7, #24]
 8015da2:	f7ff fed9 	bl	8015b58 <put_fat>
 8015da6:	4603      	mov	r3, r0
 8015da8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8015daa:	7ffb      	ldrb	r3, [r7, #31]
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d001      	beq.n	8015db4 <remove_chain+0x88>
 8015db0:	7ffb      	ldrb	r3, [r7, #31]
 8015db2:	e01c      	b.n	8015dee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8015db4:	69bb      	ldr	r3, [r7, #24]
 8015db6:	695a      	ldr	r2, [r3, #20]
 8015db8:	69bb      	ldr	r3, [r7, #24]
 8015dba:	699b      	ldr	r3, [r3, #24]
 8015dbc:	3b02      	subs	r3, #2
 8015dbe:	429a      	cmp	r2, r3
 8015dc0:	d20b      	bcs.n	8015dda <remove_chain+0xae>
			fs->free_clst++;
 8015dc2:	69bb      	ldr	r3, [r7, #24]
 8015dc4:	695b      	ldr	r3, [r3, #20]
 8015dc6:	1c5a      	adds	r2, r3, #1
 8015dc8:	69bb      	ldr	r3, [r7, #24]
 8015dca:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8015dcc:	69bb      	ldr	r3, [r7, #24]
 8015dce:	791b      	ldrb	r3, [r3, #4]
 8015dd0:	f043 0301 	orr.w	r3, r3, #1
 8015dd4:	b2da      	uxtb	r2, r3
 8015dd6:	69bb      	ldr	r3, [r7, #24]
 8015dd8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8015dda:	697b      	ldr	r3, [r7, #20]
 8015ddc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8015dde:	69bb      	ldr	r3, [r7, #24]
 8015de0:	699b      	ldr	r3, [r3, #24]
 8015de2:	68ba      	ldr	r2, [r7, #8]
 8015de4:	429a      	cmp	r2, r3
 8015de6:	d3c6      	bcc.n	8015d76 <remove_chain+0x4a>
 8015de8:	e000      	b.n	8015dec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8015dea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8015dec:	2300      	movs	r3, #0
}
 8015dee:	4618      	mov	r0, r3
 8015df0:	3720      	adds	r7, #32
 8015df2:	46bd      	mov	sp, r7
 8015df4:	bd80      	pop	{r7, pc}

08015df6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8015df6:	b580      	push	{r7, lr}
 8015df8:	b088      	sub	sp, #32
 8015dfa:	af00      	add	r7, sp, #0
 8015dfc:	6078      	str	r0, [r7, #4]
 8015dfe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8015e06:	683b      	ldr	r3, [r7, #0]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d10d      	bne.n	8015e28 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8015e0c:	693b      	ldr	r3, [r7, #16]
 8015e0e:	691b      	ldr	r3, [r3, #16]
 8015e10:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8015e12:	69bb      	ldr	r3, [r7, #24]
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d004      	beq.n	8015e22 <create_chain+0x2c>
 8015e18:	693b      	ldr	r3, [r7, #16]
 8015e1a:	699b      	ldr	r3, [r3, #24]
 8015e1c:	69ba      	ldr	r2, [r7, #24]
 8015e1e:	429a      	cmp	r2, r3
 8015e20:	d31b      	bcc.n	8015e5a <create_chain+0x64>
 8015e22:	2301      	movs	r3, #1
 8015e24:	61bb      	str	r3, [r7, #24]
 8015e26:	e018      	b.n	8015e5a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8015e28:	6839      	ldr	r1, [r7, #0]
 8015e2a:	6878      	ldr	r0, [r7, #4]
 8015e2c:	f7ff fded 	bl	8015a0a <get_fat>
 8015e30:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8015e32:	68fb      	ldr	r3, [r7, #12]
 8015e34:	2b01      	cmp	r3, #1
 8015e36:	d801      	bhi.n	8015e3c <create_chain+0x46>
 8015e38:	2301      	movs	r3, #1
 8015e3a:	e070      	b.n	8015f1e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e42:	d101      	bne.n	8015e48 <create_chain+0x52>
 8015e44:	68fb      	ldr	r3, [r7, #12]
 8015e46:	e06a      	b.n	8015f1e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8015e48:	693b      	ldr	r3, [r7, #16]
 8015e4a:	699b      	ldr	r3, [r3, #24]
 8015e4c:	68fa      	ldr	r2, [r7, #12]
 8015e4e:	429a      	cmp	r2, r3
 8015e50:	d201      	bcs.n	8015e56 <create_chain+0x60>
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	e063      	b.n	8015f1e <create_chain+0x128>
		scl = clst;
 8015e56:	683b      	ldr	r3, [r7, #0]
 8015e58:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8015e5a:	69bb      	ldr	r3, [r7, #24]
 8015e5c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8015e5e:	69fb      	ldr	r3, [r7, #28]
 8015e60:	3301      	adds	r3, #1
 8015e62:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8015e64:	693b      	ldr	r3, [r7, #16]
 8015e66:	699b      	ldr	r3, [r3, #24]
 8015e68:	69fa      	ldr	r2, [r7, #28]
 8015e6a:	429a      	cmp	r2, r3
 8015e6c:	d307      	bcc.n	8015e7e <create_chain+0x88>
				ncl = 2;
 8015e6e:	2302      	movs	r3, #2
 8015e70:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8015e72:	69fa      	ldr	r2, [r7, #28]
 8015e74:	69bb      	ldr	r3, [r7, #24]
 8015e76:	429a      	cmp	r2, r3
 8015e78:	d901      	bls.n	8015e7e <create_chain+0x88>
 8015e7a:	2300      	movs	r3, #0
 8015e7c:	e04f      	b.n	8015f1e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8015e7e:	69f9      	ldr	r1, [r7, #28]
 8015e80:	6878      	ldr	r0, [r7, #4]
 8015e82:	f7ff fdc2 	bl	8015a0a <get_fat>
 8015e86:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8015e88:	68fb      	ldr	r3, [r7, #12]
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d00e      	beq.n	8015eac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	2b01      	cmp	r3, #1
 8015e92:	d003      	beq.n	8015e9c <create_chain+0xa6>
 8015e94:	68fb      	ldr	r3, [r7, #12]
 8015e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e9a:	d101      	bne.n	8015ea0 <create_chain+0xaa>
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	e03e      	b.n	8015f1e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8015ea0:	69fa      	ldr	r2, [r7, #28]
 8015ea2:	69bb      	ldr	r3, [r7, #24]
 8015ea4:	429a      	cmp	r2, r3
 8015ea6:	d1da      	bne.n	8015e5e <create_chain+0x68>
 8015ea8:	2300      	movs	r3, #0
 8015eaa:	e038      	b.n	8015f1e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8015eac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8015eae:	f04f 32ff 	mov.w	r2, #4294967295
 8015eb2:	69f9      	ldr	r1, [r7, #28]
 8015eb4:	6938      	ldr	r0, [r7, #16]
 8015eb6:	f7ff fe4f 	bl	8015b58 <put_fat>
 8015eba:	4603      	mov	r3, r0
 8015ebc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8015ebe:	7dfb      	ldrb	r3, [r7, #23]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d109      	bne.n	8015ed8 <create_chain+0xe2>
 8015ec4:	683b      	ldr	r3, [r7, #0]
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d006      	beq.n	8015ed8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8015eca:	69fa      	ldr	r2, [r7, #28]
 8015ecc:	6839      	ldr	r1, [r7, #0]
 8015ece:	6938      	ldr	r0, [r7, #16]
 8015ed0:	f7ff fe42 	bl	8015b58 <put_fat>
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8015ed8:	7dfb      	ldrb	r3, [r7, #23]
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d116      	bne.n	8015f0c <create_chain+0x116>
		fs->last_clst = ncl;
 8015ede:	693b      	ldr	r3, [r7, #16]
 8015ee0:	69fa      	ldr	r2, [r7, #28]
 8015ee2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8015ee4:	693b      	ldr	r3, [r7, #16]
 8015ee6:	695a      	ldr	r2, [r3, #20]
 8015ee8:	693b      	ldr	r3, [r7, #16]
 8015eea:	699b      	ldr	r3, [r3, #24]
 8015eec:	3b02      	subs	r3, #2
 8015eee:	429a      	cmp	r2, r3
 8015ef0:	d804      	bhi.n	8015efc <create_chain+0x106>
 8015ef2:	693b      	ldr	r3, [r7, #16]
 8015ef4:	695b      	ldr	r3, [r3, #20]
 8015ef6:	1e5a      	subs	r2, r3, #1
 8015ef8:	693b      	ldr	r3, [r7, #16]
 8015efa:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8015efc:	693b      	ldr	r3, [r7, #16]
 8015efe:	791b      	ldrb	r3, [r3, #4]
 8015f00:	f043 0301 	orr.w	r3, r3, #1
 8015f04:	b2da      	uxtb	r2, r3
 8015f06:	693b      	ldr	r3, [r7, #16]
 8015f08:	711a      	strb	r2, [r3, #4]
 8015f0a:	e007      	b.n	8015f1c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8015f0c:	7dfb      	ldrb	r3, [r7, #23]
 8015f0e:	2b01      	cmp	r3, #1
 8015f10:	d102      	bne.n	8015f18 <create_chain+0x122>
 8015f12:	f04f 33ff 	mov.w	r3, #4294967295
 8015f16:	e000      	b.n	8015f1a <create_chain+0x124>
 8015f18:	2301      	movs	r3, #1
 8015f1a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8015f1c:	69fb      	ldr	r3, [r7, #28]
}
 8015f1e:	4618      	mov	r0, r3
 8015f20:	3720      	adds	r7, #32
 8015f22:	46bd      	mov	sp, r7
 8015f24:	bd80      	pop	{r7, pc}

08015f26 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8015f26:	b480      	push	{r7}
 8015f28:	b087      	sub	sp, #28
 8015f2a:	af00      	add	r7, sp, #0
 8015f2c:	6078      	str	r0, [r7, #4]
 8015f2e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	681b      	ldr	r3, [r3, #0]
 8015f34:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f3a:	3304      	adds	r3, #4
 8015f3c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8015f3e:	683b      	ldr	r3, [r7, #0]
 8015f40:	0a5b      	lsrs	r3, r3, #9
 8015f42:	68fa      	ldr	r2, [r7, #12]
 8015f44:	8952      	ldrh	r2, [r2, #10]
 8015f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8015f4a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015f4c:	693b      	ldr	r3, [r7, #16]
 8015f4e:	1d1a      	adds	r2, r3, #4
 8015f50:	613a      	str	r2, [r7, #16]
 8015f52:	681b      	ldr	r3, [r3, #0]
 8015f54:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8015f56:	68bb      	ldr	r3, [r7, #8]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d101      	bne.n	8015f60 <clmt_clust+0x3a>
 8015f5c:	2300      	movs	r3, #0
 8015f5e:	e010      	b.n	8015f82 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8015f60:	697a      	ldr	r2, [r7, #20]
 8015f62:	68bb      	ldr	r3, [r7, #8]
 8015f64:	429a      	cmp	r2, r3
 8015f66:	d307      	bcc.n	8015f78 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8015f68:	697a      	ldr	r2, [r7, #20]
 8015f6a:	68bb      	ldr	r3, [r7, #8]
 8015f6c:	1ad3      	subs	r3, r2, r3
 8015f6e:	617b      	str	r3, [r7, #20]
 8015f70:	693b      	ldr	r3, [r7, #16]
 8015f72:	3304      	adds	r3, #4
 8015f74:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015f76:	e7e9      	b.n	8015f4c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8015f78:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8015f7a:	693b      	ldr	r3, [r7, #16]
 8015f7c:	681a      	ldr	r2, [r3, #0]
 8015f7e:	697b      	ldr	r3, [r7, #20]
 8015f80:	4413      	add	r3, r2
}
 8015f82:	4618      	mov	r0, r3
 8015f84:	371c      	adds	r7, #28
 8015f86:	46bd      	mov	sp, r7
 8015f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f8c:	4770      	bx	lr

08015f8e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8015f8e:	b580      	push	{r7, lr}
 8015f90:	b086      	sub	sp, #24
 8015f92:	af00      	add	r7, sp, #0
 8015f94:	6078      	str	r0, [r7, #4]
 8015f96:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8015f9e:	683b      	ldr	r3, [r7, #0]
 8015fa0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8015fa4:	d204      	bcs.n	8015fb0 <dir_sdi+0x22>
 8015fa6:	683b      	ldr	r3, [r7, #0]
 8015fa8:	f003 031f 	and.w	r3, r3, #31
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d001      	beq.n	8015fb4 <dir_sdi+0x26>
		return FR_INT_ERR;
 8015fb0:	2302      	movs	r3, #2
 8015fb2:	e063      	b.n	801607c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	683a      	ldr	r2, [r7, #0]
 8015fb8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	689b      	ldr	r3, [r3, #8]
 8015fbe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8015fc0:	697b      	ldr	r3, [r7, #20]
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d106      	bne.n	8015fd4 <dir_sdi+0x46>
 8015fc6:	693b      	ldr	r3, [r7, #16]
 8015fc8:	781b      	ldrb	r3, [r3, #0]
 8015fca:	2b02      	cmp	r3, #2
 8015fcc:	d902      	bls.n	8015fd4 <dir_sdi+0x46>
		clst = fs->dirbase;
 8015fce:	693b      	ldr	r3, [r7, #16]
 8015fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015fd2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8015fd4:	697b      	ldr	r3, [r7, #20]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d10c      	bne.n	8015ff4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8015fda:	683b      	ldr	r3, [r7, #0]
 8015fdc:	095b      	lsrs	r3, r3, #5
 8015fde:	693a      	ldr	r2, [r7, #16]
 8015fe0:	8912      	ldrh	r2, [r2, #8]
 8015fe2:	4293      	cmp	r3, r2
 8015fe4:	d301      	bcc.n	8015fea <dir_sdi+0x5c>
 8015fe6:	2302      	movs	r3, #2
 8015fe8:	e048      	b.n	801607c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8015fea:	693b      	ldr	r3, [r7, #16]
 8015fec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	61da      	str	r2, [r3, #28]
 8015ff2:	e029      	b.n	8016048 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8015ff4:	693b      	ldr	r3, [r7, #16]
 8015ff6:	895b      	ldrh	r3, [r3, #10]
 8015ff8:	025b      	lsls	r3, r3, #9
 8015ffa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8015ffc:	e019      	b.n	8016032 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	6979      	ldr	r1, [r7, #20]
 8016002:	4618      	mov	r0, r3
 8016004:	f7ff fd01 	bl	8015a0a <get_fat>
 8016008:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801600a:	697b      	ldr	r3, [r7, #20]
 801600c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016010:	d101      	bne.n	8016016 <dir_sdi+0x88>
 8016012:	2301      	movs	r3, #1
 8016014:	e032      	b.n	801607c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8016016:	697b      	ldr	r3, [r7, #20]
 8016018:	2b01      	cmp	r3, #1
 801601a:	d904      	bls.n	8016026 <dir_sdi+0x98>
 801601c:	693b      	ldr	r3, [r7, #16]
 801601e:	699b      	ldr	r3, [r3, #24]
 8016020:	697a      	ldr	r2, [r7, #20]
 8016022:	429a      	cmp	r2, r3
 8016024:	d301      	bcc.n	801602a <dir_sdi+0x9c>
 8016026:	2302      	movs	r3, #2
 8016028:	e028      	b.n	801607c <dir_sdi+0xee>
			ofs -= csz;
 801602a:	683a      	ldr	r2, [r7, #0]
 801602c:	68fb      	ldr	r3, [r7, #12]
 801602e:	1ad3      	subs	r3, r2, r3
 8016030:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8016032:	683a      	ldr	r2, [r7, #0]
 8016034:	68fb      	ldr	r3, [r7, #12]
 8016036:	429a      	cmp	r2, r3
 8016038:	d2e1      	bcs.n	8015ffe <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 801603a:	6979      	ldr	r1, [r7, #20]
 801603c:	6938      	ldr	r0, [r7, #16]
 801603e:	f7ff fcc5 	bl	80159cc <clust2sect>
 8016042:	4602      	mov	r2, r0
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	697a      	ldr	r2, [r7, #20]
 801604c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	69db      	ldr	r3, [r3, #28]
 8016052:	2b00      	cmp	r3, #0
 8016054:	d101      	bne.n	801605a <dir_sdi+0xcc>
 8016056:	2302      	movs	r3, #2
 8016058:	e010      	b.n	801607c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	69da      	ldr	r2, [r3, #28]
 801605e:	683b      	ldr	r3, [r7, #0]
 8016060:	0a5b      	lsrs	r3, r3, #9
 8016062:	441a      	add	r2, r3
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8016068:	693b      	ldr	r3, [r7, #16]
 801606a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801606e:	683b      	ldr	r3, [r7, #0]
 8016070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016074:	441a      	add	r2, r3
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801607a:	2300      	movs	r3, #0
}
 801607c:	4618      	mov	r0, r3
 801607e:	3718      	adds	r7, #24
 8016080:	46bd      	mov	sp, r7
 8016082:	bd80      	pop	{r7, pc}

08016084 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8016084:	b580      	push	{r7, lr}
 8016086:	b086      	sub	sp, #24
 8016088:	af00      	add	r7, sp, #0
 801608a:	6078      	str	r0, [r7, #4]
 801608c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	695b      	ldr	r3, [r3, #20]
 8016098:	3320      	adds	r3, #32
 801609a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	69db      	ldr	r3, [r3, #28]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d003      	beq.n	80160ac <dir_next+0x28>
 80160a4:	68bb      	ldr	r3, [r7, #8]
 80160a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80160aa:	d301      	bcc.n	80160b0 <dir_next+0x2c>
 80160ac:	2304      	movs	r3, #4
 80160ae:	e0aa      	b.n	8016206 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80160b0:	68bb      	ldr	r3, [r7, #8]
 80160b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	f040 8098 	bne.w	80161ec <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	69db      	ldr	r3, [r3, #28]
 80160c0:	1c5a      	adds	r2, r3, #1
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	699b      	ldr	r3, [r3, #24]
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d10b      	bne.n	80160e6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80160ce:	68bb      	ldr	r3, [r7, #8]
 80160d0:	095b      	lsrs	r3, r3, #5
 80160d2:	68fa      	ldr	r2, [r7, #12]
 80160d4:	8912      	ldrh	r2, [r2, #8]
 80160d6:	4293      	cmp	r3, r2
 80160d8:	f0c0 8088 	bcc.w	80161ec <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	2200      	movs	r2, #0
 80160e0:	61da      	str	r2, [r3, #28]
 80160e2:	2304      	movs	r3, #4
 80160e4:	e08f      	b.n	8016206 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80160e6:	68bb      	ldr	r3, [r7, #8]
 80160e8:	0a5b      	lsrs	r3, r3, #9
 80160ea:	68fa      	ldr	r2, [r7, #12]
 80160ec:	8952      	ldrh	r2, [r2, #10]
 80160ee:	3a01      	subs	r2, #1
 80160f0:	4013      	ands	r3, r2
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d17a      	bne.n	80161ec <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80160f6:	687a      	ldr	r2, [r7, #4]
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	699b      	ldr	r3, [r3, #24]
 80160fc:	4619      	mov	r1, r3
 80160fe:	4610      	mov	r0, r2
 8016100:	f7ff fc83 	bl	8015a0a <get_fat>
 8016104:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8016106:	697b      	ldr	r3, [r7, #20]
 8016108:	2b01      	cmp	r3, #1
 801610a:	d801      	bhi.n	8016110 <dir_next+0x8c>
 801610c:	2302      	movs	r3, #2
 801610e:	e07a      	b.n	8016206 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8016110:	697b      	ldr	r3, [r7, #20]
 8016112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016116:	d101      	bne.n	801611c <dir_next+0x98>
 8016118:	2301      	movs	r3, #1
 801611a:	e074      	b.n	8016206 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801611c:	68fb      	ldr	r3, [r7, #12]
 801611e:	699b      	ldr	r3, [r3, #24]
 8016120:	697a      	ldr	r2, [r7, #20]
 8016122:	429a      	cmp	r2, r3
 8016124:	d358      	bcc.n	80161d8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8016126:	683b      	ldr	r3, [r7, #0]
 8016128:	2b00      	cmp	r3, #0
 801612a:	d104      	bne.n	8016136 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	2200      	movs	r2, #0
 8016130:	61da      	str	r2, [r3, #28]
 8016132:	2304      	movs	r3, #4
 8016134:	e067      	b.n	8016206 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8016136:	687a      	ldr	r2, [r7, #4]
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	699b      	ldr	r3, [r3, #24]
 801613c:	4619      	mov	r1, r3
 801613e:	4610      	mov	r0, r2
 8016140:	f7ff fe59 	bl	8015df6 <create_chain>
 8016144:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8016146:	697b      	ldr	r3, [r7, #20]
 8016148:	2b00      	cmp	r3, #0
 801614a:	d101      	bne.n	8016150 <dir_next+0xcc>
 801614c:	2307      	movs	r3, #7
 801614e:	e05a      	b.n	8016206 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8016150:	697b      	ldr	r3, [r7, #20]
 8016152:	2b01      	cmp	r3, #1
 8016154:	d101      	bne.n	801615a <dir_next+0xd6>
 8016156:	2302      	movs	r3, #2
 8016158:	e055      	b.n	8016206 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801615a:	697b      	ldr	r3, [r7, #20]
 801615c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016160:	d101      	bne.n	8016166 <dir_next+0xe2>
 8016162:	2301      	movs	r3, #1
 8016164:	e04f      	b.n	8016206 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8016166:	68f8      	ldr	r0, [r7, #12]
 8016168:	f7ff fb50 	bl	801580c <sync_window>
 801616c:	4603      	mov	r3, r0
 801616e:	2b00      	cmp	r3, #0
 8016170:	d001      	beq.n	8016176 <dir_next+0xf2>
 8016172:	2301      	movs	r3, #1
 8016174:	e047      	b.n	8016206 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8016176:	68fb      	ldr	r3, [r7, #12]
 8016178:	3334      	adds	r3, #52	@ 0x34
 801617a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801617e:	2100      	movs	r1, #0
 8016180:	4618      	mov	r0, r3
 8016182:	f7ff f979 	bl	8015478 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8016186:	2300      	movs	r3, #0
 8016188:	613b      	str	r3, [r7, #16]
 801618a:	6979      	ldr	r1, [r7, #20]
 801618c:	68f8      	ldr	r0, [r7, #12]
 801618e:	f7ff fc1d 	bl	80159cc <clust2sect>
 8016192:	4602      	mov	r2, r0
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	631a      	str	r2, [r3, #48]	@ 0x30
 8016198:	e012      	b.n	80161c0 <dir_next+0x13c>
						fs->wflag = 1;
 801619a:	68fb      	ldr	r3, [r7, #12]
 801619c:	2201      	movs	r2, #1
 801619e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80161a0:	68f8      	ldr	r0, [r7, #12]
 80161a2:	f7ff fb33 	bl	801580c <sync_window>
 80161a6:	4603      	mov	r3, r0
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d001      	beq.n	80161b0 <dir_next+0x12c>
 80161ac:	2301      	movs	r3, #1
 80161ae:	e02a      	b.n	8016206 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80161b0:	693b      	ldr	r3, [r7, #16]
 80161b2:	3301      	adds	r3, #1
 80161b4:	613b      	str	r3, [r7, #16]
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80161ba:	1c5a      	adds	r2, r3, #1
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	631a      	str	r2, [r3, #48]	@ 0x30
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	895b      	ldrh	r3, [r3, #10]
 80161c4:	461a      	mov	r2, r3
 80161c6:	693b      	ldr	r3, [r7, #16]
 80161c8:	4293      	cmp	r3, r2
 80161ca:	d3e6      	bcc.n	801619a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80161cc:	68fb      	ldr	r3, [r7, #12]
 80161ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80161d0:	693b      	ldr	r3, [r7, #16]
 80161d2:	1ad2      	subs	r2, r2, r3
 80161d4:	68fb      	ldr	r3, [r7, #12]
 80161d6:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	697a      	ldr	r2, [r7, #20]
 80161dc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80161de:	6979      	ldr	r1, [r7, #20]
 80161e0:	68f8      	ldr	r0, [r7, #12]
 80161e2:	f7ff fbf3 	bl	80159cc <clust2sect>
 80161e6:	4602      	mov	r2, r0
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80161ec:	687b      	ldr	r3, [r7, #4]
 80161ee:	68ba      	ldr	r2, [r7, #8]
 80161f0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80161f8:	68bb      	ldr	r3, [r7, #8]
 80161fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80161fe:	441a      	add	r2, r3
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8016204:	2300      	movs	r3, #0
}
 8016206:	4618      	mov	r0, r3
 8016208:	3718      	adds	r7, #24
 801620a:	46bd      	mov	sp, r7
 801620c:	bd80      	pop	{r7, pc}

0801620e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801620e:	b580      	push	{r7, lr}
 8016210:	b086      	sub	sp, #24
 8016212:	af00      	add	r7, sp, #0
 8016214:	6078      	str	r0, [r7, #4]
 8016216:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801621e:	2100      	movs	r1, #0
 8016220:	6878      	ldr	r0, [r7, #4]
 8016222:	f7ff feb4 	bl	8015f8e <dir_sdi>
 8016226:	4603      	mov	r3, r0
 8016228:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801622a:	7dfb      	ldrb	r3, [r7, #23]
 801622c:	2b00      	cmp	r3, #0
 801622e:	d12b      	bne.n	8016288 <dir_alloc+0x7a>
		n = 0;
 8016230:	2300      	movs	r3, #0
 8016232:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	69db      	ldr	r3, [r3, #28]
 8016238:	4619      	mov	r1, r3
 801623a:	68f8      	ldr	r0, [r7, #12]
 801623c:	f7ff fb2a 	bl	8015894 <move_window>
 8016240:	4603      	mov	r3, r0
 8016242:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8016244:	7dfb      	ldrb	r3, [r7, #23]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d11d      	bne.n	8016286 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	6a1b      	ldr	r3, [r3, #32]
 801624e:	781b      	ldrb	r3, [r3, #0]
 8016250:	2be5      	cmp	r3, #229	@ 0xe5
 8016252:	d004      	beq.n	801625e <dir_alloc+0x50>
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	6a1b      	ldr	r3, [r3, #32]
 8016258:	781b      	ldrb	r3, [r3, #0]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d107      	bne.n	801626e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801625e:	693b      	ldr	r3, [r7, #16]
 8016260:	3301      	adds	r3, #1
 8016262:	613b      	str	r3, [r7, #16]
 8016264:	693a      	ldr	r2, [r7, #16]
 8016266:	683b      	ldr	r3, [r7, #0]
 8016268:	429a      	cmp	r2, r3
 801626a:	d102      	bne.n	8016272 <dir_alloc+0x64>
 801626c:	e00c      	b.n	8016288 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801626e:	2300      	movs	r3, #0
 8016270:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8016272:	2101      	movs	r1, #1
 8016274:	6878      	ldr	r0, [r7, #4]
 8016276:	f7ff ff05 	bl	8016084 <dir_next>
 801627a:	4603      	mov	r3, r0
 801627c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801627e:	7dfb      	ldrb	r3, [r7, #23]
 8016280:	2b00      	cmp	r3, #0
 8016282:	d0d7      	beq.n	8016234 <dir_alloc+0x26>
 8016284:	e000      	b.n	8016288 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8016286:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8016288:	7dfb      	ldrb	r3, [r7, #23]
 801628a:	2b04      	cmp	r3, #4
 801628c:	d101      	bne.n	8016292 <dir_alloc+0x84>
 801628e:	2307      	movs	r3, #7
 8016290:	75fb      	strb	r3, [r7, #23]
	return res;
 8016292:	7dfb      	ldrb	r3, [r7, #23]
}
 8016294:	4618      	mov	r0, r3
 8016296:	3718      	adds	r7, #24
 8016298:	46bd      	mov	sp, r7
 801629a:	bd80      	pop	{r7, pc}

0801629c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801629c:	b580      	push	{r7, lr}
 801629e:	b084      	sub	sp, #16
 80162a0:	af00      	add	r7, sp, #0
 80162a2:	6078      	str	r0, [r7, #4]
 80162a4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80162a6:	683b      	ldr	r3, [r7, #0]
 80162a8:	331a      	adds	r3, #26
 80162aa:	4618      	mov	r0, r3
 80162ac:	f7ff f840 	bl	8015330 <ld_word>
 80162b0:	4603      	mov	r3, r0
 80162b2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	781b      	ldrb	r3, [r3, #0]
 80162b8:	2b03      	cmp	r3, #3
 80162ba:	d109      	bne.n	80162d0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80162bc:	683b      	ldr	r3, [r7, #0]
 80162be:	3314      	adds	r3, #20
 80162c0:	4618      	mov	r0, r3
 80162c2:	f7ff f835 	bl	8015330 <ld_word>
 80162c6:	4603      	mov	r3, r0
 80162c8:	041b      	lsls	r3, r3, #16
 80162ca:	68fa      	ldr	r2, [r7, #12]
 80162cc:	4313      	orrs	r3, r2
 80162ce:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80162d0:	68fb      	ldr	r3, [r7, #12]
}
 80162d2:	4618      	mov	r0, r3
 80162d4:	3710      	adds	r7, #16
 80162d6:	46bd      	mov	sp, r7
 80162d8:	bd80      	pop	{r7, pc}

080162da <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80162da:	b580      	push	{r7, lr}
 80162dc:	b084      	sub	sp, #16
 80162de:	af00      	add	r7, sp, #0
 80162e0:	60f8      	str	r0, [r7, #12]
 80162e2:	60b9      	str	r1, [r7, #8]
 80162e4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80162e6:	68bb      	ldr	r3, [r7, #8]
 80162e8:	331a      	adds	r3, #26
 80162ea:	687a      	ldr	r2, [r7, #4]
 80162ec:	b292      	uxth	r2, r2
 80162ee:	4611      	mov	r1, r2
 80162f0:	4618      	mov	r0, r3
 80162f2:	f7ff f859 	bl	80153a8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	781b      	ldrb	r3, [r3, #0]
 80162fa:	2b03      	cmp	r3, #3
 80162fc:	d109      	bne.n	8016312 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80162fe:	68bb      	ldr	r3, [r7, #8]
 8016300:	f103 0214 	add.w	r2, r3, #20
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	0c1b      	lsrs	r3, r3, #16
 8016308:	b29b      	uxth	r3, r3
 801630a:	4619      	mov	r1, r3
 801630c:	4610      	mov	r0, r2
 801630e:	f7ff f84b 	bl	80153a8 <st_word>
	}
}
 8016312:	bf00      	nop
 8016314:	3710      	adds	r7, #16
 8016316:	46bd      	mov	sp, r7
 8016318:	bd80      	pop	{r7, pc}
	...

0801631c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 801631c:	b590      	push	{r4, r7, lr}
 801631e:	b087      	sub	sp, #28
 8016320:	af00      	add	r7, sp, #0
 8016322:	6078      	str	r0, [r7, #4]
 8016324:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8016326:	683b      	ldr	r3, [r7, #0]
 8016328:	331a      	adds	r3, #26
 801632a:	4618      	mov	r0, r3
 801632c:	f7ff f800 	bl	8015330 <ld_word>
 8016330:	4603      	mov	r3, r0
 8016332:	2b00      	cmp	r3, #0
 8016334:	d001      	beq.n	801633a <cmp_lfn+0x1e>
 8016336:	2300      	movs	r3, #0
 8016338:	e059      	b.n	80163ee <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 801633a:	683b      	ldr	r3, [r7, #0]
 801633c:	781b      	ldrb	r3, [r3, #0]
 801633e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016342:	1e5a      	subs	r2, r3, #1
 8016344:	4613      	mov	r3, r2
 8016346:	005b      	lsls	r3, r3, #1
 8016348:	4413      	add	r3, r2
 801634a:	009b      	lsls	r3, r3, #2
 801634c:	4413      	add	r3, r2
 801634e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8016350:	2301      	movs	r3, #1
 8016352:	81fb      	strh	r3, [r7, #14]
 8016354:	2300      	movs	r3, #0
 8016356:	613b      	str	r3, [r7, #16]
 8016358:	e033      	b.n	80163c2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801635a:	4a27      	ldr	r2, [pc, #156]	@ (80163f8 <cmp_lfn+0xdc>)
 801635c:	693b      	ldr	r3, [r7, #16]
 801635e:	4413      	add	r3, r2
 8016360:	781b      	ldrb	r3, [r3, #0]
 8016362:	461a      	mov	r2, r3
 8016364:	683b      	ldr	r3, [r7, #0]
 8016366:	4413      	add	r3, r2
 8016368:	4618      	mov	r0, r3
 801636a:	f7fe ffe1 	bl	8015330 <ld_word>
 801636e:	4603      	mov	r3, r0
 8016370:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8016372:	89fb      	ldrh	r3, [r7, #14]
 8016374:	2b00      	cmp	r3, #0
 8016376:	d01a      	beq.n	80163ae <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8016378:	697b      	ldr	r3, [r7, #20]
 801637a:	2bfe      	cmp	r3, #254	@ 0xfe
 801637c:	d812      	bhi.n	80163a4 <cmp_lfn+0x88>
 801637e:	89bb      	ldrh	r3, [r7, #12]
 8016380:	4618      	mov	r0, r3
 8016382:	f002 f80f 	bl	80183a4 <ff_wtoupper>
 8016386:	4603      	mov	r3, r0
 8016388:	461c      	mov	r4, r3
 801638a:	697b      	ldr	r3, [r7, #20]
 801638c:	1c5a      	adds	r2, r3, #1
 801638e:	617a      	str	r2, [r7, #20]
 8016390:	005b      	lsls	r3, r3, #1
 8016392:	687a      	ldr	r2, [r7, #4]
 8016394:	4413      	add	r3, r2
 8016396:	881b      	ldrh	r3, [r3, #0]
 8016398:	4618      	mov	r0, r3
 801639a:	f002 f803 	bl	80183a4 <ff_wtoupper>
 801639e:	4603      	mov	r3, r0
 80163a0:	429c      	cmp	r4, r3
 80163a2:	d001      	beq.n	80163a8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80163a4:	2300      	movs	r3, #0
 80163a6:	e022      	b.n	80163ee <cmp_lfn+0xd2>
			}
			wc = uc;
 80163a8:	89bb      	ldrh	r3, [r7, #12]
 80163aa:	81fb      	strh	r3, [r7, #14]
 80163ac:	e006      	b.n	80163bc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80163ae:	89bb      	ldrh	r3, [r7, #12]
 80163b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80163b4:	4293      	cmp	r3, r2
 80163b6:	d001      	beq.n	80163bc <cmp_lfn+0xa0>
 80163b8:	2300      	movs	r3, #0
 80163ba:	e018      	b.n	80163ee <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80163bc:	693b      	ldr	r3, [r7, #16]
 80163be:	3301      	adds	r3, #1
 80163c0:	613b      	str	r3, [r7, #16]
 80163c2:	693b      	ldr	r3, [r7, #16]
 80163c4:	2b0c      	cmp	r3, #12
 80163c6:	d9c8      	bls.n	801635a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80163c8:	683b      	ldr	r3, [r7, #0]
 80163ca:	781b      	ldrb	r3, [r3, #0]
 80163cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d00b      	beq.n	80163ec <cmp_lfn+0xd0>
 80163d4:	89fb      	ldrh	r3, [r7, #14]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d008      	beq.n	80163ec <cmp_lfn+0xd0>
 80163da:	697b      	ldr	r3, [r7, #20]
 80163dc:	005b      	lsls	r3, r3, #1
 80163de:	687a      	ldr	r2, [r7, #4]
 80163e0:	4413      	add	r3, r2
 80163e2:	881b      	ldrh	r3, [r3, #0]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d001      	beq.n	80163ec <cmp_lfn+0xd0>
 80163e8:	2300      	movs	r3, #0
 80163ea:	e000      	b.n	80163ee <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80163ec:	2301      	movs	r3, #1
}
 80163ee:	4618      	mov	r0, r3
 80163f0:	371c      	adds	r7, #28
 80163f2:	46bd      	mov	sp, r7
 80163f4:	bd90      	pop	{r4, r7, pc}
 80163f6:	bf00      	nop
 80163f8:	0801de88 	.word	0x0801de88

080163fc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80163fc:	b580      	push	{r7, lr}
 80163fe:	b088      	sub	sp, #32
 8016400:	af00      	add	r7, sp, #0
 8016402:	60f8      	str	r0, [r7, #12]
 8016404:	60b9      	str	r1, [r7, #8]
 8016406:	4611      	mov	r1, r2
 8016408:	461a      	mov	r2, r3
 801640a:	460b      	mov	r3, r1
 801640c:	71fb      	strb	r3, [r7, #7]
 801640e:	4613      	mov	r3, r2
 8016410:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8016412:	68bb      	ldr	r3, [r7, #8]
 8016414:	330d      	adds	r3, #13
 8016416:	79ba      	ldrb	r2, [r7, #6]
 8016418:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801641a:	68bb      	ldr	r3, [r7, #8]
 801641c:	330b      	adds	r3, #11
 801641e:	220f      	movs	r2, #15
 8016420:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8016422:	68bb      	ldr	r3, [r7, #8]
 8016424:	330c      	adds	r3, #12
 8016426:	2200      	movs	r2, #0
 8016428:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801642a:	68bb      	ldr	r3, [r7, #8]
 801642c:	331a      	adds	r3, #26
 801642e:	2100      	movs	r1, #0
 8016430:	4618      	mov	r0, r3
 8016432:	f7fe ffb9 	bl	80153a8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8016436:	79fb      	ldrb	r3, [r7, #7]
 8016438:	1e5a      	subs	r2, r3, #1
 801643a:	4613      	mov	r3, r2
 801643c:	005b      	lsls	r3, r3, #1
 801643e:	4413      	add	r3, r2
 8016440:	009b      	lsls	r3, r3, #2
 8016442:	4413      	add	r3, r2
 8016444:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8016446:	2300      	movs	r3, #0
 8016448:	82fb      	strh	r3, [r7, #22]
 801644a:	2300      	movs	r3, #0
 801644c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801644e:	8afb      	ldrh	r3, [r7, #22]
 8016450:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016454:	4293      	cmp	r3, r2
 8016456:	d007      	beq.n	8016468 <put_lfn+0x6c>
 8016458:	69fb      	ldr	r3, [r7, #28]
 801645a:	1c5a      	adds	r2, r3, #1
 801645c:	61fa      	str	r2, [r7, #28]
 801645e:	005b      	lsls	r3, r3, #1
 8016460:	68fa      	ldr	r2, [r7, #12]
 8016462:	4413      	add	r3, r2
 8016464:	881b      	ldrh	r3, [r3, #0]
 8016466:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8016468:	4a17      	ldr	r2, [pc, #92]	@ (80164c8 <put_lfn+0xcc>)
 801646a:	69bb      	ldr	r3, [r7, #24]
 801646c:	4413      	add	r3, r2
 801646e:	781b      	ldrb	r3, [r3, #0]
 8016470:	461a      	mov	r2, r3
 8016472:	68bb      	ldr	r3, [r7, #8]
 8016474:	4413      	add	r3, r2
 8016476:	8afa      	ldrh	r2, [r7, #22]
 8016478:	4611      	mov	r1, r2
 801647a:	4618      	mov	r0, r3
 801647c:	f7fe ff94 	bl	80153a8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8016480:	8afb      	ldrh	r3, [r7, #22]
 8016482:	2b00      	cmp	r3, #0
 8016484:	d102      	bne.n	801648c <put_lfn+0x90>
 8016486:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801648a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 801648c:	69bb      	ldr	r3, [r7, #24]
 801648e:	3301      	adds	r3, #1
 8016490:	61bb      	str	r3, [r7, #24]
 8016492:	69bb      	ldr	r3, [r7, #24]
 8016494:	2b0c      	cmp	r3, #12
 8016496:	d9da      	bls.n	801644e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8016498:	8afb      	ldrh	r3, [r7, #22]
 801649a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801649e:	4293      	cmp	r3, r2
 80164a0:	d006      	beq.n	80164b0 <put_lfn+0xb4>
 80164a2:	69fb      	ldr	r3, [r7, #28]
 80164a4:	005b      	lsls	r3, r3, #1
 80164a6:	68fa      	ldr	r2, [r7, #12]
 80164a8:	4413      	add	r3, r2
 80164aa:	881b      	ldrh	r3, [r3, #0]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d103      	bne.n	80164b8 <put_lfn+0xbc>
 80164b0:	79fb      	ldrb	r3, [r7, #7]
 80164b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80164b6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80164b8:	68bb      	ldr	r3, [r7, #8]
 80164ba:	79fa      	ldrb	r2, [r7, #7]
 80164bc:	701a      	strb	r2, [r3, #0]
}
 80164be:	bf00      	nop
 80164c0:	3720      	adds	r7, #32
 80164c2:	46bd      	mov	sp, r7
 80164c4:	bd80      	pop	{r7, pc}
 80164c6:	bf00      	nop
 80164c8:	0801de88 	.word	0x0801de88

080164cc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80164cc:	b580      	push	{r7, lr}
 80164ce:	b08c      	sub	sp, #48	@ 0x30
 80164d0:	af00      	add	r7, sp, #0
 80164d2:	60f8      	str	r0, [r7, #12]
 80164d4:	60b9      	str	r1, [r7, #8]
 80164d6:	607a      	str	r2, [r7, #4]
 80164d8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80164da:	220b      	movs	r2, #11
 80164dc:	68b9      	ldr	r1, [r7, #8]
 80164de:	68f8      	ldr	r0, [r7, #12]
 80164e0:	f7fe ffa9 	bl	8015436 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80164e4:	683b      	ldr	r3, [r7, #0]
 80164e6:	2b05      	cmp	r3, #5
 80164e8:	d92b      	bls.n	8016542 <gen_numname+0x76>
		sr = seq;
 80164ea:	683b      	ldr	r3, [r7, #0]
 80164ec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80164ee:	e022      	b.n	8016536 <gen_numname+0x6a>
			wc = *lfn++;
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	1c9a      	adds	r2, r3, #2
 80164f4:	607a      	str	r2, [r7, #4]
 80164f6:	881b      	ldrh	r3, [r3, #0]
 80164f8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80164fa:	2300      	movs	r3, #0
 80164fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80164fe:	e017      	b.n	8016530 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8016500:	69fb      	ldr	r3, [r7, #28]
 8016502:	005a      	lsls	r2, r3, #1
 8016504:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016506:	f003 0301 	and.w	r3, r3, #1
 801650a:	4413      	add	r3, r2
 801650c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801650e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016510:	085b      	lsrs	r3, r3, #1
 8016512:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8016514:	69fb      	ldr	r3, [r7, #28]
 8016516:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801651a:	2b00      	cmp	r3, #0
 801651c:	d005      	beq.n	801652a <gen_numname+0x5e>
 801651e:	69fb      	ldr	r3, [r7, #28]
 8016520:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8016524:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8016528:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 801652a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801652c:	3301      	adds	r3, #1
 801652e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016532:	2b0f      	cmp	r3, #15
 8016534:	d9e4      	bls.n	8016500 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	881b      	ldrh	r3, [r3, #0]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d1d8      	bne.n	80164f0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 801653e:	69fb      	ldr	r3, [r7, #28]
 8016540:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8016542:	2307      	movs	r3, #7
 8016544:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8016546:	683b      	ldr	r3, [r7, #0]
 8016548:	b2db      	uxtb	r3, r3
 801654a:	f003 030f 	and.w	r3, r3, #15
 801654e:	b2db      	uxtb	r3, r3
 8016550:	3330      	adds	r3, #48	@ 0x30
 8016552:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8016556:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801655a:	2b39      	cmp	r3, #57	@ 0x39
 801655c:	d904      	bls.n	8016568 <gen_numname+0x9c>
 801655e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016562:	3307      	adds	r3, #7
 8016564:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8016568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801656a:	1e5a      	subs	r2, r3, #1
 801656c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801656e:	3330      	adds	r3, #48	@ 0x30
 8016570:	443b      	add	r3, r7
 8016572:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8016576:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801657a:	683b      	ldr	r3, [r7, #0]
 801657c:	091b      	lsrs	r3, r3, #4
 801657e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8016580:	683b      	ldr	r3, [r7, #0]
 8016582:	2b00      	cmp	r3, #0
 8016584:	d1df      	bne.n	8016546 <gen_numname+0x7a>
	ns[i] = '~';
 8016586:	f107 0214 	add.w	r2, r7, #20
 801658a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801658c:	4413      	add	r3, r2
 801658e:	227e      	movs	r2, #126	@ 0x7e
 8016590:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8016592:	2300      	movs	r3, #0
 8016594:	627b      	str	r3, [r7, #36]	@ 0x24
 8016596:	e002      	b.n	801659e <gen_numname+0xd2>
 8016598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801659a:	3301      	adds	r3, #1
 801659c:	627b      	str	r3, [r7, #36]	@ 0x24
 801659e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80165a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165a2:	429a      	cmp	r2, r3
 80165a4:	d205      	bcs.n	80165b2 <gen_numname+0xe6>
 80165a6:	68fa      	ldr	r2, [r7, #12]
 80165a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165aa:	4413      	add	r3, r2
 80165ac:	781b      	ldrb	r3, [r3, #0]
 80165ae:	2b20      	cmp	r3, #32
 80165b0:	d1f2      	bne.n	8016598 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80165b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165b4:	2b07      	cmp	r3, #7
 80165b6:	d807      	bhi.n	80165c8 <gen_numname+0xfc>
 80165b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165ba:	1c5a      	adds	r2, r3, #1
 80165bc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80165be:	3330      	adds	r3, #48	@ 0x30
 80165c0:	443b      	add	r3, r7
 80165c2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80165c6:	e000      	b.n	80165ca <gen_numname+0xfe>
 80165c8:	2120      	movs	r1, #32
 80165ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165cc:	1c5a      	adds	r2, r3, #1
 80165ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80165d0:	68fa      	ldr	r2, [r7, #12]
 80165d2:	4413      	add	r3, r2
 80165d4:	460a      	mov	r2, r1
 80165d6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80165d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165da:	2b07      	cmp	r3, #7
 80165dc:	d9e9      	bls.n	80165b2 <gen_numname+0xe6>
}
 80165de:	bf00      	nop
 80165e0:	bf00      	nop
 80165e2:	3730      	adds	r7, #48	@ 0x30
 80165e4:	46bd      	mov	sp, r7
 80165e6:	bd80      	pop	{r7, pc}

080165e8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80165e8:	b480      	push	{r7}
 80165ea:	b085      	sub	sp, #20
 80165ec:	af00      	add	r7, sp, #0
 80165ee:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80165f0:	2300      	movs	r3, #0
 80165f2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80165f4:	230b      	movs	r3, #11
 80165f6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80165f8:	7bfb      	ldrb	r3, [r7, #15]
 80165fa:	b2da      	uxtb	r2, r3
 80165fc:	0852      	lsrs	r2, r2, #1
 80165fe:	01db      	lsls	r3, r3, #7
 8016600:	4313      	orrs	r3, r2
 8016602:	b2da      	uxtb	r2, r3
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	1c59      	adds	r1, r3, #1
 8016608:	6079      	str	r1, [r7, #4]
 801660a:	781b      	ldrb	r3, [r3, #0]
 801660c:	4413      	add	r3, r2
 801660e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8016610:	68bb      	ldr	r3, [r7, #8]
 8016612:	3b01      	subs	r3, #1
 8016614:	60bb      	str	r3, [r7, #8]
 8016616:	68bb      	ldr	r3, [r7, #8]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d1ed      	bne.n	80165f8 <sum_sfn+0x10>
	return sum;
 801661c:	7bfb      	ldrb	r3, [r7, #15]
}
 801661e:	4618      	mov	r0, r3
 8016620:	3714      	adds	r7, #20
 8016622:	46bd      	mov	sp, r7
 8016624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016628:	4770      	bx	lr

0801662a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801662a:	b580      	push	{r7, lr}
 801662c:	b086      	sub	sp, #24
 801662e:	af00      	add	r7, sp, #0
 8016630:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	681b      	ldr	r3, [r3, #0]
 8016636:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8016638:	2100      	movs	r1, #0
 801663a:	6878      	ldr	r0, [r7, #4]
 801663c:	f7ff fca7 	bl	8015f8e <dir_sdi>
 8016640:	4603      	mov	r3, r0
 8016642:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8016644:	7dfb      	ldrb	r3, [r7, #23]
 8016646:	2b00      	cmp	r3, #0
 8016648:	d001      	beq.n	801664e <dir_find+0x24>
 801664a:	7dfb      	ldrb	r3, [r7, #23]
 801664c:	e0a9      	b.n	80167a2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801664e:	23ff      	movs	r3, #255	@ 0xff
 8016650:	753b      	strb	r3, [r7, #20]
 8016652:	7d3b      	ldrb	r3, [r7, #20]
 8016654:	757b      	strb	r3, [r7, #21]
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	f04f 32ff 	mov.w	r2, #4294967295
 801665c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	69db      	ldr	r3, [r3, #28]
 8016662:	4619      	mov	r1, r3
 8016664:	6938      	ldr	r0, [r7, #16]
 8016666:	f7ff f915 	bl	8015894 <move_window>
 801666a:	4603      	mov	r3, r0
 801666c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801666e:	7dfb      	ldrb	r3, [r7, #23]
 8016670:	2b00      	cmp	r3, #0
 8016672:	f040 8090 	bne.w	8016796 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	6a1b      	ldr	r3, [r3, #32]
 801667a:	781b      	ldrb	r3, [r3, #0]
 801667c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801667e:	7dbb      	ldrb	r3, [r7, #22]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d102      	bne.n	801668a <dir_find+0x60>
 8016684:	2304      	movs	r3, #4
 8016686:	75fb      	strb	r3, [r7, #23]
 8016688:	e08a      	b.n	80167a0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	6a1b      	ldr	r3, [r3, #32]
 801668e:	330b      	adds	r3, #11
 8016690:	781b      	ldrb	r3, [r3, #0]
 8016692:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016696:	73fb      	strb	r3, [r7, #15]
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	7bfa      	ldrb	r2, [r7, #15]
 801669c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801669e:	7dbb      	ldrb	r3, [r7, #22]
 80166a0:	2be5      	cmp	r3, #229	@ 0xe5
 80166a2:	d007      	beq.n	80166b4 <dir_find+0x8a>
 80166a4:	7bfb      	ldrb	r3, [r7, #15]
 80166a6:	f003 0308 	and.w	r3, r3, #8
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d009      	beq.n	80166c2 <dir_find+0x98>
 80166ae:	7bfb      	ldrb	r3, [r7, #15]
 80166b0:	2b0f      	cmp	r3, #15
 80166b2:	d006      	beq.n	80166c2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80166b4:	23ff      	movs	r3, #255	@ 0xff
 80166b6:	757b      	strb	r3, [r7, #21]
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	f04f 32ff 	mov.w	r2, #4294967295
 80166be:	631a      	str	r2, [r3, #48]	@ 0x30
 80166c0:	e05e      	b.n	8016780 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80166c2:	7bfb      	ldrb	r3, [r7, #15]
 80166c4:	2b0f      	cmp	r3, #15
 80166c6:	d136      	bne.n	8016736 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80166ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d154      	bne.n	8016780 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80166d6:	7dbb      	ldrb	r3, [r7, #22]
 80166d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d00d      	beq.n	80166fc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	6a1b      	ldr	r3, [r3, #32]
 80166e4:	7b5b      	ldrb	r3, [r3, #13]
 80166e6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80166e8:	7dbb      	ldrb	r3, [r7, #22]
 80166ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80166ee:	75bb      	strb	r3, [r7, #22]
 80166f0:	7dbb      	ldrb	r3, [r7, #22]
 80166f2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80166f4:	687b      	ldr	r3, [r7, #4]
 80166f6:	695a      	ldr	r2, [r3, #20]
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80166fc:	7dba      	ldrb	r2, [r7, #22]
 80166fe:	7d7b      	ldrb	r3, [r7, #21]
 8016700:	429a      	cmp	r2, r3
 8016702:	d115      	bne.n	8016730 <dir_find+0x106>
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	6a1b      	ldr	r3, [r3, #32]
 8016708:	330d      	adds	r3, #13
 801670a:	781b      	ldrb	r3, [r3, #0]
 801670c:	7d3a      	ldrb	r2, [r7, #20]
 801670e:	429a      	cmp	r2, r3
 8016710:	d10e      	bne.n	8016730 <dir_find+0x106>
 8016712:	693b      	ldr	r3, [r7, #16]
 8016714:	68da      	ldr	r2, [r3, #12]
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	6a1b      	ldr	r3, [r3, #32]
 801671a:	4619      	mov	r1, r3
 801671c:	4610      	mov	r0, r2
 801671e:	f7ff fdfd 	bl	801631c <cmp_lfn>
 8016722:	4603      	mov	r3, r0
 8016724:	2b00      	cmp	r3, #0
 8016726:	d003      	beq.n	8016730 <dir_find+0x106>
 8016728:	7d7b      	ldrb	r3, [r7, #21]
 801672a:	3b01      	subs	r3, #1
 801672c:	b2db      	uxtb	r3, r3
 801672e:	e000      	b.n	8016732 <dir_find+0x108>
 8016730:	23ff      	movs	r3, #255	@ 0xff
 8016732:	757b      	strb	r3, [r7, #21]
 8016734:	e024      	b.n	8016780 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8016736:	7d7b      	ldrb	r3, [r7, #21]
 8016738:	2b00      	cmp	r3, #0
 801673a:	d109      	bne.n	8016750 <dir_find+0x126>
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	6a1b      	ldr	r3, [r3, #32]
 8016740:	4618      	mov	r0, r3
 8016742:	f7ff ff51 	bl	80165e8 <sum_sfn>
 8016746:	4603      	mov	r3, r0
 8016748:	461a      	mov	r2, r3
 801674a:	7d3b      	ldrb	r3, [r7, #20]
 801674c:	4293      	cmp	r3, r2
 801674e:	d024      	beq.n	801679a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8016750:	687b      	ldr	r3, [r7, #4]
 8016752:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8016756:	f003 0301 	and.w	r3, r3, #1
 801675a:	2b00      	cmp	r3, #0
 801675c:	d10a      	bne.n	8016774 <dir_find+0x14a>
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	6a18      	ldr	r0, [r3, #32]
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	3324      	adds	r3, #36	@ 0x24
 8016766:	220b      	movs	r2, #11
 8016768:	4619      	mov	r1, r3
 801676a:	f7fe fea0 	bl	80154ae <mem_cmp>
 801676e:	4603      	mov	r3, r0
 8016770:	2b00      	cmp	r3, #0
 8016772:	d014      	beq.n	801679e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8016774:	23ff      	movs	r3, #255	@ 0xff
 8016776:	757b      	strb	r3, [r7, #21]
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	f04f 32ff 	mov.w	r2, #4294967295
 801677e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8016780:	2100      	movs	r1, #0
 8016782:	6878      	ldr	r0, [r7, #4]
 8016784:	f7ff fc7e 	bl	8016084 <dir_next>
 8016788:	4603      	mov	r3, r0
 801678a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801678c:	7dfb      	ldrb	r3, [r7, #23]
 801678e:	2b00      	cmp	r3, #0
 8016790:	f43f af65 	beq.w	801665e <dir_find+0x34>
 8016794:	e004      	b.n	80167a0 <dir_find+0x176>
		if (res != FR_OK) break;
 8016796:	bf00      	nop
 8016798:	e002      	b.n	80167a0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801679a:	bf00      	nop
 801679c:	e000      	b.n	80167a0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801679e:	bf00      	nop

	return res;
 80167a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80167a2:	4618      	mov	r0, r3
 80167a4:	3718      	adds	r7, #24
 80167a6:	46bd      	mov	sp, r7
 80167a8:	bd80      	pop	{r7, pc}
	...

080167ac <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80167ac:	b580      	push	{r7, lr}
 80167ae:	b08c      	sub	sp, #48	@ 0x30
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80167c0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d001      	beq.n	80167cc <dir_register+0x20>
 80167c8:	2306      	movs	r3, #6
 80167ca:	e0e0      	b.n	801698e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80167cc:	2300      	movs	r3, #0
 80167ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80167d0:	e002      	b.n	80167d8 <dir_register+0x2c>
 80167d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167d4:	3301      	adds	r3, #1
 80167d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80167d8:	69fb      	ldr	r3, [r7, #28]
 80167da:	68da      	ldr	r2, [r3, #12]
 80167dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167de:	005b      	lsls	r3, r3, #1
 80167e0:	4413      	add	r3, r2
 80167e2:	881b      	ldrh	r3, [r3, #0]
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d1f4      	bne.n	80167d2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80167ee:	f107 030c 	add.w	r3, r7, #12
 80167f2:	220c      	movs	r2, #12
 80167f4:	4618      	mov	r0, r3
 80167f6:	f7fe fe1e 	bl	8015436 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80167fa:	7dfb      	ldrb	r3, [r7, #23]
 80167fc:	f003 0301 	and.w	r3, r3, #1
 8016800:	2b00      	cmp	r3, #0
 8016802:	d032      	beq.n	801686a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	2240      	movs	r2, #64	@ 0x40
 8016808:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 801680c:	2301      	movs	r3, #1
 801680e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016810:	e016      	b.n	8016840 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8016818:	69fb      	ldr	r3, [r7, #28]
 801681a:	68da      	ldr	r2, [r3, #12]
 801681c:	f107 010c 	add.w	r1, r7, #12
 8016820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016822:	f7ff fe53 	bl	80164cc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8016826:	6878      	ldr	r0, [r7, #4]
 8016828:	f7ff feff 	bl	801662a <dir_find>
 801682c:	4603      	mov	r3, r0
 801682e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8016832:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016836:	2b00      	cmp	r3, #0
 8016838:	d106      	bne.n	8016848 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801683a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801683c:	3301      	adds	r3, #1
 801683e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016842:	2b63      	cmp	r3, #99	@ 0x63
 8016844:	d9e5      	bls.n	8016812 <dir_register+0x66>
 8016846:	e000      	b.n	801684a <dir_register+0x9e>
			if (res != FR_OK) break;
 8016848:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801684a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801684c:	2b64      	cmp	r3, #100	@ 0x64
 801684e:	d101      	bne.n	8016854 <dir_register+0xa8>
 8016850:	2307      	movs	r3, #7
 8016852:	e09c      	b.n	801698e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8016854:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016858:	2b04      	cmp	r3, #4
 801685a:	d002      	beq.n	8016862 <dir_register+0xb6>
 801685c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016860:	e095      	b.n	801698e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8016862:	7dfa      	ldrb	r2, [r7, #23]
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801686a:	7dfb      	ldrb	r3, [r7, #23]
 801686c:	f003 0302 	and.w	r3, r3, #2
 8016870:	2b00      	cmp	r3, #0
 8016872:	d007      	beq.n	8016884 <dir_register+0xd8>
 8016874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016876:	330c      	adds	r3, #12
 8016878:	4a47      	ldr	r2, [pc, #284]	@ (8016998 <dir_register+0x1ec>)
 801687a:	fba2 2303 	umull	r2, r3, r2, r3
 801687e:	089b      	lsrs	r3, r3, #2
 8016880:	3301      	adds	r3, #1
 8016882:	e000      	b.n	8016886 <dir_register+0xda>
 8016884:	2301      	movs	r3, #1
 8016886:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8016888:	6a39      	ldr	r1, [r7, #32]
 801688a:	6878      	ldr	r0, [r7, #4]
 801688c:	f7ff fcbf 	bl	801620e <dir_alloc>
 8016890:	4603      	mov	r3, r0
 8016892:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8016896:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801689a:	2b00      	cmp	r3, #0
 801689c:	d148      	bne.n	8016930 <dir_register+0x184>
 801689e:	6a3b      	ldr	r3, [r7, #32]
 80168a0:	3b01      	subs	r3, #1
 80168a2:	623b      	str	r3, [r7, #32]
 80168a4:	6a3b      	ldr	r3, [r7, #32]
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d042      	beq.n	8016930 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	695a      	ldr	r2, [r3, #20]
 80168ae:	6a3b      	ldr	r3, [r7, #32]
 80168b0:	015b      	lsls	r3, r3, #5
 80168b2:	1ad3      	subs	r3, r2, r3
 80168b4:	4619      	mov	r1, r3
 80168b6:	6878      	ldr	r0, [r7, #4]
 80168b8:	f7ff fb69 	bl	8015f8e <dir_sdi>
 80168bc:	4603      	mov	r3, r0
 80168be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80168c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	d132      	bne.n	8016930 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	3324      	adds	r3, #36	@ 0x24
 80168ce:	4618      	mov	r0, r3
 80168d0:	f7ff fe8a 	bl	80165e8 <sum_sfn>
 80168d4:	4603      	mov	r3, r0
 80168d6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	69db      	ldr	r3, [r3, #28]
 80168dc:	4619      	mov	r1, r3
 80168de:	69f8      	ldr	r0, [r7, #28]
 80168e0:	f7fe ffd8 	bl	8015894 <move_window>
 80168e4:	4603      	mov	r3, r0
 80168e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80168ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d11d      	bne.n	801692e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80168f2:	69fb      	ldr	r3, [r7, #28]
 80168f4:	68d8      	ldr	r0, [r3, #12]
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	6a19      	ldr	r1, [r3, #32]
 80168fa:	6a3b      	ldr	r3, [r7, #32]
 80168fc:	b2da      	uxtb	r2, r3
 80168fe:	7efb      	ldrb	r3, [r7, #27]
 8016900:	f7ff fd7c 	bl	80163fc <put_lfn>
				fs->wflag = 1;
 8016904:	69fb      	ldr	r3, [r7, #28]
 8016906:	2201      	movs	r2, #1
 8016908:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801690a:	2100      	movs	r1, #0
 801690c:	6878      	ldr	r0, [r7, #4]
 801690e:	f7ff fbb9 	bl	8016084 <dir_next>
 8016912:	4603      	mov	r3, r0
 8016914:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8016918:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801691c:	2b00      	cmp	r3, #0
 801691e:	d107      	bne.n	8016930 <dir_register+0x184>
 8016920:	6a3b      	ldr	r3, [r7, #32]
 8016922:	3b01      	subs	r3, #1
 8016924:	623b      	str	r3, [r7, #32]
 8016926:	6a3b      	ldr	r3, [r7, #32]
 8016928:	2b00      	cmp	r3, #0
 801692a:	d1d5      	bne.n	80168d8 <dir_register+0x12c>
 801692c:	e000      	b.n	8016930 <dir_register+0x184>
				if (res != FR_OK) break;
 801692e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8016930:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016934:	2b00      	cmp	r3, #0
 8016936:	d128      	bne.n	801698a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8016938:	687b      	ldr	r3, [r7, #4]
 801693a:	69db      	ldr	r3, [r3, #28]
 801693c:	4619      	mov	r1, r3
 801693e:	69f8      	ldr	r0, [r7, #28]
 8016940:	f7fe ffa8 	bl	8015894 <move_window>
 8016944:	4603      	mov	r3, r0
 8016946:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801694a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801694e:	2b00      	cmp	r3, #0
 8016950:	d11b      	bne.n	801698a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	6a1b      	ldr	r3, [r3, #32]
 8016956:	2220      	movs	r2, #32
 8016958:	2100      	movs	r1, #0
 801695a:	4618      	mov	r0, r3
 801695c:	f7fe fd8c 	bl	8015478 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	6a18      	ldr	r0, [r3, #32]
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	3324      	adds	r3, #36	@ 0x24
 8016968:	220b      	movs	r2, #11
 801696a:	4619      	mov	r1, r3
 801696c:	f7fe fd63 	bl	8015436 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	6a1b      	ldr	r3, [r3, #32]
 801697a:	330c      	adds	r3, #12
 801697c:	f002 0218 	and.w	r2, r2, #24
 8016980:	b2d2      	uxtb	r2, r2
 8016982:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8016984:	69fb      	ldr	r3, [r7, #28]
 8016986:	2201      	movs	r2, #1
 8016988:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801698a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801698e:	4618      	mov	r0, r3
 8016990:	3730      	adds	r7, #48	@ 0x30
 8016992:	46bd      	mov	sp, r7
 8016994:	bd80      	pop	{r7, pc}
 8016996:	bf00      	nop
 8016998:	4ec4ec4f 	.word	0x4ec4ec4f

0801699c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801699c:	b580      	push	{r7, lr}
 801699e:	b08a      	sub	sp, #40	@ 0x28
 80169a0:	af00      	add	r7, sp, #0
 80169a2:	6078      	str	r0, [r7, #4]
 80169a4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80169a6:	683b      	ldr	r3, [r7, #0]
 80169a8:	681b      	ldr	r3, [r3, #0]
 80169aa:	613b      	str	r3, [r7, #16]
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	681b      	ldr	r3, [r3, #0]
 80169b0:	68db      	ldr	r3, [r3, #12]
 80169b2:	60fb      	str	r3, [r7, #12]
 80169b4:	2300      	movs	r3, #0
 80169b6:	617b      	str	r3, [r7, #20]
 80169b8:	697b      	ldr	r3, [r7, #20]
 80169ba:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80169bc:	69bb      	ldr	r3, [r7, #24]
 80169be:	1c5a      	adds	r2, r3, #1
 80169c0:	61ba      	str	r2, [r7, #24]
 80169c2:	693a      	ldr	r2, [r7, #16]
 80169c4:	4413      	add	r3, r2
 80169c6:	781b      	ldrb	r3, [r3, #0]
 80169c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80169ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80169cc:	2b1f      	cmp	r3, #31
 80169ce:	d940      	bls.n	8016a52 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80169d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80169d2:	2b2f      	cmp	r3, #47	@ 0x2f
 80169d4:	d006      	beq.n	80169e4 <create_name+0x48>
 80169d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80169d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80169da:	d110      	bne.n	80169fe <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80169dc:	e002      	b.n	80169e4 <create_name+0x48>
 80169de:	69bb      	ldr	r3, [r7, #24]
 80169e0:	3301      	adds	r3, #1
 80169e2:	61bb      	str	r3, [r7, #24]
 80169e4:	693a      	ldr	r2, [r7, #16]
 80169e6:	69bb      	ldr	r3, [r7, #24]
 80169e8:	4413      	add	r3, r2
 80169ea:	781b      	ldrb	r3, [r3, #0]
 80169ec:	2b2f      	cmp	r3, #47	@ 0x2f
 80169ee:	d0f6      	beq.n	80169de <create_name+0x42>
 80169f0:	693a      	ldr	r2, [r7, #16]
 80169f2:	69bb      	ldr	r3, [r7, #24]
 80169f4:	4413      	add	r3, r2
 80169f6:	781b      	ldrb	r3, [r3, #0]
 80169f8:	2b5c      	cmp	r3, #92	@ 0x5c
 80169fa:	d0f0      	beq.n	80169de <create_name+0x42>
			break;
 80169fc:	e02a      	b.n	8016a54 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80169fe:	697b      	ldr	r3, [r7, #20]
 8016a00:	2bfe      	cmp	r3, #254	@ 0xfe
 8016a02:	d901      	bls.n	8016a08 <create_name+0x6c>
 8016a04:	2306      	movs	r3, #6
 8016a06:	e17d      	b.n	8016d04 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8016a08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a0a:	b2db      	uxtb	r3, r3
 8016a0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8016a0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a10:	2101      	movs	r1, #1
 8016a12:	4618      	mov	r0, r3
 8016a14:	f001 fc8a 	bl	801832c <ff_convert>
 8016a18:	4603      	mov	r3, r0
 8016a1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8016a1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d101      	bne.n	8016a26 <create_name+0x8a>
 8016a22:	2306      	movs	r3, #6
 8016a24:	e16e      	b.n	8016d04 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8016a26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a28:	2b7f      	cmp	r3, #127	@ 0x7f
 8016a2a:	d809      	bhi.n	8016a40 <create_name+0xa4>
 8016a2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a2e:	4619      	mov	r1, r3
 8016a30:	488d      	ldr	r0, [pc, #564]	@ (8016c68 <create_name+0x2cc>)
 8016a32:	f7fe fd63 	bl	80154fc <chk_chr>
 8016a36:	4603      	mov	r3, r0
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d001      	beq.n	8016a40 <create_name+0xa4>
 8016a3c:	2306      	movs	r3, #6
 8016a3e:	e161      	b.n	8016d04 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8016a40:	697b      	ldr	r3, [r7, #20]
 8016a42:	1c5a      	adds	r2, r3, #1
 8016a44:	617a      	str	r2, [r7, #20]
 8016a46:	005b      	lsls	r3, r3, #1
 8016a48:	68fa      	ldr	r2, [r7, #12]
 8016a4a:	4413      	add	r3, r2
 8016a4c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016a4e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8016a50:	e7b4      	b.n	80169bc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8016a52:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8016a54:	693a      	ldr	r2, [r7, #16]
 8016a56:	69bb      	ldr	r3, [r7, #24]
 8016a58:	441a      	add	r2, r3
 8016a5a:	683b      	ldr	r3, [r7, #0]
 8016a5c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8016a5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a60:	2b1f      	cmp	r3, #31
 8016a62:	d801      	bhi.n	8016a68 <create_name+0xcc>
 8016a64:	2304      	movs	r3, #4
 8016a66:	e000      	b.n	8016a6a <create_name+0xce>
 8016a68:	2300      	movs	r3, #0
 8016a6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8016a6e:	e011      	b.n	8016a94 <create_name+0xf8>
		w = lfn[di - 1];
 8016a70:	697b      	ldr	r3, [r7, #20]
 8016a72:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8016a76:	3b01      	subs	r3, #1
 8016a78:	005b      	lsls	r3, r3, #1
 8016a7a:	68fa      	ldr	r2, [r7, #12]
 8016a7c:	4413      	add	r3, r2
 8016a7e:	881b      	ldrh	r3, [r3, #0]
 8016a80:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8016a82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a84:	2b20      	cmp	r3, #32
 8016a86:	d002      	beq.n	8016a8e <create_name+0xf2>
 8016a88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016a8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8016a8c:	d106      	bne.n	8016a9c <create_name+0x100>
		di--;
 8016a8e:	697b      	ldr	r3, [r7, #20]
 8016a90:	3b01      	subs	r3, #1
 8016a92:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8016a94:	697b      	ldr	r3, [r7, #20]
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d1ea      	bne.n	8016a70 <create_name+0xd4>
 8016a9a:	e000      	b.n	8016a9e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8016a9c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8016a9e:	697b      	ldr	r3, [r7, #20]
 8016aa0:	005b      	lsls	r3, r3, #1
 8016aa2:	68fa      	ldr	r2, [r7, #12]
 8016aa4:	4413      	add	r3, r2
 8016aa6:	2200      	movs	r2, #0
 8016aa8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8016aaa:	697b      	ldr	r3, [r7, #20]
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d101      	bne.n	8016ab4 <create_name+0x118>
 8016ab0:	2306      	movs	r3, #6
 8016ab2:	e127      	b.n	8016d04 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	3324      	adds	r3, #36	@ 0x24
 8016ab8:	220b      	movs	r2, #11
 8016aba:	2120      	movs	r1, #32
 8016abc:	4618      	mov	r0, r3
 8016abe:	f7fe fcdb 	bl	8015478 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8016ac2:	2300      	movs	r3, #0
 8016ac4:	61bb      	str	r3, [r7, #24]
 8016ac6:	e002      	b.n	8016ace <create_name+0x132>
 8016ac8:	69bb      	ldr	r3, [r7, #24]
 8016aca:	3301      	adds	r3, #1
 8016acc:	61bb      	str	r3, [r7, #24]
 8016ace:	69bb      	ldr	r3, [r7, #24]
 8016ad0:	005b      	lsls	r3, r3, #1
 8016ad2:	68fa      	ldr	r2, [r7, #12]
 8016ad4:	4413      	add	r3, r2
 8016ad6:	881b      	ldrh	r3, [r3, #0]
 8016ad8:	2b20      	cmp	r3, #32
 8016ada:	d0f5      	beq.n	8016ac8 <create_name+0x12c>
 8016adc:	69bb      	ldr	r3, [r7, #24]
 8016ade:	005b      	lsls	r3, r3, #1
 8016ae0:	68fa      	ldr	r2, [r7, #12]
 8016ae2:	4413      	add	r3, r2
 8016ae4:	881b      	ldrh	r3, [r3, #0]
 8016ae6:	2b2e      	cmp	r3, #46	@ 0x2e
 8016ae8:	d0ee      	beq.n	8016ac8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8016aea:	69bb      	ldr	r3, [r7, #24]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d009      	beq.n	8016b04 <create_name+0x168>
 8016af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016af4:	f043 0303 	orr.w	r3, r3, #3
 8016af8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8016afc:	e002      	b.n	8016b04 <create_name+0x168>
 8016afe:	697b      	ldr	r3, [r7, #20]
 8016b00:	3b01      	subs	r3, #1
 8016b02:	617b      	str	r3, [r7, #20]
 8016b04:	697b      	ldr	r3, [r7, #20]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d009      	beq.n	8016b1e <create_name+0x182>
 8016b0a:	697b      	ldr	r3, [r7, #20]
 8016b0c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8016b10:	3b01      	subs	r3, #1
 8016b12:	005b      	lsls	r3, r3, #1
 8016b14:	68fa      	ldr	r2, [r7, #12]
 8016b16:	4413      	add	r3, r2
 8016b18:	881b      	ldrh	r3, [r3, #0]
 8016b1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8016b1c:	d1ef      	bne.n	8016afe <create_name+0x162>

	i = b = 0; ni = 8;
 8016b1e:	2300      	movs	r3, #0
 8016b20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016b24:	2300      	movs	r3, #0
 8016b26:	623b      	str	r3, [r7, #32]
 8016b28:	2308      	movs	r3, #8
 8016b2a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8016b2c:	69bb      	ldr	r3, [r7, #24]
 8016b2e:	1c5a      	adds	r2, r3, #1
 8016b30:	61ba      	str	r2, [r7, #24]
 8016b32:	005b      	lsls	r3, r3, #1
 8016b34:	68fa      	ldr	r2, [r7, #12]
 8016b36:	4413      	add	r3, r2
 8016b38:	881b      	ldrh	r3, [r3, #0]
 8016b3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8016b3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	f000 8090 	beq.w	8016c64 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8016b44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016b46:	2b20      	cmp	r3, #32
 8016b48:	d006      	beq.n	8016b58 <create_name+0x1bc>
 8016b4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016b4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8016b4e:	d10a      	bne.n	8016b66 <create_name+0x1ca>
 8016b50:	69ba      	ldr	r2, [r7, #24]
 8016b52:	697b      	ldr	r3, [r7, #20]
 8016b54:	429a      	cmp	r2, r3
 8016b56:	d006      	beq.n	8016b66 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8016b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016b5c:	f043 0303 	orr.w	r3, r3, #3
 8016b60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016b64:	e07d      	b.n	8016c62 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8016b66:	6a3a      	ldr	r2, [r7, #32]
 8016b68:	69fb      	ldr	r3, [r7, #28]
 8016b6a:	429a      	cmp	r2, r3
 8016b6c:	d203      	bcs.n	8016b76 <create_name+0x1da>
 8016b6e:	69ba      	ldr	r2, [r7, #24]
 8016b70:	697b      	ldr	r3, [r7, #20]
 8016b72:	429a      	cmp	r2, r3
 8016b74:	d123      	bne.n	8016bbe <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8016b76:	69fb      	ldr	r3, [r7, #28]
 8016b78:	2b0b      	cmp	r3, #11
 8016b7a:	d106      	bne.n	8016b8a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8016b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016b80:	f043 0303 	orr.w	r3, r3, #3
 8016b84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016b88:	e075      	b.n	8016c76 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8016b8a:	69ba      	ldr	r2, [r7, #24]
 8016b8c:	697b      	ldr	r3, [r7, #20]
 8016b8e:	429a      	cmp	r2, r3
 8016b90:	d005      	beq.n	8016b9e <create_name+0x202>
 8016b92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016b96:	f043 0303 	orr.w	r3, r3, #3
 8016b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8016b9e:	69ba      	ldr	r2, [r7, #24]
 8016ba0:	697b      	ldr	r3, [r7, #20]
 8016ba2:	429a      	cmp	r2, r3
 8016ba4:	d866      	bhi.n	8016c74 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8016ba6:	697b      	ldr	r3, [r7, #20]
 8016ba8:	61bb      	str	r3, [r7, #24]
 8016baa:	2308      	movs	r3, #8
 8016bac:	623b      	str	r3, [r7, #32]
 8016bae:	230b      	movs	r3, #11
 8016bb0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8016bb2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016bb6:	009b      	lsls	r3, r3, #2
 8016bb8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016bbc:	e051      	b.n	8016c62 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8016bbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016bc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8016bc2:	d914      	bls.n	8016bee <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8016bc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016bc6:	2100      	movs	r1, #0
 8016bc8:	4618      	mov	r0, r3
 8016bca:	f001 fbaf 	bl	801832c <ff_convert>
 8016bce:	4603      	mov	r3, r0
 8016bd0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8016bd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d004      	beq.n	8016be2 <create_name+0x246>
 8016bd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016bda:	3b80      	subs	r3, #128	@ 0x80
 8016bdc:	4a23      	ldr	r2, [pc, #140]	@ (8016c6c <create_name+0x2d0>)
 8016bde:	5cd3      	ldrb	r3, [r2, r3]
 8016be0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8016be2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016be6:	f043 0302 	orr.w	r3, r3, #2
 8016bea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8016bee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d007      	beq.n	8016c04 <create_name+0x268>
 8016bf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016bf6:	4619      	mov	r1, r3
 8016bf8:	481d      	ldr	r0, [pc, #116]	@ (8016c70 <create_name+0x2d4>)
 8016bfa:	f7fe fc7f 	bl	80154fc <chk_chr>
 8016bfe:	4603      	mov	r3, r0
 8016c00:	2b00      	cmp	r3, #0
 8016c02:	d008      	beq.n	8016c16 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8016c04:	235f      	movs	r3, #95	@ 0x5f
 8016c06:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016c08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016c0c:	f043 0303 	orr.w	r3, r3, #3
 8016c10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016c14:	e01b      	b.n	8016c4e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8016c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c18:	2b40      	cmp	r3, #64	@ 0x40
 8016c1a:	d909      	bls.n	8016c30 <create_name+0x294>
 8016c1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c1e:	2b5a      	cmp	r3, #90	@ 0x5a
 8016c20:	d806      	bhi.n	8016c30 <create_name+0x294>
					b |= 2;
 8016c22:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c26:	f043 0302 	orr.w	r3, r3, #2
 8016c2a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016c2e:	e00e      	b.n	8016c4e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8016c30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c32:	2b60      	cmp	r3, #96	@ 0x60
 8016c34:	d90b      	bls.n	8016c4e <create_name+0x2b2>
 8016c36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c38:	2b7a      	cmp	r3, #122	@ 0x7a
 8016c3a:	d808      	bhi.n	8016c4e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8016c3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c40:	f043 0301 	orr.w	r3, r3, #1
 8016c44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016c48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c4a:	3b20      	subs	r3, #32
 8016c4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8016c4e:	6a3b      	ldr	r3, [r7, #32]
 8016c50:	1c5a      	adds	r2, r3, #1
 8016c52:	623a      	str	r2, [r7, #32]
 8016c54:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016c56:	b2d1      	uxtb	r1, r2
 8016c58:	687a      	ldr	r2, [r7, #4]
 8016c5a:	4413      	add	r3, r2
 8016c5c:	460a      	mov	r2, r1
 8016c5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8016c62:	e763      	b.n	8016b2c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8016c64:	bf00      	nop
 8016c66:	e006      	b.n	8016c76 <create_name+0x2da>
 8016c68:	0801c25c 	.word	0x0801c25c
 8016c6c:	0801de08 	.word	0x0801de08
 8016c70:	0801c268 	.word	0x0801c268
			if (si > di) break;			/* No extension */
 8016c74:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8016c7c:	2be5      	cmp	r3, #229	@ 0xe5
 8016c7e:	d103      	bne.n	8016c88 <create_name+0x2ec>
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	2205      	movs	r2, #5
 8016c84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8016c88:	69fb      	ldr	r3, [r7, #28]
 8016c8a:	2b08      	cmp	r3, #8
 8016c8c:	d104      	bne.n	8016c98 <create_name+0x2fc>
 8016c8e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c92:	009b      	lsls	r3, r3, #2
 8016c94:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8016c98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016c9c:	f003 030c 	and.w	r3, r3, #12
 8016ca0:	2b0c      	cmp	r3, #12
 8016ca2:	d005      	beq.n	8016cb0 <create_name+0x314>
 8016ca4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016ca8:	f003 0303 	and.w	r3, r3, #3
 8016cac:	2b03      	cmp	r3, #3
 8016cae:	d105      	bne.n	8016cbc <create_name+0x320>
 8016cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016cb4:	f043 0302 	orr.w	r3, r3, #2
 8016cb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8016cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016cc0:	f003 0302 	and.w	r3, r3, #2
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d117      	bne.n	8016cf8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8016cc8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016ccc:	f003 0303 	and.w	r3, r3, #3
 8016cd0:	2b01      	cmp	r3, #1
 8016cd2:	d105      	bne.n	8016ce0 <create_name+0x344>
 8016cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016cd8:	f043 0310 	orr.w	r3, r3, #16
 8016cdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8016ce0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016ce4:	f003 030c 	and.w	r3, r3, #12
 8016ce8:	2b04      	cmp	r3, #4
 8016cea:	d105      	bne.n	8016cf8 <create_name+0x35c>
 8016cec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016cf0:	f043 0308 	orr.w	r3, r3, #8
 8016cf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016cfe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8016d02:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8016d04:	4618      	mov	r0, r3
 8016d06:	3728      	adds	r7, #40	@ 0x28
 8016d08:	46bd      	mov	sp, r7
 8016d0a:	bd80      	pop	{r7, pc}

08016d0c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8016d0c:	b580      	push	{r7, lr}
 8016d0e:	b086      	sub	sp, #24
 8016d10:	af00      	add	r7, sp, #0
 8016d12:	6078      	str	r0, [r7, #4]
 8016d14:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8016d1a:	693b      	ldr	r3, [r7, #16]
 8016d1c:	681b      	ldr	r3, [r3, #0]
 8016d1e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8016d20:	e002      	b.n	8016d28 <follow_path+0x1c>
 8016d22:	683b      	ldr	r3, [r7, #0]
 8016d24:	3301      	adds	r3, #1
 8016d26:	603b      	str	r3, [r7, #0]
 8016d28:	683b      	ldr	r3, [r7, #0]
 8016d2a:	781b      	ldrb	r3, [r3, #0]
 8016d2c:	2b2f      	cmp	r3, #47	@ 0x2f
 8016d2e:	d0f8      	beq.n	8016d22 <follow_path+0x16>
 8016d30:	683b      	ldr	r3, [r7, #0]
 8016d32:	781b      	ldrb	r3, [r3, #0]
 8016d34:	2b5c      	cmp	r3, #92	@ 0x5c
 8016d36:	d0f4      	beq.n	8016d22 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016d38:	693b      	ldr	r3, [r7, #16]
 8016d3a:	2200      	movs	r2, #0
 8016d3c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8016d3e:	683b      	ldr	r3, [r7, #0]
 8016d40:	781b      	ldrb	r3, [r3, #0]
 8016d42:	2b1f      	cmp	r3, #31
 8016d44:	d80a      	bhi.n	8016d5c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	2280      	movs	r2, #128	@ 0x80
 8016d4a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8016d4e:	2100      	movs	r1, #0
 8016d50:	6878      	ldr	r0, [r7, #4]
 8016d52:	f7ff f91c 	bl	8015f8e <dir_sdi>
 8016d56:	4603      	mov	r3, r0
 8016d58:	75fb      	strb	r3, [r7, #23]
 8016d5a:	e043      	b.n	8016de4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016d5c:	463b      	mov	r3, r7
 8016d5e:	4619      	mov	r1, r3
 8016d60:	6878      	ldr	r0, [r7, #4]
 8016d62:	f7ff fe1b 	bl	801699c <create_name>
 8016d66:	4603      	mov	r3, r0
 8016d68:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8016d6a:	7dfb      	ldrb	r3, [r7, #23]
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d134      	bne.n	8016dda <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8016d70:	6878      	ldr	r0, [r7, #4]
 8016d72:	f7ff fc5a 	bl	801662a <dir_find>
 8016d76:	4603      	mov	r3, r0
 8016d78:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8016d80:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8016d82:	7dfb      	ldrb	r3, [r7, #23]
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d00a      	beq.n	8016d9e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8016d88:	7dfb      	ldrb	r3, [r7, #23]
 8016d8a:	2b04      	cmp	r3, #4
 8016d8c:	d127      	bne.n	8016dde <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8016d8e:	7afb      	ldrb	r3, [r7, #11]
 8016d90:	f003 0304 	and.w	r3, r3, #4
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	d122      	bne.n	8016dde <follow_path+0xd2>
 8016d98:	2305      	movs	r3, #5
 8016d9a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8016d9c:	e01f      	b.n	8016dde <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8016d9e:	7afb      	ldrb	r3, [r7, #11]
 8016da0:	f003 0304 	and.w	r3, r3, #4
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	d11c      	bne.n	8016de2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8016da8:	693b      	ldr	r3, [r7, #16]
 8016daa:	799b      	ldrb	r3, [r3, #6]
 8016dac:	f003 0310 	and.w	r3, r3, #16
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d102      	bne.n	8016dba <follow_path+0xae>
				res = FR_NO_PATH; break;
 8016db4:	2305      	movs	r3, #5
 8016db6:	75fb      	strb	r3, [r7, #23]
 8016db8:	e014      	b.n	8016de4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8016dba:	68fb      	ldr	r3, [r7, #12]
 8016dbc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	695b      	ldr	r3, [r3, #20]
 8016dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016dc8:	4413      	add	r3, r2
 8016dca:	4619      	mov	r1, r3
 8016dcc:	68f8      	ldr	r0, [r7, #12]
 8016dce:	f7ff fa65 	bl	801629c <ld_clust>
 8016dd2:	4602      	mov	r2, r0
 8016dd4:	693b      	ldr	r3, [r7, #16]
 8016dd6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016dd8:	e7c0      	b.n	8016d5c <follow_path+0x50>
			if (res != FR_OK) break;
 8016dda:	bf00      	nop
 8016ddc:	e002      	b.n	8016de4 <follow_path+0xd8>
				break;
 8016dde:	bf00      	nop
 8016de0:	e000      	b.n	8016de4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8016de2:	bf00      	nop
			}
		}
	}

	return res;
 8016de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8016de6:	4618      	mov	r0, r3
 8016de8:	3718      	adds	r7, #24
 8016dea:	46bd      	mov	sp, r7
 8016dec:	bd80      	pop	{r7, pc}

08016dee <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8016dee:	b480      	push	{r7}
 8016df0:	b087      	sub	sp, #28
 8016df2:	af00      	add	r7, sp, #0
 8016df4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8016df6:	f04f 33ff 	mov.w	r3, #4294967295
 8016dfa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	681b      	ldr	r3, [r3, #0]
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d031      	beq.n	8016e68 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	617b      	str	r3, [r7, #20]
 8016e0a:	e002      	b.n	8016e12 <get_ldnumber+0x24>
 8016e0c:	697b      	ldr	r3, [r7, #20]
 8016e0e:	3301      	adds	r3, #1
 8016e10:	617b      	str	r3, [r7, #20]
 8016e12:	697b      	ldr	r3, [r7, #20]
 8016e14:	781b      	ldrb	r3, [r3, #0]
 8016e16:	2b1f      	cmp	r3, #31
 8016e18:	d903      	bls.n	8016e22 <get_ldnumber+0x34>
 8016e1a:	697b      	ldr	r3, [r7, #20]
 8016e1c:	781b      	ldrb	r3, [r3, #0]
 8016e1e:	2b3a      	cmp	r3, #58	@ 0x3a
 8016e20:	d1f4      	bne.n	8016e0c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8016e22:	697b      	ldr	r3, [r7, #20]
 8016e24:	781b      	ldrb	r3, [r3, #0]
 8016e26:	2b3a      	cmp	r3, #58	@ 0x3a
 8016e28:	d11c      	bne.n	8016e64 <get_ldnumber+0x76>
			tp = *path;
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	1c5a      	adds	r2, r3, #1
 8016e34:	60fa      	str	r2, [r7, #12]
 8016e36:	781b      	ldrb	r3, [r3, #0]
 8016e38:	3b30      	subs	r3, #48	@ 0x30
 8016e3a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8016e3c:	68bb      	ldr	r3, [r7, #8]
 8016e3e:	2b09      	cmp	r3, #9
 8016e40:	d80e      	bhi.n	8016e60 <get_ldnumber+0x72>
 8016e42:	68fa      	ldr	r2, [r7, #12]
 8016e44:	697b      	ldr	r3, [r7, #20]
 8016e46:	429a      	cmp	r2, r3
 8016e48:	d10a      	bne.n	8016e60 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8016e4a:	68bb      	ldr	r3, [r7, #8]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d107      	bne.n	8016e60 <get_ldnumber+0x72>
					vol = (int)i;
 8016e50:	68bb      	ldr	r3, [r7, #8]
 8016e52:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8016e54:	697b      	ldr	r3, [r7, #20]
 8016e56:	3301      	adds	r3, #1
 8016e58:	617b      	str	r3, [r7, #20]
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	697a      	ldr	r2, [r7, #20]
 8016e5e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8016e60:	693b      	ldr	r3, [r7, #16]
 8016e62:	e002      	b.n	8016e6a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8016e64:	2300      	movs	r3, #0
 8016e66:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8016e68:	693b      	ldr	r3, [r7, #16]
}
 8016e6a:	4618      	mov	r0, r3
 8016e6c:	371c      	adds	r7, #28
 8016e6e:	46bd      	mov	sp, r7
 8016e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e74:	4770      	bx	lr
	...

08016e78 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8016e78:	b580      	push	{r7, lr}
 8016e7a:	b082      	sub	sp, #8
 8016e7c:	af00      	add	r7, sp, #0
 8016e7e:	6078      	str	r0, [r7, #4]
 8016e80:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	2200      	movs	r2, #0
 8016e86:	70da      	strb	r2, [r3, #3]
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8016e8e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8016e90:	6839      	ldr	r1, [r7, #0]
 8016e92:	6878      	ldr	r0, [r7, #4]
 8016e94:	f7fe fcfe 	bl	8015894 <move_window>
 8016e98:	4603      	mov	r3, r0
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	d001      	beq.n	8016ea2 <check_fs+0x2a>
 8016e9e:	2304      	movs	r3, #4
 8016ea0:	e038      	b.n	8016f14 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	3334      	adds	r3, #52	@ 0x34
 8016ea6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016eaa:	4618      	mov	r0, r3
 8016eac:	f7fe fa40 	bl	8015330 <ld_word>
 8016eb0:	4603      	mov	r3, r0
 8016eb2:	461a      	mov	r2, r3
 8016eb4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016eb8:	429a      	cmp	r2, r3
 8016eba:	d001      	beq.n	8016ec0 <check_fs+0x48>
 8016ebc:	2303      	movs	r3, #3
 8016ebe:	e029      	b.n	8016f14 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016ec6:	2be9      	cmp	r3, #233	@ 0xe9
 8016ec8:	d009      	beq.n	8016ede <check_fs+0x66>
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016ed0:	2beb      	cmp	r3, #235	@ 0xeb
 8016ed2:	d11e      	bne.n	8016f12 <check_fs+0x9a>
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8016eda:	2b90      	cmp	r3, #144	@ 0x90
 8016edc:	d119      	bne.n	8016f12 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	3334      	adds	r3, #52	@ 0x34
 8016ee2:	3336      	adds	r3, #54	@ 0x36
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f7fe fa3c 	bl	8015362 <ld_dword>
 8016eea:	4603      	mov	r3, r0
 8016eec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8016ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8016f1c <check_fs+0xa4>)
 8016ef2:	4293      	cmp	r3, r2
 8016ef4:	d101      	bne.n	8016efa <check_fs+0x82>
 8016ef6:	2300      	movs	r3, #0
 8016ef8:	e00c      	b.n	8016f14 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	3334      	adds	r3, #52	@ 0x34
 8016efe:	3352      	adds	r3, #82	@ 0x52
 8016f00:	4618      	mov	r0, r3
 8016f02:	f7fe fa2e 	bl	8015362 <ld_dword>
 8016f06:	4603      	mov	r3, r0
 8016f08:	4a05      	ldr	r2, [pc, #20]	@ (8016f20 <check_fs+0xa8>)
 8016f0a:	4293      	cmp	r3, r2
 8016f0c:	d101      	bne.n	8016f12 <check_fs+0x9a>
 8016f0e:	2300      	movs	r3, #0
 8016f10:	e000      	b.n	8016f14 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8016f12:	2302      	movs	r3, #2
}
 8016f14:	4618      	mov	r0, r3
 8016f16:	3708      	adds	r7, #8
 8016f18:	46bd      	mov	sp, r7
 8016f1a:	bd80      	pop	{r7, pc}
 8016f1c:	00544146 	.word	0x00544146
 8016f20:	33544146 	.word	0x33544146

08016f24 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8016f24:	b580      	push	{r7, lr}
 8016f26:	b096      	sub	sp, #88	@ 0x58
 8016f28:	af00      	add	r7, sp, #0
 8016f2a:	60f8      	str	r0, [r7, #12]
 8016f2c:	60b9      	str	r1, [r7, #8]
 8016f2e:	4613      	mov	r3, r2
 8016f30:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8016f32:	68bb      	ldr	r3, [r7, #8]
 8016f34:	2200      	movs	r2, #0
 8016f36:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016f38:	68f8      	ldr	r0, [r7, #12]
 8016f3a:	f7ff ff58 	bl	8016dee <get_ldnumber>
 8016f3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	da01      	bge.n	8016f4a <find_volume+0x26>
 8016f46:	230b      	movs	r3, #11
 8016f48:	e230      	b.n	80173ac <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8016f4a:	4aa1      	ldr	r2, [pc, #644]	@ (80171d0 <find_volume+0x2ac>)
 8016f4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f52:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8016f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d101      	bne.n	8016f5e <find_volume+0x3a>
 8016f5a:	230c      	movs	r3, #12
 8016f5c:	e226      	b.n	80173ac <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8016f5e:	68bb      	ldr	r3, [r7, #8]
 8016f60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016f62:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8016f64:	79fb      	ldrb	r3, [r7, #7]
 8016f66:	f023 0301 	bic.w	r3, r3, #1
 8016f6a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8016f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f6e:	781b      	ldrb	r3, [r3, #0]
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d01a      	beq.n	8016faa <find_volume+0x86>
		stat = disk_status(fs->drv);
 8016f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f76:	785b      	ldrb	r3, [r3, #1]
 8016f78:	4618      	mov	r0, r3
 8016f7a:	f7fe f93b 	bl	80151f4 <disk_status>
 8016f7e:	4603      	mov	r3, r0
 8016f80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8016f84:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016f88:	f003 0301 	and.w	r3, r3, #1
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d10c      	bne.n	8016faa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8016f90:	79fb      	ldrb	r3, [r7, #7]
 8016f92:	2b00      	cmp	r3, #0
 8016f94:	d007      	beq.n	8016fa6 <find_volume+0x82>
 8016f96:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016f9a:	f003 0304 	and.w	r3, r3, #4
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d001      	beq.n	8016fa6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8016fa2:	230a      	movs	r3, #10
 8016fa4:	e202      	b.n	80173ac <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	e200      	b.n	80173ac <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8016faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fac:	2200      	movs	r2, #0
 8016fae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8016fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016fb2:	b2da      	uxtb	r2, r3
 8016fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fb6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8016fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fba:	785b      	ldrb	r3, [r3, #1]
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	f7fe f933 	bl	8015228 <disk_initialize>
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8016fc8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016fcc:	f003 0301 	and.w	r3, r3, #1
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d001      	beq.n	8016fd8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8016fd4:	2303      	movs	r3, #3
 8016fd6:	e1e9      	b.n	80173ac <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016fd8:	79fb      	ldrb	r3, [r7, #7]
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d007      	beq.n	8016fee <find_volume+0xca>
 8016fde:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016fe2:	f003 0304 	and.w	r3, r3, #4
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d001      	beq.n	8016fee <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8016fea:	230a      	movs	r3, #10
 8016fec:	e1de      	b.n	80173ac <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8016fee:	2300      	movs	r3, #0
 8016ff0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8016ff2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016ff4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016ff6:	f7ff ff3f 	bl	8016e78 <check_fs>
 8016ffa:	4603      	mov	r3, r0
 8016ffc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8017000:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017004:	2b02      	cmp	r3, #2
 8017006:	d149      	bne.n	801709c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8017008:	2300      	movs	r3, #0
 801700a:	643b      	str	r3, [r7, #64]	@ 0x40
 801700c:	e01e      	b.n	801704c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801700e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017010:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017016:	011b      	lsls	r3, r3, #4
 8017018:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801701c:	4413      	add	r3, r2
 801701e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8017020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017022:	3304      	adds	r3, #4
 8017024:	781b      	ldrb	r3, [r3, #0]
 8017026:	2b00      	cmp	r3, #0
 8017028:	d006      	beq.n	8017038 <find_volume+0x114>
 801702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801702c:	3308      	adds	r3, #8
 801702e:	4618      	mov	r0, r3
 8017030:	f7fe f997 	bl	8015362 <ld_dword>
 8017034:	4602      	mov	r2, r0
 8017036:	e000      	b.n	801703a <find_volume+0x116>
 8017038:	2200      	movs	r2, #0
 801703a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801703c:	009b      	lsls	r3, r3, #2
 801703e:	3358      	adds	r3, #88	@ 0x58
 8017040:	443b      	add	r3, r7
 8017042:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8017046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017048:	3301      	adds	r3, #1
 801704a:	643b      	str	r3, [r7, #64]	@ 0x40
 801704c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801704e:	2b03      	cmp	r3, #3
 8017050:	d9dd      	bls.n	801700e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8017052:	2300      	movs	r3, #0
 8017054:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8017056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017058:	2b00      	cmp	r3, #0
 801705a:	d002      	beq.n	8017062 <find_volume+0x13e>
 801705c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801705e:	3b01      	subs	r3, #1
 8017060:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8017062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017064:	009b      	lsls	r3, r3, #2
 8017066:	3358      	adds	r3, #88	@ 0x58
 8017068:	443b      	add	r3, r7
 801706a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801706e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8017070:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017072:	2b00      	cmp	r3, #0
 8017074:	d005      	beq.n	8017082 <find_volume+0x15e>
 8017076:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017078:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801707a:	f7ff fefd 	bl	8016e78 <check_fs>
 801707e:	4603      	mov	r3, r0
 8017080:	e000      	b.n	8017084 <find_volume+0x160>
 8017082:	2303      	movs	r3, #3
 8017084:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8017088:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801708c:	2b01      	cmp	r3, #1
 801708e:	d905      	bls.n	801709c <find_volume+0x178>
 8017090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017092:	3301      	adds	r3, #1
 8017094:	643b      	str	r3, [r7, #64]	@ 0x40
 8017096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017098:	2b03      	cmp	r3, #3
 801709a:	d9e2      	bls.n	8017062 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801709c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80170a0:	2b04      	cmp	r3, #4
 80170a2:	d101      	bne.n	80170a8 <find_volume+0x184>
 80170a4:	2301      	movs	r3, #1
 80170a6:	e181      	b.n	80173ac <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80170a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80170ac:	2b01      	cmp	r3, #1
 80170ae:	d901      	bls.n	80170b4 <find_volume+0x190>
 80170b0:	230d      	movs	r3, #13
 80170b2:	e17b      	b.n	80173ac <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80170b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170b6:	3334      	adds	r3, #52	@ 0x34
 80170b8:	330b      	adds	r3, #11
 80170ba:	4618      	mov	r0, r3
 80170bc:	f7fe f938 	bl	8015330 <ld_word>
 80170c0:	4603      	mov	r3, r0
 80170c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80170c6:	d001      	beq.n	80170cc <find_volume+0x1a8>
 80170c8:	230d      	movs	r3, #13
 80170ca:	e16f      	b.n	80173ac <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80170cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170ce:	3334      	adds	r3, #52	@ 0x34
 80170d0:	3316      	adds	r3, #22
 80170d2:	4618      	mov	r0, r3
 80170d4:	f7fe f92c 	bl	8015330 <ld_word>
 80170d8:	4603      	mov	r3, r0
 80170da:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80170dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d106      	bne.n	80170f0 <find_volume+0x1cc>
 80170e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170e4:	3334      	adds	r3, #52	@ 0x34
 80170e6:	3324      	adds	r3, #36	@ 0x24
 80170e8:	4618      	mov	r0, r3
 80170ea:	f7fe f93a 	bl	8015362 <ld_dword>
 80170ee:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80170f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80170f4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80170f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170f8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80170fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170fe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8017100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017102:	789b      	ldrb	r3, [r3, #2]
 8017104:	2b01      	cmp	r3, #1
 8017106:	d005      	beq.n	8017114 <find_volume+0x1f0>
 8017108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801710a:	789b      	ldrb	r3, [r3, #2]
 801710c:	2b02      	cmp	r3, #2
 801710e:	d001      	beq.n	8017114 <find_volume+0x1f0>
 8017110:	230d      	movs	r3, #13
 8017112:	e14b      	b.n	80173ac <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8017114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017116:	789b      	ldrb	r3, [r3, #2]
 8017118:	461a      	mov	r2, r3
 801711a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801711c:	fb02 f303 	mul.w	r3, r2, r3
 8017120:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8017122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017128:	461a      	mov	r2, r3
 801712a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801712c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801712e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017130:	895b      	ldrh	r3, [r3, #10]
 8017132:	2b00      	cmp	r3, #0
 8017134:	d008      	beq.n	8017148 <find_volume+0x224>
 8017136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017138:	895b      	ldrh	r3, [r3, #10]
 801713a:	461a      	mov	r2, r3
 801713c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801713e:	895b      	ldrh	r3, [r3, #10]
 8017140:	3b01      	subs	r3, #1
 8017142:	4013      	ands	r3, r2
 8017144:	2b00      	cmp	r3, #0
 8017146:	d001      	beq.n	801714c <find_volume+0x228>
 8017148:	230d      	movs	r3, #13
 801714a:	e12f      	b.n	80173ac <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801714c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801714e:	3334      	adds	r3, #52	@ 0x34
 8017150:	3311      	adds	r3, #17
 8017152:	4618      	mov	r0, r3
 8017154:	f7fe f8ec 	bl	8015330 <ld_word>
 8017158:	4603      	mov	r3, r0
 801715a:	461a      	mov	r2, r3
 801715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801715e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8017160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017162:	891b      	ldrh	r3, [r3, #8]
 8017164:	f003 030f 	and.w	r3, r3, #15
 8017168:	b29b      	uxth	r3, r3
 801716a:	2b00      	cmp	r3, #0
 801716c:	d001      	beq.n	8017172 <find_volume+0x24e>
 801716e:	230d      	movs	r3, #13
 8017170:	e11c      	b.n	80173ac <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8017172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017174:	3334      	adds	r3, #52	@ 0x34
 8017176:	3313      	adds	r3, #19
 8017178:	4618      	mov	r0, r3
 801717a:	f7fe f8d9 	bl	8015330 <ld_word>
 801717e:	4603      	mov	r3, r0
 8017180:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8017182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017184:	2b00      	cmp	r3, #0
 8017186:	d106      	bne.n	8017196 <find_volume+0x272>
 8017188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801718a:	3334      	adds	r3, #52	@ 0x34
 801718c:	3320      	adds	r3, #32
 801718e:	4618      	mov	r0, r3
 8017190:	f7fe f8e7 	bl	8015362 <ld_dword>
 8017194:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8017196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017198:	3334      	adds	r3, #52	@ 0x34
 801719a:	330e      	adds	r3, #14
 801719c:	4618      	mov	r0, r3
 801719e:	f7fe f8c7 	bl	8015330 <ld_word>
 80171a2:	4603      	mov	r3, r0
 80171a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80171a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	d101      	bne.n	80171b0 <find_volume+0x28c>
 80171ac:	230d      	movs	r3, #13
 80171ae:	e0fd      	b.n	80173ac <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80171b0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80171b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80171b4:	4413      	add	r3, r2
 80171b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80171b8:	8912      	ldrh	r2, [r2, #8]
 80171ba:	0912      	lsrs	r2, r2, #4
 80171bc:	b292      	uxth	r2, r2
 80171be:	4413      	add	r3, r2
 80171c0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80171c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80171c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171c6:	429a      	cmp	r2, r3
 80171c8:	d204      	bcs.n	80171d4 <find_volume+0x2b0>
 80171ca:	230d      	movs	r3, #13
 80171cc:	e0ee      	b.n	80173ac <find_volume+0x488>
 80171ce:	bf00      	nop
 80171d0:	200029ac 	.word	0x200029ac
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80171d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80171d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171d8:	1ad3      	subs	r3, r2, r3
 80171da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80171dc:	8952      	ldrh	r2, [r2, #10]
 80171de:	fbb3 f3f2 	udiv	r3, r3, r2
 80171e2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80171e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	d101      	bne.n	80171ee <find_volume+0x2ca>
 80171ea:	230d      	movs	r3, #13
 80171ec:	e0de      	b.n	80173ac <find_volume+0x488>
		fmt = FS_FAT32;
 80171ee:	2303      	movs	r3, #3
 80171f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80171f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171f6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80171fa:	4293      	cmp	r3, r2
 80171fc:	d802      	bhi.n	8017204 <find_volume+0x2e0>
 80171fe:	2302      	movs	r3, #2
 8017200:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8017204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017206:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801720a:	4293      	cmp	r3, r2
 801720c:	d802      	bhi.n	8017214 <find_volume+0x2f0>
 801720e:	2301      	movs	r3, #1
 8017210:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8017214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017216:	1c9a      	adds	r2, r3, #2
 8017218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801721a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801721c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801721e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017220:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8017222:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017226:	441a      	add	r2, r3
 8017228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801722a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801722c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801722e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017230:	441a      	add	r2, r3
 8017232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017234:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8017236:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801723a:	2b03      	cmp	r3, #3
 801723c:	d11e      	bne.n	801727c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801723e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017240:	3334      	adds	r3, #52	@ 0x34
 8017242:	332a      	adds	r3, #42	@ 0x2a
 8017244:	4618      	mov	r0, r3
 8017246:	f7fe f873 	bl	8015330 <ld_word>
 801724a:	4603      	mov	r3, r0
 801724c:	2b00      	cmp	r3, #0
 801724e:	d001      	beq.n	8017254 <find_volume+0x330>
 8017250:	230d      	movs	r3, #13
 8017252:	e0ab      	b.n	80173ac <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8017254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017256:	891b      	ldrh	r3, [r3, #8]
 8017258:	2b00      	cmp	r3, #0
 801725a:	d001      	beq.n	8017260 <find_volume+0x33c>
 801725c:	230d      	movs	r3, #13
 801725e:	e0a5      	b.n	80173ac <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8017260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017262:	3334      	adds	r3, #52	@ 0x34
 8017264:	332c      	adds	r3, #44	@ 0x2c
 8017266:	4618      	mov	r0, r3
 8017268:	f7fe f87b 	bl	8015362 <ld_dword>
 801726c:	4602      	mov	r2, r0
 801726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017270:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8017272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017274:	699b      	ldr	r3, [r3, #24]
 8017276:	009b      	lsls	r3, r3, #2
 8017278:	647b      	str	r3, [r7, #68]	@ 0x44
 801727a:	e01f      	b.n	80172bc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801727c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801727e:	891b      	ldrh	r3, [r3, #8]
 8017280:	2b00      	cmp	r3, #0
 8017282:	d101      	bne.n	8017288 <find_volume+0x364>
 8017284:	230d      	movs	r3, #13
 8017286:	e091      	b.n	80173ac <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8017288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801728a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801728c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801728e:	441a      	add	r2, r3
 8017290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017292:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8017294:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017298:	2b02      	cmp	r3, #2
 801729a:	d103      	bne.n	80172a4 <find_volume+0x380>
 801729c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801729e:	699b      	ldr	r3, [r3, #24]
 80172a0:	005b      	lsls	r3, r3, #1
 80172a2:	e00a      	b.n	80172ba <find_volume+0x396>
 80172a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172a6:	699a      	ldr	r2, [r3, #24]
 80172a8:	4613      	mov	r3, r2
 80172aa:	005b      	lsls	r3, r3, #1
 80172ac:	4413      	add	r3, r2
 80172ae:	085a      	lsrs	r2, r3, #1
 80172b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172b2:	699b      	ldr	r3, [r3, #24]
 80172b4:	f003 0301 	and.w	r3, r3, #1
 80172b8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80172ba:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80172bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172be:	69da      	ldr	r2, [r3, #28]
 80172c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80172c2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80172c6:	0a5b      	lsrs	r3, r3, #9
 80172c8:	429a      	cmp	r2, r3
 80172ca:	d201      	bcs.n	80172d0 <find_volume+0x3ac>
 80172cc:	230d      	movs	r3, #13
 80172ce:	e06d      	b.n	80173ac <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80172d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172d2:	f04f 32ff 	mov.w	r2, #4294967295
 80172d6:	615a      	str	r2, [r3, #20]
 80172d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172da:	695a      	ldr	r2, [r3, #20]
 80172dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172de:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80172e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172e2:	2280      	movs	r2, #128	@ 0x80
 80172e4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80172e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80172ea:	2b03      	cmp	r3, #3
 80172ec:	d149      	bne.n	8017382 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80172ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172f0:	3334      	adds	r3, #52	@ 0x34
 80172f2:	3330      	adds	r3, #48	@ 0x30
 80172f4:	4618      	mov	r0, r3
 80172f6:	f7fe f81b 	bl	8015330 <ld_word>
 80172fa:	4603      	mov	r3, r0
 80172fc:	2b01      	cmp	r3, #1
 80172fe:	d140      	bne.n	8017382 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8017300:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017302:	3301      	adds	r3, #1
 8017304:	4619      	mov	r1, r3
 8017306:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8017308:	f7fe fac4 	bl	8015894 <move_window>
 801730c:	4603      	mov	r3, r0
 801730e:	2b00      	cmp	r3, #0
 8017310:	d137      	bne.n	8017382 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8017312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017314:	2200      	movs	r2, #0
 8017316:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8017318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801731a:	3334      	adds	r3, #52	@ 0x34
 801731c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8017320:	4618      	mov	r0, r3
 8017322:	f7fe f805 	bl	8015330 <ld_word>
 8017326:	4603      	mov	r3, r0
 8017328:	461a      	mov	r2, r3
 801732a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801732e:	429a      	cmp	r2, r3
 8017330:	d127      	bne.n	8017382 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8017332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017334:	3334      	adds	r3, #52	@ 0x34
 8017336:	4618      	mov	r0, r3
 8017338:	f7fe f813 	bl	8015362 <ld_dword>
 801733c:	4603      	mov	r3, r0
 801733e:	4a1d      	ldr	r2, [pc, #116]	@ (80173b4 <find_volume+0x490>)
 8017340:	4293      	cmp	r3, r2
 8017342:	d11e      	bne.n	8017382 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8017344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017346:	3334      	adds	r3, #52	@ 0x34
 8017348:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801734c:	4618      	mov	r0, r3
 801734e:	f7fe f808 	bl	8015362 <ld_dword>
 8017352:	4603      	mov	r3, r0
 8017354:	4a18      	ldr	r2, [pc, #96]	@ (80173b8 <find_volume+0x494>)
 8017356:	4293      	cmp	r3, r2
 8017358:	d113      	bne.n	8017382 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801735a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801735c:	3334      	adds	r3, #52	@ 0x34
 801735e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8017362:	4618      	mov	r0, r3
 8017364:	f7fd fffd 	bl	8015362 <ld_dword>
 8017368:	4602      	mov	r2, r0
 801736a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801736c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801736e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017370:	3334      	adds	r3, #52	@ 0x34
 8017372:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8017376:	4618      	mov	r0, r3
 8017378:	f7fd fff3 	bl	8015362 <ld_dword>
 801737c:	4602      	mov	r2, r0
 801737e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017380:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8017382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017384:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8017388:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801738a:	4b0c      	ldr	r3, [pc, #48]	@ (80173bc <find_volume+0x498>)
 801738c:	881b      	ldrh	r3, [r3, #0]
 801738e:	3301      	adds	r3, #1
 8017390:	b29a      	uxth	r2, r3
 8017392:	4b0a      	ldr	r3, [pc, #40]	@ (80173bc <find_volume+0x498>)
 8017394:	801a      	strh	r2, [r3, #0]
 8017396:	4b09      	ldr	r3, [pc, #36]	@ (80173bc <find_volume+0x498>)
 8017398:	881a      	ldrh	r2, [r3, #0]
 801739a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801739c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801739e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173a0:	4a07      	ldr	r2, [pc, #28]	@ (80173c0 <find_volume+0x49c>)
 80173a2:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80173a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80173a6:	f7fe fa0d 	bl	80157c4 <clear_lock>
#endif
	return FR_OK;
 80173aa:	2300      	movs	r3, #0
}
 80173ac:	4618      	mov	r0, r3
 80173ae:	3758      	adds	r7, #88	@ 0x58
 80173b0:	46bd      	mov	sp, r7
 80173b2:	bd80      	pop	{r7, pc}
 80173b4:	41615252 	.word	0x41615252
 80173b8:	61417272 	.word	0x61417272
 80173bc:	200029b0 	.word	0x200029b0
 80173c0:	200029d4 	.word	0x200029d4

080173c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80173c4:	b580      	push	{r7, lr}
 80173c6:	b084      	sub	sp, #16
 80173c8:	af00      	add	r7, sp, #0
 80173ca:	6078      	str	r0, [r7, #4]
 80173cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80173ce:	2309      	movs	r3, #9
 80173d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	d01c      	beq.n	8017412 <validate+0x4e>
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	681b      	ldr	r3, [r3, #0]
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d018      	beq.n	8017412 <validate+0x4e>
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	681b      	ldr	r3, [r3, #0]
 80173e4:	781b      	ldrb	r3, [r3, #0]
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d013      	beq.n	8017412 <validate+0x4e>
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	889a      	ldrh	r2, [r3, #4]
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	681b      	ldr	r3, [r3, #0]
 80173f2:	88db      	ldrh	r3, [r3, #6]
 80173f4:	429a      	cmp	r2, r3
 80173f6:	d10c      	bne.n	8017412 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	681b      	ldr	r3, [r3, #0]
 80173fc:	785b      	ldrb	r3, [r3, #1]
 80173fe:	4618      	mov	r0, r3
 8017400:	f7fd fef8 	bl	80151f4 <disk_status>
 8017404:	4603      	mov	r3, r0
 8017406:	f003 0301 	and.w	r3, r3, #1
 801740a:	2b00      	cmp	r3, #0
 801740c:	d101      	bne.n	8017412 <validate+0x4e>
			res = FR_OK;
 801740e:	2300      	movs	r3, #0
 8017410:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8017412:	7bfb      	ldrb	r3, [r7, #15]
 8017414:	2b00      	cmp	r3, #0
 8017416:	d102      	bne.n	801741e <validate+0x5a>
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	681b      	ldr	r3, [r3, #0]
 801741c:	e000      	b.n	8017420 <validate+0x5c>
 801741e:	2300      	movs	r3, #0
 8017420:	683a      	ldr	r2, [r7, #0]
 8017422:	6013      	str	r3, [r2, #0]
	return res;
 8017424:	7bfb      	ldrb	r3, [r7, #15]
}
 8017426:	4618      	mov	r0, r3
 8017428:	3710      	adds	r7, #16
 801742a:	46bd      	mov	sp, r7
 801742c:	bd80      	pop	{r7, pc}
	...

08017430 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8017430:	b580      	push	{r7, lr}
 8017432:	b088      	sub	sp, #32
 8017434:	af00      	add	r7, sp, #0
 8017436:	60f8      	str	r0, [r7, #12]
 8017438:	60b9      	str	r1, [r7, #8]
 801743a:	4613      	mov	r3, r2
 801743c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801743e:	68bb      	ldr	r3, [r7, #8]
 8017440:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8017442:	f107 0310 	add.w	r3, r7, #16
 8017446:	4618      	mov	r0, r3
 8017448:	f7ff fcd1 	bl	8016dee <get_ldnumber>
 801744c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801744e:	69fb      	ldr	r3, [r7, #28]
 8017450:	2b00      	cmp	r3, #0
 8017452:	da01      	bge.n	8017458 <f_mount+0x28>
 8017454:	230b      	movs	r3, #11
 8017456:	e02b      	b.n	80174b0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8017458:	4a17      	ldr	r2, [pc, #92]	@ (80174b8 <f_mount+0x88>)
 801745a:	69fb      	ldr	r3, [r7, #28]
 801745c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017460:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8017462:	69bb      	ldr	r3, [r7, #24]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d005      	beq.n	8017474 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8017468:	69b8      	ldr	r0, [r7, #24]
 801746a:	f7fe f9ab 	bl	80157c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801746e:	69bb      	ldr	r3, [r7, #24]
 8017470:	2200      	movs	r2, #0
 8017472:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8017474:	68fb      	ldr	r3, [r7, #12]
 8017476:	2b00      	cmp	r3, #0
 8017478:	d002      	beq.n	8017480 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801747a:	68fb      	ldr	r3, [r7, #12]
 801747c:	2200      	movs	r2, #0
 801747e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8017480:	68fa      	ldr	r2, [r7, #12]
 8017482:	490d      	ldr	r1, [pc, #52]	@ (80174b8 <f_mount+0x88>)
 8017484:	69fb      	ldr	r3, [r7, #28]
 8017486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	2b00      	cmp	r3, #0
 801748e:	d002      	beq.n	8017496 <f_mount+0x66>
 8017490:	79fb      	ldrb	r3, [r7, #7]
 8017492:	2b01      	cmp	r3, #1
 8017494:	d001      	beq.n	801749a <f_mount+0x6a>
 8017496:	2300      	movs	r3, #0
 8017498:	e00a      	b.n	80174b0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801749a:	f107 010c 	add.w	r1, r7, #12
 801749e:	f107 0308 	add.w	r3, r7, #8
 80174a2:	2200      	movs	r2, #0
 80174a4:	4618      	mov	r0, r3
 80174a6:	f7ff fd3d 	bl	8016f24 <find_volume>
 80174aa:	4603      	mov	r3, r0
 80174ac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80174ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80174b0:	4618      	mov	r0, r3
 80174b2:	3720      	adds	r7, #32
 80174b4:	46bd      	mov	sp, r7
 80174b6:	bd80      	pop	{r7, pc}
 80174b8:	200029ac 	.word	0x200029ac

080174bc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	b09a      	sub	sp, #104	@ 0x68
 80174c0:	af00      	add	r7, sp, #0
 80174c2:	60f8      	str	r0, [r7, #12]
 80174c4:	60b9      	str	r1, [r7, #8]
 80174c6:	4613      	mov	r3, r2
 80174c8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80174ca:	68fb      	ldr	r3, [r7, #12]
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d101      	bne.n	80174d4 <f_open+0x18>
 80174d0:	2309      	movs	r3, #9
 80174d2:	e1a9      	b.n	8017828 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80174d4:	79fb      	ldrb	r3, [r7, #7]
 80174d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80174da:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80174dc:	79fa      	ldrb	r2, [r7, #7]
 80174de:	f107 0114 	add.w	r1, r7, #20
 80174e2:	f107 0308 	add.w	r3, r7, #8
 80174e6:	4618      	mov	r0, r3
 80174e8:	f7ff fd1c 	bl	8016f24 <find_volume>
 80174ec:	4603      	mov	r3, r0
 80174ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80174f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	f040 818d 	bne.w	8017816 <f_open+0x35a>
		dj.obj.fs = fs;
 80174fc:	697b      	ldr	r3, [r7, #20]
 80174fe:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8017500:	68ba      	ldr	r2, [r7, #8]
 8017502:	f107 0318 	add.w	r3, r7, #24
 8017506:	4611      	mov	r1, r2
 8017508:	4618      	mov	r0, r3
 801750a:	f7ff fbff 	bl	8016d0c <follow_path>
 801750e:	4603      	mov	r3, r0
 8017510:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8017514:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8017518:	2b00      	cmp	r3, #0
 801751a:	d118      	bne.n	801754e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801751c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8017520:	b25b      	sxtb	r3, r3
 8017522:	2b00      	cmp	r3, #0
 8017524:	da03      	bge.n	801752e <f_open+0x72>
				res = FR_INVALID_NAME;
 8017526:	2306      	movs	r3, #6
 8017528:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801752c:	e00f      	b.n	801754e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801752e:	79fb      	ldrb	r3, [r7, #7]
 8017530:	2b01      	cmp	r3, #1
 8017532:	bf8c      	ite	hi
 8017534:	2301      	movhi	r3, #1
 8017536:	2300      	movls	r3, #0
 8017538:	b2db      	uxtb	r3, r3
 801753a:	461a      	mov	r2, r3
 801753c:	f107 0318 	add.w	r3, r7, #24
 8017540:	4611      	mov	r1, r2
 8017542:	4618      	mov	r0, r3
 8017544:	f7fd fff6 	bl	8015534 <chk_lock>
 8017548:	4603      	mov	r3, r0
 801754a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801754e:	79fb      	ldrb	r3, [r7, #7]
 8017550:	f003 031c 	and.w	r3, r3, #28
 8017554:	2b00      	cmp	r3, #0
 8017556:	d07f      	beq.n	8017658 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8017558:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801755c:	2b00      	cmp	r3, #0
 801755e:	d017      	beq.n	8017590 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8017560:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8017564:	2b04      	cmp	r3, #4
 8017566:	d10e      	bne.n	8017586 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8017568:	f7fe f840 	bl	80155ec <enq_lock>
 801756c:	4603      	mov	r3, r0
 801756e:	2b00      	cmp	r3, #0
 8017570:	d006      	beq.n	8017580 <f_open+0xc4>
 8017572:	f107 0318 	add.w	r3, r7, #24
 8017576:	4618      	mov	r0, r3
 8017578:	f7ff f918 	bl	80167ac <dir_register>
 801757c:	4603      	mov	r3, r0
 801757e:	e000      	b.n	8017582 <f_open+0xc6>
 8017580:	2312      	movs	r3, #18
 8017582:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8017586:	79fb      	ldrb	r3, [r7, #7]
 8017588:	f043 0308 	orr.w	r3, r3, #8
 801758c:	71fb      	strb	r3, [r7, #7]
 801758e:	e010      	b.n	80175b2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8017590:	7fbb      	ldrb	r3, [r7, #30]
 8017592:	f003 0311 	and.w	r3, r3, #17
 8017596:	2b00      	cmp	r3, #0
 8017598:	d003      	beq.n	80175a2 <f_open+0xe6>
					res = FR_DENIED;
 801759a:	2307      	movs	r3, #7
 801759c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80175a0:	e007      	b.n	80175b2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80175a2:	79fb      	ldrb	r3, [r7, #7]
 80175a4:	f003 0304 	and.w	r3, r3, #4
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	d002      	beq.n	80175b2 <f_open+0xf6>
 80175ac:	2308      	movs	r3, #8
 80175ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80175b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d168      	bne.n	801768c <f_open+0x1d0>
 80175ba:	79fb      	ldrb	r3, [r7, #7]
 80175bc:	f003 0308 	and.w	r3, r3, #8
 80175c0:	2b00      	cmp	r3, #0
 80175c2:	d063      	beq.n	801768c <f_open+0x1d0>
				dw = GET_FATTIME();
 80175c4:	f7fc f974 	bl	80138b0 <get_fattime>
 80175c8:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80175ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175cc:	330e      	adds	r3, #14
 80175ce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80175d0:	4618      	mov	r0, r3
 80175d2:	f7fd ff04 	bl	80153de <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80175d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175d8:	3316      	adds	r3, #22
 80175da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80175dc:	4618      	mov	r0, r3
 80175de:	f7fd fefe 	bl	80153de <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80175e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175e4:	330b      	adds	r3, #11
 80175e6:	2220      	movs	r2, #32
 80175e8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80175ea:	697b      	ldr	r3, [r7, #20]
 80175ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80175ee:	4611      	mov	r1, r2
 80175f0:	4618      	mov	r0, r3
 80175f2:	f7fe fe53 	bl	801629c <ld_clust>
 80175f6:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80175f8:	697b      	ldr	r3, [r7, #20]
 80175fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80175fc:	2200      	movs	r2, #0
 80175fe:	4618      	mov	r0, r3
 8017600:	f7fe fe6b 	bl	80162da <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8017604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017606:	331c      	adds	r3, #28
 8017608:	2100      	movs	r1, #0
 801760a:	4618      	mov	r0, r3
 801760c:	f7fd fee7 	bl	80153de <st_dword>
					fs->wflag = 1;
 8017610:	697b      	ldr	r3, [r7, #20]
 8017612:	2201      	movs	r2, #1
 8017614:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8017616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017618:	2b00      	cmp	r3, #0
 801761a:	d037      	beq.n	801768c <f_open+0x1d0>
						dw = fs->winsect;
 801761c:	697b      	ldr	r3, [r7, #20]
 801761e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017620:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8017622:	f107 0318 	add.w	r3, r7, #24
 8017626:	2200      	movs	r2, #0
 8017628:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801762a:	4618      	mov	r0, r3
 801762c:	f7fe fb7e 	bl	8015d2c <remove_chain>
 8017630:	4603      	mov	r3, r0
 8017632:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8017636:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801763a:	2b00      	cmp	r3, #0
 801763c:	d126      	bne.n	801768c <f_open+0x1d0>
							res = move_window(fs, dw);
 801763e:	697b      	ldr	r3, [r7, #20]
 8017640:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8017642:	4618      	mov	r0, r3
 8017644:	f7fe f926 	bl	8015894 <move_window>
 8017648:	4603      	mov	r3, r0
 801764a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801764e:	697b      	ldr	r3, [r7, #20]
 8017650:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8017652:	3a01      	subs	r2, #1
 8017654:	611a      	str	r2, [r3, #16]
 8017656:	e019      	b.n	801768c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8017658:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801765c:	2b00      	cmp	r3, #0
 801765e:	d115      	bne.n	801768c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8017660:	7fbb      	ldrb	r3, [r7, #30]
 8017662:	f003 0310 	and.w	r3, r3, #16
 8017666:	2b00      	cmp	r3, #0
 8017668:	d003      	beq.n	8017672 <f_open+0x1b6>
					res = FR_NO_FILE;
 801766a:	2304      	movs	r3, #4
 801766c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8017670:	e00c      	b.n	801768c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8017672:	79fb      	ldrb	r3, [r7, #7]
 8017674:	f003 0302 	and.w	r3, r3, #2
 8017678:	2b00      	cmp	r3, #0
 801767a:	d007      	beq.n	801768c <f_open+0x1d0>
 801767c:	7fbb      	ldrb	r3, [r7, #30]
 801767e:	f003 0301 	and.w	r3, r3, #1
 8017682:	2b00      	cmp	r3, #0
 8017684:	d002      	beq.n	801768c <f_open+0x1d0>
						res = FR_DENIED;
 8017686:	2307      	movs	r3, #7
 8017688:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801768c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8017690:	2b00      	cmp	r3, #0
 8017692:	d126      	bne.n	80176e2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8017694:	79fb      	ldrb	r3, [r7, #7]
 8017696:	f003 0308 	and.w	r3, r3, #8
 801769a:	2b00      	cmp	r3, #0
 801769c:	d003      	beq.n	80176a6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801769e:	79fb      	ldrb	r3, [r7, #7]
 80176a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80176a4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80176a6:	697b      	ldr	r3, [r7, #20]
 80176a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80176aa:	68fb      	ldr	r3, [r7, #12]
 80176ac:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80176ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80176b4:	79fb      	ldrb	r3, [r7, #7]
 80176b6:	2b01      	cmp	r3, #1
 80176b8:	bf8c      	ite	hi
 80176ba:	2301      	movhi	r3, #1
 80176bc:	2300      	movls	r3, #0
 80176be:	b2db      	uxtb	r3, r3
 80176c0:	461a      	mov	r2, r3
 80176c2:	f107 0318 	add.w	r3, r7, #24
 80176c6:	4611      	mov	r1, r2
 80176c8:	4618      	mov	r0, r3
 80176ca:	f7fd ffb1 	bl	8015630 <inc_lock>
 80176ce:	4602      	mov	r2, r0
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80176d4:	68fb      	ldr	r3, [r7, #12]
 80176d6:	691b      	ldr	r3, [r3, #16]
 80176d8:	2b00      	cmp	r3, #0
 80176da:	d102      	bne.n	80176e2 <f_open+0x226>
 80176dc:	2302      	movs	r3, #2
 80176de:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80176e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	f040 8095 	bne.w	8017816 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80176ec:	697b      	ldr	r3, [r7, #20]
 80176ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80176f0:	4611      	mov	r1, r2
 80176f2:	4618      	mov	r0, r3
 80176f4:	f7fe fdd2 	bl	801629c <ld_clust>
 80176f8:	4602      	mov	r2, r0
 80176fa:	68fb      	ldr	r3, [r7, #12]
 80176fc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80176fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017700:	331c      	adds	r3, #28
 8017702:	4618      	mov	r0, r3
 8017704:	f7fd fe2d 	bl	8015362 <ld_dword>
 8017708:	4602      	mov	r2, r0
 801770a:	68fb      	ldr	r3, [r7, #12]
 801770c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801770e:	68fb      	ldr	r3, [r7, #12]
 8017710:	2200      	movs	r2, #0
 8017712:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8017714:	697a      	ldr	r2, [r7, #20]
 8017716:	68fb      	ldr	r3, [r7, #12]
 8017718:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801771a:	697b      	ldr	r3, [r7, #20]
 801771c:	88da      	ldrh	r2, [r3, #6]
 801771e:	68fb      	ldr	r3, [r7, #12]
 8017720:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8017722:	68fb      	ldr	r3, [r7, #12]
 8017724:	79fa      	ldrb	r2, [r7, #7]
 8017726:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8017728:	68fb      	ldr	r3, [r7, #12]
 801772a:	2200      	movs	r2, #0
 801772c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801772e:	68fb      	ldr	r3, [r7, #12]
 8017730:	2200      	movs	r2, #0
 8017732:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	2200      	movs	r2, #0
 8017738:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801773a:	68fb      	ldr	r3, [r7, #12]
 801773c:	3330      	adds	r3, #48	@ 0x30
 801773e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017742:	2100      	movs	r1, #0
 8017744:	4618      	mov	r0, r3
 8017746:	f7fd fe97 	bl	8015478 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801774a:	79fb      	ldrb	r3, [r7, #7]
 801774c:	f003 0320 	and.w	r3, r3, #32
 8017750:	2b00      	cmp	r3, #0
 8017752:	d060      	beq.n	8017816 <f_open+0x35a>
 8017754:	68fb      	ldr	r3, [r7, #12]
 8017756:	68db      	ldr	r3, [r3, #12]
 8017758:	2b00      	cmp	r3, #0
 801775a:	d05c      	beq.n	8017816 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801775c:	68fb      	ldr	r3, [r7, #12]
 801775e:	68da      	ldr	r2, [r3, #12]
 8017760:	68fb      	ldr	r3, [r7, #12]
 8017762:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8017764:	697b      	ldr	r3, [r7, #20]
 8017766:	895b      	ldrh	r3, [r3, #10]
 8017768:	025b      	lsls	r3, r3, #9
 801776a:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801776c:	68fb      	ldr	r3, [r7, #12]
 801776e:	689b      	ldr	r3, [r3, #8]
 8017770:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8017772:	68fb      	ldr	r3, [r7, #12]
 8017774:	68db      	ldr	r3, [r3, #12]
 8017776:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017778:	e016      	b.n	80177a8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 801777a:	68fb      	ldr	r3, [r7, #12]
 801777c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801777e:	4618      	mov	r0, r3
 8017780:	f7fe f943 	bl	8015a0a <get_fat>
 8017784:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8017786:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017788:	2b01      	cmp	r3, #1
 801778a:	d802      	bhi.n	8017792 <f_open+0x2d6>
 801778c:	2302      	movs	r3, #2
 801778e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8017792:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017798:	d102      	bne.n	80177a0 <f_open+0x2e4>
 801779a:	2301      	movs	r3, #1
 801779c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80177a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80177a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80177a4:	1ad3      	subs	r3, r2, r3
 80177a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80177a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d103      	bne.n	80177b8 <f_open+0x2fc>
 80177b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80177b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80177b4:	429a      	cmp	r2, r3
 80177b6:	d8e0      	bhi.n	801777a <f_open+0x2be>
				}
				fp->clust = clst;
 80177b8:	68fb      	ldr	r3, [r7, #12]
 80177ba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80177bc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80177be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80177c2:	2b00      	cmp	r3, #0
 80177c4:	d127      	bne.n	8017816 <f_open+0x35a>
 80177c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80177c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d022      	beq.n	8017816 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80177d0:	697b      	ldr	r3, [r7, #20]
 80177d2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80177d4:	4618      	mov	r0, r3
 80177d6:	f7fe f8f9 	bl	80159cc <clust2sect>
 80177da:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80177dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d103      	bne.n	80177ea <f_open+0x32e>
						res = FR_INT_ERR;
 80177e2:	2302      	movs	r3, #2
 80177e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80177e8:	e015      	b.n	8017816 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80177ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80177ec:	0a5a      	lsrs	r2, r3, #9
 80177ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80177f0:	441a      	add	r2, r3
 80177f2:	68fb      	ldr	r3, [r7, #12]
 80177f4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80177f6:	697b      	ldr	r3, [r7, #20]
 80177f8:	7858      	ldrb	r0, [r3, #1]
 80177fa:	68fb      	ldr	r3, [r7, #12]
 80177fc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017800:	68fb      	ldr	r3, [r7, #12]
 8017802:	6a1a      	ldr	r2, [r3, #32]
 8017804:	2301      	movs	r3, #1
 8017806:	f7fd fd35 	bl	8015274 <disk_read>
 801780a:	4603      	mov	r3, r0
 801780c:	2b00      	cmp	r3, #0
 801780e:	d002      	beq.n	8017816 <f_open+0x35a>
 8017810:	2301      	movs	r3, #1
 8017812:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8017816:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801781a:	2b00      	cmp	r3, #0
 801781c:	d002      	beq.n	8017824 <f_open+0x368>
 801781e:	68fb      	ldr	r3, [r7, #12]
 8017820:	2200      	movs	r2, #0
 8017822:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8017824:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8017828:	4618      	mov	r0, r3
 801782a:	3768      	adds	r7, #104	@ 0x68
 801782c:	46bd      	mov	sp, r7
 801782e:	bd80      	pop	{r7, pc}

08017830 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8017830:	b580      	push	{r7, lr}
 8017832:	b08c      	sub	sp, #48	@ 0x30
 8017834:	af00      	add	r7, sp, #0
 8017836:	60f8      	str	r0, [r7, #12]
 8017838:	60b9      	str	r1, [r7, #8]
 801783a:	607a      	str	r2, [r7, #4]
 801783c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801783e:	68bb      	ldr	r3, [r7, #8]
 8017840:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8017842:	683b      	ldr	r3, [r7, #0]
 8017844:	2200      	movs	r2, #0
 8017846:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8017848:	68fb      	ldr	r3, [r7, #12]
 801784a:	f107 0210 	add.w	r2, r7, #16
 801784e:	4611      	mov	r1, r2
 8017850:	4618      	mov	r0, r3
 8017852:	f7ff fdb7 	bl	80173c4 <validate>
 8017856:	4603      	mov	r3, r0
 8017858:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801785c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017860:	2b00      	cmp	r3, #0
 8017862:	d107      	bne.n	8017874 <f_write+0x44>
 8017864:	68fb      	ldr	r3, [r7, #12]
 8017866:	7d5b      	ldrb	r3, [r3, #21]
 8017868:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801786c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017870:	2b00      	cmp	r3, #0
 8017872:	d002      	beq.n	801787a <f_write+0x4a>
 8017874:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017878:	e14b      	b.n	8017b12 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801787a:	68fb      	ldr	r3, [r7, #12]
 801787c:	7d1b      	ldrb	r3, [r3, #20]
 801787e:	f003 0302 	and.w	r3, r3, #2
 8017882:	2b00      	cmp	r3, #0
 8017884:	d101      	bne.n	801788a <f_write+0x5a>
 8017886:	2307      	movs	r3, #7
 8017888:	e143      	b.n	8017b12 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801788a:	68fb      	ldr	r3, [r7, #12]
 801788c:	699a      	ldr	r2, [r3, #24]
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	441a      	add	r2, r3
 8017892:	68fb      	ldr	r3, [r7, #12]
 8017894:	699b      	ldr	r3, [r3, #24]
 8017896:	429a      	cmp	r2, r3
 8017898:	f080 812d 	bcs.w	8017af6 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801789c:	68fb      	ldr	r3, [r7, #12]
 801789e:	699b      	ldr	r3, [r3, #24]
 80178a0:	43db      	mvns	r3, r3
 80178a2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80178a4:	e127      	b.n	8017af6 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80178a6:	68fb      	ldr	r3, [r7, #12]
 80178a8:	699b      	ldr	r3, [r3, #24]
 80178aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	f040 80e3 	bne.w	8017a7a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80178b4:	68fb      	ldr	r3, [r7, #12]
 80178b6:	699b      	ldr	r3, [r3, #24]
 80178b8:	0a5b      	lsrs	r3, r3, #9
 80178ba:	693a      	ldr	r2, [r7, #16]
 80178bc:	8952      	ldrh	r2, [r2, #10]
 80178be:	3a01      	subs	r2, #1
 80178c0:	4013      	ands	r3, r2
 80178c2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80178c4:	69bb      	ldr	r3, [r7, #24]
 80178c6:	2b00      	cmp	r3, #0
 80178c8:	d143      	bne.n	8017952 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80178ca:	68fb      	ldr	r3, [r7, #12]
 80178cc:	699b      	ldr	r3, [r3, #24]
 80178ce:	2b00      	cmp	r3, #0
 80178d0:	d10c      	bne.n	80178ec <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80178d2:	68fb      	ldr	r3, [r7, #12]
 80178d4:	689b      	ldr	r3, [r3, #8]
 80178d6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80178d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178da:	2b00      	cmp	r3, #0
 80178dc:	d11a      	bne.n	8017914 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80178de:	68fb      	ldr	r3, [r7, #12]
 80178e0:	2100      	movs	r1, #0
 80178e2:	4618      	mov	r0, r3
 80178e4:	f7fe fa87 	bl	8015df6 <create_chain>
 80178e8:	62b8      	str	r0, [r7, #40]	@ 0x28
 80178ea:	e013      	b.n	8017914 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80178ec:	68fb      	ldr	r3, [r7, #12]
 80178ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	d007      	beq.n	8017904 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80178f4:	68fb      	ldr	r3, [r7, #12]
 80178f6:	699b      	ldr	r3, [r3, #24]
 80178f8:	4619      	mov	r1, r3
 80178fa:	68f8      	ldr	r0, [r7, #12]
 80178fc:	f7fe fb13 	bl	8015f26 <clmt_clust>
 8017900:	62b8      	str	r0, [r7, #40]	@ 0x28
 8017902:	e007      	b.n	8017914 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8017904:	68fa      	ldr	r2, [r7, #12]
 8017906:	68fb      	ldr	r3, [r7, #12]
 8017908:	69db      	ldr	r3, [r3, #28]
 801790a:	4619      	mov	r1, r3
 801790c:	4610      	mov	r0, r2
 801790e:	f7fe fa72 	bl	8015df6 <create_chain>
 8017912:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017916:	2b00      	cmp	r3, #0
 8017918:	f000 80f2 	beq.w	8017b00 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801791c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801791e:	2b01      	cmp	r3, #1
 8017920:	d104      	bne.n	801792c <f_write+0xfc>
 8017922:	68fb      	ldr	r3, [r7, #12]
 8017924:	2202      	movs	r2, #2
 8017926:	755a      	strb	r2, [r3, #21]
 8017928:	2302      	movs	r3, #2
 801792a:	e0f2      	b.n	8017b12 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801792c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801792e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017932:	d104      	bne.n	801793e <f_write+0x10e>
 8017934:	68fb      	ldr	r3, [r7, #12]
 8017936:	2201      	movs	r2, #1
 8017938:	755a      	strb	r2, [r3, #21]
 801793a:	2301      	movs	r3, #1
 801793c:	e0e9      	b.n	8017b12 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801793e:	68fb      	ldr	r3, [r7, #12]
 8017940:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017942:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8017944:	68fb      	ldr	r3, [r7, #12]
 8017946:	689b      	ldr	r3, [r3, #8]
 8017948:	2b00      	cmp	r3, #0
 801794a:	d102      	bne.n	8017952 <f_write+0x122>
 801794c:	68fb      	ldr	r3, [r7, #12]
 801794e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017950:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8017952:	68fb      	ldr	r3, [r7, #12]
 8017954:	7d1b      	ldrb	r3, [r3, #20]
 8017956:	b25b      	sxtb	r3, r3
 8017958:	2b00      	cmp	r3, #0
 801795a:	da18      	bge.n	801798e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801795c:	693b      	ldr	r3, [r7, #16]
 801795e:	7858      	ldrb	r0, [r3, #1]
 8017960:	68fb      	ldr	r3, [r7, #12]
 8017962:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017966:	68fb      	ldr	r3, [r7, #12]
 8017968:	6a1a      	ldr	r2, [r3, #32]
 801796a:	2301      	movs	r3, #1
 801796c:	f7fd fca2 	bl	80152b4 <disk_write>
 8017970:	4603      	mov	r3, r0
 8017972:	2b00      	cmp	r3, #0
 8017974:	d004      	beq.n	8017980 <f_write+0x150>
 8017976:	68fb      	ldr	r3, [r7, #12]
 8017978:	2201      	movs	r2, #1
 801797a:	755a      	strb	r2, [r3, #21]
 801797c:	2301      	movs	r3, #1
 801797e:	e0c8      	b.n	8017b12 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017980:	68fb      	ldr	r3, [r7, #12]
 8017982:	7d1b      	ldrb	r3, [r3, #20]
 8017984:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017988:	b2da      	uxtb	r2, r3
 801798a:	68fb      	ldr	r3, [r7, #12]
 801798c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801798e:	693a      	ldr	r2, [r7, #16]
 8017990:	68fb      	ldr	r3, [r7, #12]
 8017992:	69db      	ldr	r3, [r3, #28]
 8017994:	4619      	mov	r1, r3
 8017996:	4610      	mov	r0, r2
 8017998:	f7fe f818 	bl	80159cc <clust2sect>
 801799c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801799e:	697b      	ldr	r3, [r7, #20]
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d104      	bne.n	80179ae <f_write+0x17e>
 80179a4:	68fb      	ldr	r3, [r7, #12]
 80179a6:	2202      	movs	r2, #2
 80179a8:	755a      	strb	r2, [r3, #21]
 80179aa:	2302      	movs	r3, #2
 80179ac:	e0b1      	b.n	8017b12 <f_write+0x2e2>
			sect += csect;
 80179ae:	697a      	ldr	r2, [r7, #20]
 80179b0:	69bb      	ldr	r3, [r7, #24]
 80179b2:	4413      	add	r3, r2
 80179b4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	0a5b      	lsrs	r3, r3, #9
 80179ba:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80179bc:	6a3b      	ldr	r3, [r7, #32]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d03c      	beq.n	8017a3c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80179c2:	69ba      	ldr	r2, [r7, #24]
 80179c4:	6a3b      	ldr	r3, [r7, #32]
 80179c6:	4413      	add	r3, r2
 80179c8:	693a      	ldr	r2, [r7, #16]
 80179ca:	8952      	ldrh	r2, [r2, #10]
 80179cc:	4293      	cmp	r3, r2
 80179ce:	d905      	bls.n	80179dc <f_write+0x1ac>
					cc = fs->csize - csect;
 80179d0:	693b      	ldr	r3, [r7, #16]
 80179d2:	895b      	ldrh	r3, [r3, #10]
 80179d4:	461a      	mov	r2, r3
 80179d6:	69bb      	ldr	r3, [r7, #24]
 80179d8:	1ad3      	subs	r3, r2, r3
 80179da:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80179dc:	693b      	ldr	r3, [r7, #16]
 80179de:	7858      	ldrb	r0, [r3, #1]
 80179e0:	6a3b      	ldr	r3, [r7, #32]
 80179e2:	697a      	ldr	r2, [r7, #20]
 80179e4:	69f9      	ldr	r1, [r7, #28]
 80179e6:	f7fd fc65 	bl	80152b4 <disk_write>
 80179ea:	4603      	mov	r3, r0
 80179ec:	2b00      	cmp	r3, #0
 80179ee:	d004      	beq.n	80179fa <f_write+0x1ca>
 80179f0:	68fb      	ldr	r3, [r7, #12]
 80179f2:	2201      	movs	r2, #1
 80179f4:	755a      	strb	r2, [r3, #21]
 80179f6:	2301      	movs	r3, #1
 80179f8:	e08b      	b.n	8017b12 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80179fa:	68fb      	ldr	r3, [r7, #12]
 80179fc:	6a1a      	ldr	r2, [r3, #32]
 80179fe:	697b      	ldr	r3, [r7, #20]
 8017a00:	1ad3      	subs	r3, r2, r3
 8017a02:	6a3a      	ldr	r2, [r7, #32]
 8017a04:	429a      	cmp	r2, r3
 8017a06:	d915      	bls.n	8017a34 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8017a08:	68fb      	ldr	r3, [r7, #12]
 8017a0a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	6a1a      	ldr	r2, [r3, #32]
 8017a12:	697b      	ldr	r3, [r7, #20]
 8017a14:	1ad3      	subs	r3, r2, r3
 8017a16:	025b      	lsls	r3, r3, #9
 8017a18:	69fa      	ldr	r2, [r7, #28]
 8017a1a:	4413      	add	r3, r2
 8017a1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017a20:	4619      	mov	r1, r3
 8017a22:	f7fd fd08 	bl	8015436 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8017a26:	68fb      	ldr	r3, [r7, #12]
 8017a28:	7d1b      	ldrb	r3, [r3, #20]
 8017a2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017a2e:	b2da      	uxtb	r2, r3
 8017a30:	68fb      	ldr	r3, [r7, #12]
 8017a32:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8017a34:	6a3b      	ldr	r3, [r7, #32]
 8017a36:	025b      	lsls	r3, r3, #9
 8017a38:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8017a3a:	e03f      	b.n	8017abc <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8017a3c:	68fb      	ldr	r3, [r7, #12]
 8017a3e:	6a1b      	ldr	r3, [r3, #32]
 8017a40:	697a      	ldr	r2, [r7, #20]
 8017a42:	429a      	cmp	r2, r3
 8017a44:	d016      	beq.n	8017a74 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8017a46:	68fb      	ldr	r3, [r7, #12]
 8017a48:	699a      	ldr	r2, [r3, #24]
 8017a4a:	68fb      	ldr	r3, [r7, #12]
 8017a4c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8017a4e:	429a      	cmp	r2, r3
 8017a50:	d210      	bcs.n	8017a74 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8017a52:	693b      	ldr	r3, [r7, #16]
 8017a54:	7858      	ldrb	r0, [r3, #1]
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017a5c:	2301      	movs	r3, #1
 8017a5e:	697a      	ldr	r2, [r7, #20]
 8017a60:	f7fd fc08 	bl	8015274 <disk_read>
 8017a64:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d004      	beq.n	8017a74 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8017a6a:	68fb      	ldr	r3, [r7, #12]
 8017a6c:	2201      	movs	r2, #1
 8017a6e:	755a      	strb	r2, [r3, #21]
 8017a70:	2301      	movs	r3, #1
 8017a72:	e04e      	b.n	8017b12 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8017a74:	68fb      	ldr	r3, [r7, #12]
 8017a76:	697a      	ldr	r2, [r7, #20]
 8017a78:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8017a7a:	68fb      	ldr	r3, [r7, #12]
 8017a7c:	699b      	ldr	r3, [r3, #24]
 8017a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017a82:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8017a86:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8017a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	429a      	cmp	r2, r3
 8017a8e:	d901      	bls.n	8017a94 <f_write+0x264>
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8017a94:	68fb      	ldr	r3, [r7, #12]
 8017a96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8017a9a:	68fb      	ldr	r3, [r7, #12]
 8017a9c:	699b      	ldr	r3, [r3, #24]
 8017a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017aa2:	4413      	add	r3, r2
 8017aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017aa6:	69f9      	ldr	r1, [r7, #28]
 8017aa8:	4618      	mov	r0, r3
 8017aaa:	f7fd fcc4 	bl	8015436 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8017aae:	68fb      	ldr	r3, [r7, #12]
 8017ab0:	7d1b      	ldrb	r3, [r3, #20]
 8017ab2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8017ab6:	b2da      	uxtb	r2, r3
 8017ab8:	68fb      	ldr	r3, [r7, #12]
 8017aba:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8017abc:	69fa      	ldr	r2, [r7, #28]
 8017abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ac0:	4413      	add	r3, r2
 8017ac2:	61fb      	str	r3, [r7, #28]
 8017ac4:	68fb      	ldr	r3, [r7, #12]
 8017ac6:	699a      	ldr	r2, [r3, #24]
 8017ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017aca:	441a      	add	r2, r3
 8017acc:	68fb      	ldr	r3, [r7, #12]
 8017ace:	619a      	str	r2, [r3, #24]
 8017ad0:	68fb      	ldr	r3, [r7, #12]
 8017ad2:	68da      	ldr	r2, [r3, #12]
 8017ad4:	68fb      	ldr	r3, [r7, #12]
 8017ad6:	699b      	ldr	r3, [r3, #24]
 8017ad8:	429a      	cmp	r2, r3
 8017ada:	bf38      	it	cc
 8017adc:	461a      	movcc	r2, r3
 8017ade:	68fb      	ldr	r3, [r7, #12]
 8017ae0:	60da      	str	r2, [r3, #12]
 8017ae2:	683b      	ldr	r3, [r7, #0]
 8017ae4:	681a      	ldr	r2, [r3, #0]
 8017ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ae8:	441a      	add	r2, r3
 8017aea:	683b      	ldr	r3, [r7, #0]
 8017aec:	601a      	str	r2, [r3, #0]
 8017aee:	687a      	ldr	r2, [r7, #4]
 8017af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017af2:	1ad3      	subs	r3, r2, r3
 8017af4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	f47f aed4 	bne.w	80178a6 <f_write+0x76>
 8017afe:	e000      	b.n	8017b02 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017b00:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8017b02:	68fb      	ldr	r3, [r7, #12]
 8017b04:	7d1b      	ldrb	r3, [r3, #20]
 8017b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017b0a:	b2da      	uxtb	r2, r3
 8017b0c:	68fb      	ldr	r3, [r7, #12]
 8017b0e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8017b10:	2300      	movs	r3, #0
}
 8017b12:	4618      	mov	r0, r3
 8017b14:	3730      	adds	r7, #48	@ 0x30
 8017b16:	46bd      	mov	sp, r7
 8017b18:	bd80      	pop	{r7, pc}

08017b1a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8017b1a:	b580      	push	{r7, lr}
 8017b1c:	b086      	sub	sp, #24
 8017b1e:	af00      	add	r7, sp, #0
 8017b20:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8017b22:	687b      	ldr	r3, [r7, #4]
 8017b24:	f107 0208 	add.w	r2, r7, #8
 8017b28:	4611      	mov	r1, r2
 8017b2a:	4618      	mov	r0, r3
 8017b2c:	f7ff fc4a 	bl	80173c4 <validate>
 8017b30:	4603      	mov	r3, r0
 8017b32:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8017b34:	7dfb      	ldrb	r3, [r7, #23]
 8017b36:	2b00      	cmp	r3, #0
 8017b38:	d168      	bne.n	8017c0c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	7d1b      	ldrb	r3, [r3, #20]
 8017b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d062      	beq.n	8017c0c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8017b46:	687b      	ldr	r3, [r7, #4]
 8017b48:	7d1b      	ldrb	r3, [r3, #20]
 8017b4a:	b25b      	sxtb	r3, r3
 8017b4c:	2b00      	cmp	r3, #0
 8017b4e:	da15      	bge.n	8017b7c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8017b50:	68bb      	ldr	r3, [r7, #8]
 8017b52:	7858      	ldrb	r0, [r3, #1]
 8017b54:	687b      	ldr	r3, [r7, #4]
 8017b56:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017b5a:	687b      	ldr	r3, [r7, #4]
 8017b5c:	6a1a      	ldr	r2, [r3, #32]
 8017b5e:	2301      	movs	r3, #1
 8017b60:	f7fd fba8 	bl	80152b4 <disk_write>
 8017b64:	4603      	mov	r3, r0
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d001      	beq.n	8017b6e <f_sync+0x54>
 8017b6a:	2301      	movs	r3, #1
 8017b6c:	e04f      	b.n	8017c0e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017b6e:	687b      	ldr	r3, [r7, #4]
 8017b70:	7d1b      	ldrb	r3, [r3, #20]
 8017b72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017b76:	b2da      	uxtb	r2, r3
 8017b78:	687b      	ldr	r3, [r7, #4]
 8017b7a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8017b7c:	f7fb fe98 	bl	80138b0 <get_fattime>
 8017b80:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8017b82:	68ba      	ldr	r2, [r7, #8]
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b88:	4619      	mov	r1, r3
 8017b8a:	4610      	mov	r0, r2
 8017b8c:	f7fd fe82 	bl	8015894 <move_window>
 8017b90:	4603      	mov	r3, r0
 8017b92:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8017b94:	7dfb      	ldrb	r3, [r7, #23]
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	d138      	bne.n	8017c0c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017b9e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8017ba0:	68fb      	ldr	r3, [r7, #12]
 8017ba2:	330b      	adds	r3, #11
 8017ba4:	781a      	ldrb	r2, [r3, #0]
 8017ba6:	68fb      	ldr	r3, [r7, #12]
 8017ba8:	330b      	adds	r3, #11
 8017baa:	f042 0220 	orr.w	r2, r2, #32
 8017bae:	b2d2      	uxtb	r2, r2
 8017bb0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	6818      	ldr	r0, [r3, #0]
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	689b      	ldr	r3, [r3, #8]
 8017bba:	461a      	mov	r2, r3
 8017bbc:	68f9      	ldr	r1, [r7, #12]
 8017bbe:	f7fe fb8c 	bl	80162da <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8017bc2:	68fb      	ldr	r3, [r7, #12]
 8017bc4:	f103 021c 	add.w	r2, r3, #28
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	68db      	ldr	r3, [r3, #12]
 8017bcc:	4619      	mov	r1, r3
 8017bce:	4610      	mov	r0, r2
 8017bd0:	f7fd fc05 	bl	80153de <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8017bd4:	68fb      	ldr	r3, [r7, #12]
 8017bd6:	3316      	adds	r3, #22
 8017bd8:	6939      	ldr	r1, [r7, #16]
 8017bda:	4618      	mov	r0, r3
 8017bdc:	f7fd fbff 	bl	80153de <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	3312      	adds	r3, #18
 8017be4:	2100      	movs	r1, #0
 8017be6:	4618      	mov	r0, r3
 8017be8:	f7fd fbde 	bl	80153a8 <st_word>
					fs->wflag = 1;
 8017bec:	68bb      	ldr	r3, [r7, #8]
 8017bee:	2201      	movs	r2, #1
 8017bf0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8017bf2:	68bb      	ldr	r3, [r7, #8]
 8017bf4:	4618      	mov	r0, r3
 8017bf6:	f7fd fe7b 	bl	80158f0 <sync_fs>
 8017bfa:	4603      	mov	r3, r0
 8017bfc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	7d1b      	ldrb	r3, [r3, #20]
 8017c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017c06:	b2da      	uxtb	r2, r3
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8017c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8017c0e:	4618      	mov	r0, r3
 8017c10:	3718      	adds	r7, #24
 8017c12:	46bd      	mov	sp, r7
 8017c14:	bd80      	pop	{r7, pc}

08017c16 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8017c16:	b580      	push	{r7, lr}
 8017c18:	b084      	sub	sp, #16
 8017c1a:	af00      	add	r7, sp, #0
 8017c1c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8017c1e:	6878      	ldr	r0, [r7, #4]
 8017c20:	f7ff ff7b 	bl	8017b1a <f_sync>
 8017c24:	4603      	mov	r3, r0
 8017c26:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8017c28:	7bfb      	ldrb	r3, [r7, #15]
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	d118      	bne.n	8017c60 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	f107 0208 	add.w	r2, r7, #8
 8017c34:	4611      	mov	r1, r2
 8017c36:	4618      	mov	r0, r3
 8017c38:	f7ff fbc4 	bl	80173c4 <validate>
 8017c3c:	4603      	mov	r3, r0
 8017c3e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8017c40:	7bfb      	ldrb	r3, [r7, #15]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d10c      	bne.n	8017c60 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8017c46:	687b      	ldr	r3, [r7, #4]
 8017c48:	691b      	ldr	r3, [r3, #16]
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	f7fd fd7e 	bl	801574c <dec_lock>
 8017c50:	4603      	mov	r3, r0
 8017c52:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8017c54:	7bfb      	ldrb	r3, [r7, #15]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d102      	bne.n	8017c60 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	2200      	movs	r2, #0
 8017c5e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8017c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c62:	4618      	mov	r0, r3
 8017c64:	3710      	adds	r7, #16
 8017c66:	46bd      	mov	sp, r7
 8017c68:	bd80      	pop	{r7, pc}

08017c6a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8017c6a:	b580      	push	{r7, lr}
 8017c6c:	b090      	sub	sp, #64	@ 0x40
 8017c6e:	af00      	add	r7, sp, #0
 8017c70:	6078      	str	r0, [r7, #4]
 8017c72:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	f107 0208 	add.w	r2, r7, #8
 8017c7a:	4611      	mov	r1, r2
 8017c7c:	4618      	mov	r0, r3
 8017c7e:	f7ff fba1 	bl	80173c4 <validate>
 8017c82:	4603      	mov	r3, r0
 8017c84:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8017c88:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017c8c:	2b00      	cmp	r3, #0
 8017c8e:	d103      	bne.n	8017c98 <f_lseek+0x2e>
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	7d5b      	ldrb	r3, [r3, #21]
 8017c94:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8017c98:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d002      	beq.n	8017ca6 <f_lseek+0x3c>
 8017ca0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017ca4:	e1e6      	b.n	8018074 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8017ca6:	687b      	ldr	r3, [r7, #4]
 8017ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	f000 80d1 	beq.w	8017e52 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8017cb0:	683b      	ldr	r3, [r7, #0]
 8017cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017cb6:	d15a      	bne.n	8017d6e <f_lseek+0x104>
			tbl = fp->cltbl;
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017cbc:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8017cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cc0:	1d1a      	adds	r2, r3, #4
 8017cc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	617b      	str	r3, [r7, #20]
 8017cc8:	2302      	movs	r3, #2
 8017cca:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	689b      	ldr	r3, [r3, #8]
 8017cd0:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8017cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d03a      	beq.n	8017d4e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8017cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cda:	613b      	str	r3, [r7, #16]
 8017cdc:	2300      	movs	r3, #0
 8017cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017ce2:	3302      	adds	r3, #2
 8017ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8017ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ce8:	60fb      	str	r3, [r7, #12]
 8017cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cec:	3301      	adds	r3, #1
 8017cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017cf4:	4618      	mov	r0, r3
 8017cf6:	f7fd fe88 	bl	8015a0a <get_fat>
 8017cfa:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8017cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cfe:	2b01      	cmp	r3, #1
 8017d00:	d804      	bhi.n	8017d0c <f_lseek+0xa2>
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	2202      	movs	r2, #2
 8017d06:	755a      	strb	r2, [r3, #21]
 8017d08:	2302      	movs	r3, #2
 8017d0a:	e1b3      	b.n	8018074 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017d12:	d104      	bne.n	8017d1e <f_lseek+0xb4>
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	2201      	movs	r2, #1
 8017d18:	755a      	strb	r2, [r3, #21]
 8017d1a:	2301      	movs	r3, #1
 8017d1c:	e1aa      	b.n	8018074 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8017d1e:	68fb      	ldr	r3, [r7, #12]
 8017d20:	3301      	adds	r3, #1
 8017d22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017d24:	429a      	cmp	r2, r3
 8017d26:	d0de      	beq.n	8017ce6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8017d28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017d2a:	697b      	ldr	r3, [r7, #20]
 8017d2c:	429a      	cmp	r2, r3
 8017d2e:	d809      	bhi.n	8017d44 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8017d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d32:	1d1a      	adds	r2, r3, #4
 8017d34:	627a      	str	r2, [r7, #36]	@ 0x24
 8017d36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017d38:	601a      	str	r2, [r3, #0]
 8017d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d3c:	1d1a      	adds	r2, r3, #4
 8017d3e:	627a      	str	r2, [r7, #36]	@ 0x24
 8017d40:	693a      	ldr	r2, [r7, #16]
 8017d42:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8017d44:	68bb      	ldr	r3, [r7, #8]
 8017d46:	699b      	ldr	r3, [r3, #24]
 8017d48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017d4a:	429a      	cmp	r2, r3
 8017d4c:	d3c4      	bcc.n	8017cd8 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017d54:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8017d56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017d58:	697b      	ldr	r3, [r7, #20]
 8017d5a:	429a      	cmp	r2, r3
 8017d5c:	d803      	bhi.n	8017d66 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8017d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d60:	2200      	movs	r2, #0
 8017d62:	601a      	str	r2, [r3, #0]
 8017d64:	e184      	b.n	8018070 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8017d66:	2311      	movs	r3, #17
 8017d68:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8017d6c:	e180      	b.n	8018070 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8017d6e:	687b      	ldr	r3, [r7, #4]
 8017d70:	68db      	ldr	r3, [r3, #12]
 8017d72:	683a      	ldr	r2, [r7, #0]
 8017d74:	429a      	cmp	r2, r3
 8017d76:	d902      	bls.n	8017d7e <f_lseek+0x114>
 8017d78:	687b      	ldr	r3, [r7, #4]
 8017d7a:	68db      	ldr	r3, [r3, #12]
 8017d7c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	683a      	ldr	r2, [r7, #0]
 8017d82:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8017d84:	683b      	ldr	r3, [r7, #0]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	f000 8172 	beq.w	8018070 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8017d8c:	683b      	ldr	r3, [r7, #0]
 8017d8e:	3b01      	subs	r3, #1
 8017d90:	4619      	mov	r1, r3
 8017d92:	6878      	ldr	r0, [r7, #4]
 8017d94:	f7fe f8c7 	bl	8015f26 <clmt_clust>
 8017d98:	4602      	mov	r2, r0
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8017d9e:	68ba      	ldr	r2, [r7, #8]
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	69db      	ldr	r3, [r3, #28]
 8017da4:	4619      	mov	r1, r3
 8017da6:	4610      	mov	r0, r2
 8017da8:	f7fd fe10 	bl	80159cc <clust2sect>
 8017dac:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8017dae:	69bb      	ldr	r3, [r7, #24]
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d104      	bne.n	8017dbe <f_lseek+0x154>
 8017db4:	687b      	ldr	r3, [r7, #4]
 8017db6:	2202      	movs	r2, #2
 8017db8:	755a      	strb	r2, [r3, #21]
 8017dba:	2302      	movs	r3, #2
 8017dbc:	e15a      	b.n	8018074 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8017dbe:	683b      	ldr	r3, [r7, #0]
 8017dc0:	3b01      	subs	r3, #1
 8017dc2:	0a5b      	lsrs	r3, r3, #9
 8017dc4:	68ba      	ldr	r2, [r7, #8]
 8017dc6:	8952      	ldrh	r2, [r2, #10]
 8017dc8:	3a01      	subs	r2, #1
 8017dca:	4013      	ands	r3, r2
 8017dcc:	69ba      	ldr	r2, [r7, #24]
 8017dce:	4413      	add	r3, r2
 8017dd0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	699b      	ldr	r3, [r3, #24]
 8017dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	f000 8148 	beq.w	8018070 <f_lseek+0x406>
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	6a1b      	ldr	r3, [r3, #32]
 8017de4:	69ba      	ldr	r2, [r7, #24]
 8017de6:	429a      	cmp	r2, r3
 8017de8:	f000 8142 	beq.w	8018070 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8017dec:	687b      	ldr	r3, [r7, #4]
 8017dee:	7d1b      	ldrb	r3, [r3, #20]
 8017df0:	b25b      	sxtb	r3, r3
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	da18      	bge.n	8017e28 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017df6:	68bb      	ldr	r3, [r7, #8]
 8017df8:	7858      	ldrb	r0, [r3, #1]
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017e00:	687b      	ldr	r3, [r7, #4]
 8017e02:	6a1a      	ldr	r2, [r3, #32]
 8017e04:	2301      	movs	r3, #1
 8017e06:	f7fd fa55 	bl	80152b4 <disk_write>
 8017e0a:	4603      	mov	r3, r0
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d004      	beq.n	8017e1a <f_lseek+0x1b0>
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	2201      	movs	r2, #1
 8017e14:	755a      	strb	r2, [r3, #21]
 8017e16:	2301      	movs	r3, #1
 8017e18:	e12c      	b.n	8018074 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8017e1a:	687b      	ldr	r3, [r7, #4]
 8017e1c:	7d1b      	ldrb	r3, [r3, #20]
 8017e1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017e22:	b2da      	uxtb	r2, r3
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8017e28:	68bb      	ldr	r3, [r7, #8]
 8017e2a:	7858      	ldrb	r0, [r3, #1]
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017e32:	2301      	movs	r3, #1
 8017e34:	69ba      	ldr	r2, [r7, #24]
 8017e36:	f7fd fa1d 	bl	8015274 <disk_read>
 8017e3a:	4603      	mov	r3, r0
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d004      	beq.n	8017e4a <f_lseek+0x1e0>
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	2201      	movs	r2, #1
 8017e44:	755a      	strb	r2, [r3, #21]
 8017e46:	2301      	movs	r3, #1
 8017e48:	e114      	b.n	8018074 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	69ba      	ldr	r2, [r7, #24]
 8017e4e:	621a      	str	r2, [r3, #32]
 8017e50:	e10e      	b.n	8018070 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	68db      	ldr	r3, [r3, #12]
 8017e56:	683a      	ldr	r2, [r7, #0]
 8017e58:	429a      	cmp	r2, r3
 8017e5a:	d908      	bls.n	8017e6e <f_lseek+0x204>
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	7d1b      	ldrb	r3, [r3, #20]
 8017e60:	f003 0302 	and.w	r3, r3, #2
 8017e64:	2b00      	cmp	r3, #0
 8017e66:	d102      	bne.n	8017e6e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	68db      	ldr	r3, [r3, #12]
 8017e6c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8017e6e:	687b      	ldr	r3, [r7, #4]
 8017e70:	699b      	ldr	r3, [r3, #24]
 8017e72:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8017e74:	2300      	movs	r3, #0
 8017e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017e7c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8017e7e:	683b      	ldr	r3, [r7, #0]
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	f000 80a7 	beq.w	8017fd4 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8017e86:	68bb      	ldr	r3, [r7, #8]
 8017e88:	895b      	ldrh	r3, [r3, #10]
 8017e8a:	025b      	lsls	r3, r3, #9
 8017e8c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8017e8e:	6a3b      	ldr	r3, [r7, #32]
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d01b      	beq.n	8017ecc <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8017e94:	683b      	ldr	r3, [r7, #0]
 8017e96:	1e5a      	subs	r2, r3, #1
 8017e98:	69fb      	ldr	r3, [r7, #28]
 8017e9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8017e9e:	6a3b      	ldr	r3, [r7, #32]
 8017ea0:	1e59      	subs	r1, r3, #1
 8017ea2:	69fb      	ldr	r3, [r7, #28]
 8017ea4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8017ea8:	429a      	cmp	r2, r3
 8017eaa:	d30f      	bcc.n	8017ecc <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8017eac:	6a3b      	ldr	r3, [r7, #32]
 8017eae:	1e5a      	subs	r2, r3, #1
 8017eb0:	69fb      	ldr	r3, [r7, #28]
 8017eb2:	425b      	negs	r3, r3
 8017eb4:	401a      	ands	r2, r3
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	699b      	ldr	r3, [r3, #24]
 8017ebe:	683a      	ldr	r2, [r7, #0]
 8017ec0:	1ad3      	subs	r3, r2, r3
 8017ec2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	69db      	ldr	r3, [r3, #28]
 8017ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017eca:	e022      	b.n	8017f12 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	689b      	ldr	r3, [r3, #8]
 8017ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8017ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ed4:	2b00      	cmp	r3, #0
 8017ed6:	d119      	bne.n	8017f0c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	2100      	movs	r1, #0
 8017edc:	4618      	mov	r0, r3
 8017ede:	f7fd ff8a 	bl	8015df6 <create_chain>
 8017ee2:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8017ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ee6:	2b01      	cmp	r3, #1
 8017ee8:	d104      	bne.n	8017ef4 <f_lseek+0x28a>
 8017eea:	687b      	ldr	r3, [r7, #4]
 8017eec:	2202      	movs	r2, #2
 8017eee:	755a      	strb	r2, [r3, #21]
 8017ef0:	2302      	movs	r3, #2
 8017ef2:	e0bf      	b.n	8018074 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017efa:	d104      	bne.n	8017f06 <f_lseek+0x29c>
 8017efc:	687b      	ldr	r3, [r7, #4]
 8017efe:	2201      	movs	r2, #1
 8017f00:	755a      	strb	r2, [r3, #21]
 8017f02:	2301      	movs	r3, #1
 8017f04:	e0b6      	b.n	8018074 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f0a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8017f0c:	687b      	ldr	r3, [r7, #4]
 8017f0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f10:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8017f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	d05d      	beq.n	8017fd4 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8017f18:	e03a      	b.n	8017f90 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8017f1a:	683a      	ldr	r2, [r7, #0]
 8017f1c:	69fb      	ldr	r3, [r7, #28]
 8017f1e:	1ad3      	subs	r3, r2, r3
 8017f20:	603b      	str	r3, [r7, #0]
 8017f22:	687b      	ldr	r3, [r7, #4]
 8017f24:	699a      	ldr	r2, [r3, #24]
 8017f26:	69fb      	ldr	r3, [r7, #28]
 8017f28:	441a      	add	r2, r3
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	7d1b      	ldrb	r3, [r3, #20]
 8017f32:	f003 0302 	and.w	r3, r3, #2
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	d00b      	beq.n	8017f52 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017f3e:	4618      	mov	r0, r3
 8017f40:	f7fd ff59 	bl	8015df6 <create_chain>
 8017f44:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8017f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f48:	2b00      	cmp	r3, #0
 8017f4a:	d108      	bne.n	8017f5e <f_lseek+0x2f4>
							ofs = 0; break;
 8017f4c:	2300      	movs	r3, #0
 8017f4e:	603b      	str	r3, [r7, #0]
 8017f50:	e022      	b.n	8017f98 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8017f52:	687b      	ldr	r3, [r7, #4]
 8017f54:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017f56:	4618      	mov	r0, r3
 8017f58:	f7fd fd57 	bl	8015a0a <get_fat>
 8017f5c:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017f64:	d104      	bne.n	8017f70 <f_lseek+0x306>
 8017f66:	687b      	ldr	r3, [r7, #4]
 8017f68:	2201      	movs	r2, #1
 8017f6a:	755a      	strb	r2, [r3, #21]
 8017f6c:	2301      	movs	r3, #1
 8017f6e:	e081      	b.n	8018074 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8017f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f72:	2b01      	cmp	r3, #1
 8017f74:	d904      	bls.n	8017f80 <f_lseek+0x316>
 8017f76:	68bb      	ldr	r3, [r7, #8]
 8017f78:	699b      	ldr	r3, [r3, #24]
 8017f7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f7c:	429a      	cmp	r2, r3
 8017f7e:	d304      	bcc.n	8017f8a <f_lseek+0x320>
 8017f80:	687b      	ldr	r3, [r7, #4]
 8017f82:	2202      	movs	r2, #2
 8017f84:	755a      	strb	r2, [r3, #21]
 8017f86:	2302      	movs	r3, #2
 8017f88:	e074      	b.n	8018074 <f_lseek+0x40a>
					fp->clust = clst;
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017f8e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8017f90:	683a      	ldr	r2, [r7, #0]
 8017f92:	69fb      	ldr	r3, [r7, #28]
 8017f94:	429a      	cmp	r2, r3
 8017f96:	d8c0      	bhi.n	8017f1a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	699a      	ldr	r2, [r3, #24]
 8017f9c:	683b      	ldr	r3, [r7, #0]
 8017f9e:	441a      	add	r2, r3
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8017fa4:	683b      	ldr	r3, [r7, #0]
 8017fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	d012      	beq.n	8017fd4 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8017fae:	68bb      	ldr	r3, [r7, #8]
 8017fb0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017fb2:	4618      	mov	r0, r3
 8017fb4:	f7fd fd0a 	bl	80159cc <clust2sect>
 8017fb8:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8017fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017fbc:	2b00      	cmp	r3, #0
 8017fbe:	d104      	bne.n	8017fca <f_lseek+0x360>
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	2202      	movs	r2, #2
 8017fc4:	755a      	strb	r2, [r3, #21]
 8017fc6:	2302      	movs	r3, #2
 8017fc8:	e054      	b.n	8018074 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8017fca:	683b      	ldr	r3, [r7, #0]
 8017fcc:	0a5b      	lsrs	r3, r3, #9
 8017fce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017fd0:	4413      	add	r3, r2
 8017fd2:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	699a      	ldr	r2, [r3, #24]
 8017fd8:	687b      	ldr	r3, [r7, #4]
 8017fda:	68db      	ldr	r3, [r3, #12]
 8017fdc:	429a      	cmp	r2, r3
 8017fde:	d90a      	bls.n	8017ff6 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8017fe0:	687b      	ldr	r3, [r7, #4]
 8017fe2:	699a      	ldr	r2, [r3, #24]
 8017fe4:	687b      	ldr	r3, [r7, #4]
 8017fe6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	7d1b      	ldrb	r3, [r3, #20]
 8017fec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017ff0:	b2da      	uxtb	r2, r3
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8017ff6:	687b      	ldr	r3, [r7, #4]
 8017ff8:	699b      	ldr	r3, [r3, #24]
 8017ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d036      	beq.n	8018070 <f_lseek+0x406>
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	6a1b      	ldr	r3, [r3, #32]
 8018006:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018008:	429a      	cmp	r2, r3
 801800a:	d031      	beq.n	8018070 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801800c:	687b      	ldr	r3, [r7, #4]
 801800e:	7d1b      	ldrb	r3, [r3, #20]
 8018010:	b25b      	sxtb	r3, r3
 8018012:	2b00      	cmp	r3, #0
 8018014:	da18      	bge.n	8018048 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8018016:	68bb      	ldr	r3, [r7, #8]
 8018018:	7858      	ldrb	r0, [r3, #1]
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	6a1a      	ldr	r2, [r3, #32]
 8018024:	2301      	movs	r3, #1
 8018026:	f7fd f945 	bl	80152b4 <disk_write>
 801802a:	4603      	mov	r3, r0
 801802c:	2b00      	cmp	r3, #0
 801802e:	d004      	beq.n	801803a <f_lseek+0x3d0>
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	2201      	movs	r2, #1
 8018034:	755a      	strb	r2, [r3, #21]
 8018036:	2301      	movs	r3, #1
 8018038:	e01c      	b.n	8018074 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	7d1b      	ldrb	r3, [r3, #20]
 801803e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018042:	b2da      	uxtb	r2, r3
 8018044:	687b      	ldr	r3, [r7, #4]
 8018046:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8018048:	68bb      	ldr	r3, [r7, #8]
 801804a:	7858      	ldrb	r0, [r3, #1]
 801804c:	687b      	ldr	r3, [r7, #4]
 801804e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8018052:	2301      	movs	r3, #1
 8018054:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018056:	f7fd f90d 	bl	8015274 <disk_read>
 801805a:	4603      	mov	r3, r0
 801805c:	2b00      	cmp	r3, #0
 801805e:	d004      	beq.n	801806a <f_lseek+0x400>
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	2201      	movs	r2, #1
 8018064:	755a      	strb	r2, [r3, #21]
 8018066:	2301      	movs	r3, #1
 8018068:	e004      	b.n	8018074 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801806e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8018070:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8018074:	4618      	mov	r0, r3
 8018076:	3740      	adds	r7, #64	@ 0x40
 8018078:	46bd      	mov	sp, r7
 801807a:	bd80      	pop	{r7, pc}

0801807c <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 801807c:	b580      	push	{r7, lr}
 801807e:	b092      	sub	sp, #72	@ 0x48
 8018080:	af00      	add	r7, sp, #0
 8018082:	60f8      	str	r0, [r7, #12]
 8018084:	60b9      	str	r1, [r7, #8]
 8018086:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8018088:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 801808c:	f107 030c 	add.w	r3, r7, #12
 8018090:	2200      	movs	r2, #0
 8018092:	4618      	mov	r0, r3
 8018094:	f7fe ff46 	bl	8016f24 <find_volume>
 8018098:	4603      	mov	r3, r0
 801809a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 801809e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	f040 8099 	bne.w	80181da <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80180a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80180aa:	687b      	ldr	r3, [r7, #4]
 80180ac:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80180ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180b0:	695a      	ldr	r2, [r3, #20]
 80180b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180b4:	699b      	ldr	r3, [r3, #24]
 80180b6:	3b02      	subs	r3, #2
 80180b8:	429a      	cmp	r2, r3
 80180ba:	d804      	bhi.n	80180c6 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80180bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180be:	695a      	ldr	r2, [r3, #20]
 80180c0:	68bb      	ldr	r3, [r7, #8]
 80180c2:	601a      	str	r2, [r3, #0]
 80180c4:	e089      	b.n	80181da <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80180c6:	2300      	movs	r3, #0
 80180c8:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80180ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180cc:	781b      	ldrb	r3, [r3, #0]
 80180ce:	2b01      	cmp	r3, #1
 80180d0:	d128      	bne.n	8018124 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80180d2:	2302      	movs	r3, #2
 80180d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80180d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180d8:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80180da:	f107 0314 	add.w	r3, r7, #20
 80180de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80180e0:	4618      	mov	r0, r3
 80180e2:	f7fd fc92 	bl	8015a0a <get_fat>
 80180e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80180e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80180ee:	d103      	bne.n	80180f8 <f_getfree+0x7c>
 80180f0:	2301      	movs	r3, #1
 80180f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80180f6:	e063      	b.n	80181c0 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80180f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180fa:	2b01      	cmp	r3, #1
 80180fc:	d103      	bne.n	8018106 <f_getfree+0x8a>
 80180fe:	2302      	movs	r3, #2
 8018100:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8018104:	e05c      	b.n	80181c0 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8018106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018108:	2b00      	cmp	r3, #0
 801810a:	d102      	bne.n	8018112 <f_getfree+0x96>
 801810c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801810e:	3301      	adds	r3, #1
 8018110:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8018112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018114:	3301      	adds	r3, #1
 8018116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801811a:	699b      	ldr	r3, [r3, #24]
 801811c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801811e:	429a      	cmp	r2, r3
 8018120:	d3db      	bcc.n	80180da <f_getfree+0x5e>
 8018122:	e04d      	b.n	80181c0 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8018124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018126:	699b      	ldr	r3, [r3, #24]
 8018128:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801812a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801812c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801812e:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8018130:	2300      	movs	r3, #0
 8018132:	637b      	str	r3, [r7, #52]	@ 0x34
 8018134:	2300      	movs	r3, #0
 8018136:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8018138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801813a:	2b00      	cmp	r3, #0
 801813c:	d113      	bne.n	8018166 <f_getfree+0xea>
							res = move_window(fs, sect++);
 801813e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018142:	1c5a      	adds	r2, r3, #1
 8018144:	63ba      	str	r2, [r7, #56]	@ 0x38
 8018146:	4619      	mov	r1, r3
 8018148:	f7fd fba4 	bl	8015894 <move_window>
 801814c:	4603      	mov	r3, r0
 801814e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8018152:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018156:	2b00      	cmp	r3, #0
 8018158:	d131      	bne.n	80181be <f_getfree+0x142>
							p = fs->win;
 801815a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801815c:	3334      	adds	r3, #52	@ 0x34
 801815e:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8018160:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8018164:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8018166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018168:	781b      	ldrb	r3, [r3, #0]
 801816a:	2b02      	cmp	r3, #2
 801816c:	d10f      	bne.n	801818e <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 801816e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018170:	f7fd f8de 	bl	8015330 <ld_word>
 8018174:	4603      	mov	r3, r0
 8018176:	2b00      	cmp	r3, #0
 8018178:	d102      	bne.n	8018180 <f_getfree+0x104>
 801817a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801817c:	3301      	adds	r3, #1
 801817e:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8018180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018182:	3302      	adds	r3, #2
 8018184:	633b      	str	r3, [r7, #48]	@ 0x30
 8018186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018188:	3b02      	subs	r3, #2
 801818a:	637b      	str	r3, [r7, #52]	@ 0x34
 801818c:	e010      	b.n	80181b0 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 801818e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018190:	f7fd f8e7 	bl	8015362 <ld_dword>
 8018194:	4603      	mov	r3, r0
 8018196:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801819a:	2b00      	cmp	r3, #0
 801819c:	d102      	bne.n	80181a4 <f_getfree+0x128>
 801819e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80181a0:	3301      	adds	r3, #1
 80181a2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80181a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80181a6:	3304      	adds	r3, #4
 80181a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80181aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80181ac:	3b04      	subs	r3, #4
 80181ae:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 80181b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80181b2:	3b01      	subs	r3, #1
 80181b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80181b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d1bd      	bne.n	8018138 <f_getfree+0xbc>
 80181bc:	e000      	b.n	80181c0 <f_getfree+0x144>
							if (res != FR_OK) break;
 80181be:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80181c0:	68bb      	ldr	r3, [r7, #8]
 80181c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80181c4:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80181c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80181ca:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80181cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181ce:	791a      	ldrb	r2, [r3, #4]
 80181d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181d2:	f042 0201 	orr.w	r2, r2, #1
 80181d6:	b2d2      	uxtb	r2, r2
 80181d8:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80181da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80181de:	4618      	mov	r0, r3
 80181e0:	3748      	adds	r7, #72	@ 0x48
 80181e2:	46bd      	mov	sp, r7
 80181e4:	bd80      	pop	{r7, pc}
	...

080181e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80181e8:	b480      	push	{r7}
 80181ea:	b087      	sub	sp, #28
 80181ec:	af00      	add	r7, sp, #0
 80181ee:	60f8      	str	r0, [r7, #12]
 80181f0:	60b9      	str	r1, [r7, #8]
 80181f2:	4613      	mov	r3, r2
 80181f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80181f6:	2301      	movs	r3, #1
 80181f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80181fa:	2300      	movs	r3, #0
 80181fc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80181fe:	4b1f      	ldr	r3, [pc, #124]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018200:	7a5b      	ldrb	r3, [r3, #9]
 8018202:	b2db      	uxtb	r3, r3
 8018204:	2b00      	cmp	r3, #0
 8018206:	d131      	bne.n	801826c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8018208:	4b1c      	ldr	r3, [pc, #112]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 801820a:	7a5b      	ldrb	r3, [r3, #9]
 801820c:	b2db      	uxtb	r3, r3
 801820e:	461a      	mov	r2, r3
 8018210:	4b1a      	ldr	r3, [pc, #104]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018212:	2100      	movs	r1, #0
 8018214:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8018216:	4b19      	ldr	r3, [pc, #100]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018218:	7a5b      	ldrb	r3, [r3, #9]
 801821a:	b2db      	uxtb	r3, r3
 801821c:	4a17      	ldr	r2, [pc, #92]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 801821e:	009b      	lsls	r3, r3, #2
 8018220:	4413      	add	r3, r2
 8018222:	68fa      	ldr	r2, [r7, #12]
 8018224:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8018226:	4b15      	ldr	r3, [pc, #84]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018228:	7a5b      	ldrb	r3, [r3, #9]
 801822a:	b2db      	uxtb	r3, r3
 801822c:	461a      	mov	r2, r3
 801822e:	4b13      	ldr	r3, [pc, #76]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018230:	4413      	add	r3, r2
 8018232:	79fa      	ldrb	r2, [r7, #7]
 8018234:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8018236:	4b11      	ldr	r3, [pc, #68]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018238:	7a5b      	ldrb	r3, [r3, #9]
 801823a:	b2db      	uxtb	r3, r3
 801823c:	1c5a      	adds	r2, r3, #1
 801823e:	b2d1      	uxtb	r1, r2
 8018240:	4a0e      	ldr	r2, [pc, #56]	@ (801827c <FATFS_LinkDriverEx+0x94>)
 8018242:	7251      	strb	r1, [r2, #9]
 8018244:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8018246:	7dbb      	ldrb	r3, [r7, #22]
 8018248:	3330      	adds	r3, #48	@ 0x30
 801824a:	b2da      	uxtb	r2, r3
 801824c:	68bb      	ldr	r3, [r7, #8]
 801824e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8018250:	68bb      	ldr	r3, [r7, #8]
 8018252:	3301      	adds	r3, #1
 8018254:	223a      	movs	r2, #58	@ 0x3a
 8018256:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8018258:	68bb      	ldr	r3, [r7, #8]
 801825a:	3302      	adds	r3, #2
 801825c:	222f      	movs	r2, #47	@ 0x2f
 801825e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8018260:	68bb      	ldr	r3, [r7, #8]
 8018262:	3303      	adds	r3, #3
 8018264:	2200      	movs	r2, #0
 8018266:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8018268:	2300      	movs	r3, #0
 801826a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801826c:	7dfb      	ldrb	r3, [r7, #23]
}
 801826e:	4618      	mov	r0, r3
 8018270:	371c      	adds	r7, #28
 8018272:	46bd      	mov	sp, r7
 8018274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018278:	4770      	bx	lr
 801827a:	bf00      	nop
 801827c:	20002bd4 	.word	0x20002bd4

08018280 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8018280:	b580      	push	{r7, lr}
 8018282:	b082      	sub	sp, #8
 8018284:	af00      	add	r7, sp, #0
 8018286:	6078      	str	r0, [r7, #4]
 8018288:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801828a:	2200      	movs	r2, #0
 801828c:	6839      	ldr	r1, [r7, #0]
 801828e:	6878      	ldr	r0, [r7, #4]
 8018290:	f7ff ffaa 	bl	80181e8 <FATFS_LinkDriverEx>
 8018294:	4603      	mov	r3, r0
}
 8018296:	4618      	mov	r0, r3
 8018298:	3708      	adds	r7, #8
 801829a:	46bd      	mov	sp, r7
 801829c:	bd80      	pop	{r7, pc}
	...

080182a0 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 80182a0:	b480      	push	{r7}
 80182a2:	b085      	sub	sp, #20
 80182a4:	af00      	add	r7, sp, #0
 80182a6:	6078      	str	r0, [r7, #4]
 80182a8:	460b      	mov	r3, r1
 80182aa:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80182ac:	2300      	movs	r3, #0
 80182ae:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 80182b0:	2301      	movs	r3, #1
 80182b2:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 80182b4:	4b15      	ldr	r3, [pc, #84]	@ (801830c <FATFS_UnLinkDriverEx+0x6c>)
 80182b6:	7a5b      	ldrb	r3, [r3, #9]
 80182b8:	b2db      	uxtb	r3, r3
 80182ba:	2b00      	cmp	r3, #0
 80182bc:	d01e      	beq.n	80182fc <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	781b      	ldrb	r3, [r3, #0]
 80182c2:	3b30      	subs	r3, #48	@ 0x30
 80182c4:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80182c6:	7bbb      	ldrb	r3, [r7, #14]
 80182c8:	4a10      	ldr	r2, [pc, #64]	@ (801830c <FATFS_UnLinkDriverEx+0x6c>)
 80182ca:	009b      	lsls	r3, r3, #2
 80182cc:	4413      	add	r3, r2
 80182ce:	685b      	ldr	r3, [r3, #4]
 80182d0:	2b00      	cmp	r3, #0
 80182d2:	d013      	beq.n	80182fc <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 80182d4:	7bbb      	ldrb	r3, [r7, #14]
 80182d6:	4a0d      	ldr	r2, [pc, #52]	@ (801830c <FATFS_UnLinkDriverEx+0x6c>)
 80182d8:	009b      	lsls	r3, r3, #2
 80182da:	4413      	add	r3, r2
 80182dc:	2200      	movs	r2, #0
 80182de:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 80182e0:	7bbb      	ldrb	r3, [r7, #14]
 80182e2:	4a0a      	ldr	r2, [pc, #40]	@ (801830c <FATFS_UnLinkDriverEx+0x6c>)
 80182e4:	4413      	add	r3, r2
 80182e6:	2200      	movs	r2, #0
 80182e8:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 80182ea:	4b08      	ldr	r3, [pc, #32]	@ (801830c <FATFS_UnLinkDriverEx+0x6c>)
 80182ec:	7a5b      	ldrb	r3, [r3, #9]
 80182ee:	b2db      	uxtb	r3, r3
 80182f0:	3b01      	subs	r3, #1
 80182f2:	b2da      	uxtb	r2, r3
 80182f4:	4b05      	ldr	r3, [pc, #20]	@ (801830c <FATFS_UnLinkDriverEx+0x6c>)
 80182f6:	725a      	strb	r2, [r3, #9]
      ret = 0;
 80182f8:	2300      	movs	r3, #0
 80182fa:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80182fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80182fe:	4618      	mov	r0, r3
 8018300:	3714      	adds	r7, #20
 8018302:	46bd      	mov	sp, r7
 8018304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018308:	4770      	bx	lr
 801830a:	bf00      	nop
 801830c:	20002bd4 	.word	0x20002bd4

08018310 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8018310:	b580      	push	{r7, lr}
 8018312:	b082      	sub	sp, #8
 8018314:	af00      	add	r7, sp, #0
 8018316:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8018318:	2100      	movs	r1, #0
 801831a:	6878      	ldr	r0, [r7, #4]
 801831c:	f7ff ffc0 	bl	80182a0 <FATFS_UnLinkDriverEx>
 8018320:	4603      	mov	r3, r0
}
 8018322:	4618      	mov	r0, r3
 8018324:	3708      	adds	r7, #8
 8018326:	46bd      	mov	sp, r7
 8018328:	bd80      	pop	{r7, pc}
	...

0801832c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801832c:	b480      	push	{r7}
 801832e:	b085      	sub	sp, #20
 8018330:	af00      	add	r7, sp, #0
 8018332:	4603      	mov	r3, r0
 8018334:	6039      	str	r1, [r7, #0]
 8018336:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8018338:	88fb      	ldrh	r3, [r7, #6]
 801833a:	2b7f      	cmp	r3, #127	@ 0x7f
 801833c:	d802      	bhi.n	8018344 <ff_convert+0x18>
		c = chr;
 801833e:	88fb      	ldrh	r3, [r7, #6]
 8018340:	81fb      	strh	r3, [r7, #14]
 8018342:	e025      	b.n	8018390 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8018344:	683b      	ldr	r3, [r7, #0]
 8018346:	2b00      	cmp	r3, #0
 8018348:	d00b      	beq.n	8018362 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801834a:	88fb      	ldrh	r3, [r7, #6]
 801834c:	2bff      	cmp	r3, #255	@ 0xff
 801834e:	d805      	bhi.n	801835c <ff_convert+0x30>
 8018350:	88fb      	ldrh	r3, [r7, #6]
 8018352:	3b80      	subs	r3, #128	@ 0x80
 8018354:	4a12      	ldr	r2, [pc, #72]	@ (80183a0 <ff_convert+0x74>)
 8018356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801835a:	e000      	b.n	801835e <ff_convert+0x32>
 801835c:	2300      	movs	r3, #0
 801835e:	81fb      	strh	r3, [r7, #14]
 8018360:	e016      	b.n	8018390 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8018362:	2300      	movs	r3, #0
 8018364:	81fb      	strh	r3, [r7, #14]
 8018366:	e009      	b.n	801837c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8018368:	89fb      	ldrh	r3, [r7, #14]
 801836a:	4a0d      	ldr	r2, [pc, #52]	@ (80183a0 <ff_convert+0x74>)
 801836c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018370:	88fa      	ldrh	r2, [r7, #6]
 8018372:	429a      	cmp	r2, r3
 8018374:	d006      	beq.n	8018384 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8018376:	89fb      	ldrh	r3, [r7, #14]
 8018378:	3301      	adds	r3, #1
 801837a:	81fb      	strh	r3, [r7, #14]
 801837c:	89fb      	ldrh	r3, [r7, #14]
 801837e:	2b7f      	cmp	r3, #127	@ 0x7f
 8018380:	d9f2      	bls.n	8018368 <ff_convert+0x3c>
 8018382:	e000      	b.n	8018386 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8018384:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8018386:	89fb      	ldrh	r3, [r7, #14]
 8018388:	3380      	adds	r3, #128	@ 0x80
 801838a:	b29b      	uxth	r3, r3
 801838c:	b2db      	uxtb	r3, r3
 801838e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8018390:	89fb      	ldrh	r3, [r7, #14]
}
 8018392:	4618      	mov	r0, r3
 8018394:	3714      	adds	r7, #20
 8018396:	46bd      	mov	sp, r7
 8018398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801839c:	4770      	bx	lr
 801839e:	bf00      	nop
 80183a0:	0801de98 	.word	0x0801de98

080183a4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80183a4:	b480      	push	{r7}
 80183a6:	b087      	sub	sp, #28
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	4603      	mov	r3, r0
 80183ac:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80183ae:	88fb      	ldrh	r3, [r7, #6]
 80183b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80183b4:	d201      	bcs.n	80183ba <ff_wtoupper+0x16>
 80183b6:	4b3e      	ldr	r3, [pc, #248]	@ (80184b0 <ff_wtoupper+0x10c>)
 80183b8:	e000      	b.n	80183bc <ff_wtoupper+0x18>
 80183ba:	4b3e      	ldr	r3, [pc, #248]	@ (80184b4 <ff_wtoupper+0x110>)
 80183bc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80183be:	697b      	ldr	r3, [r7, #20]
 80183c0:	1c9a      	adds	r2, r3, #2
 80183c2:	617a      	str	r2, [r7, #20]
 80183c4:	881b      	ldrh	r3, [r3, #0]
 80183c6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80183c8:	8a7b      	ldrh	r3, [r7, #18]
 80183ca:	2b00      	cmp	r3, #0
 80183cc:	d068      	beq.n	80184a0 <ff_wtoupper+0xfc>
 80183ce:	88fa      	ldrh	r2, [r7, #6]
 80183d0:	8a7b      	ldrh	r3, [r7, #18]
 80183d2:	429a      	cmp	r2, r3
 80183d4:	d364      	bcc.n	80184a0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80183d6:	697b      	ldr	r3, [r7, #20]
 80183d8:	1c9a      	adds	r2, r3, #2
 80183da:	617a      	str	r2, [r7, #20]
 80183dc:	881b      	ldrh	r3, [r3, #0]
 80183de:	823b      	strh	r3, [r7, #16]
 80183e0:	8a3b      	ldrh	r3, [r7, #16]
 80183e2:	0a1b      	lsrs	r3, r3, #8
 80183e4:	81fb      	strh	r3, [r7, #14]
 80183e6:	8a3b      	ldrh	r3, [r7, #16]
 80183e8:	b2db      	uxtb	r3, r3
 80183ea:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80183ec:	88fa      	ldrh	r2, [r7, #6]
 80183ee:	8a79      	ldrh	r1, [r7, #18]
 80183f0:	8a3b      	ldrh	r3, [r7, #16]
 80183f2:	440b      	add	r3, r1
 80183f4:	429a      	cmp	r2, r3
 80183f6:	da49      	bge.n	801848c <ff_wtoupper+0xe8>
			switch (cmd) {
 80183f8:	89fb      	ldrh	r3, [r7, #14]
 80183fa:	2b08      	cmp	r3, #8
 80183fc:	d84f      	bhi.n	801849e <ff_wtoupper+0xfa>
 80183fe:	a201      	add	r2, pc, #4	@ (adr r2, 8018404 <ff_wtoupper+0x60>)
 8018400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018404:	08018429 	.word	0x08018429
 8018408:	0801843b 	.word	0x0801843b
 801840c:	08018451 	.word	0x08018451
 8018410:	08018459 	.word	0x08018459
 8018414:	08018461 	.word	0x08018461
 8018418:	08018469 	.word	0x08018469
 801841c:	08018471 	.word	0x08018471
 8018420:	08018479 	.word	0x08018479
 8018424:	08018481 	.word	0x08018481
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8018428:	88fa      	ldrh	r2, [r7, #6]
 801842a:	8a7b      	ldrh	r3, [r7, #18]
 801842c:	1ad3      	subs	r3, r2, r3
 801842e:	005b      	lsls	r3, r3, #1
 8018430:	697a      	ldr	r2, [r7, #20]
 8018432:	4413      	add	r3, r2
 8018434:	881b      	ldrh	r3, [r3, #0]
 8018436:	80fb      	strh	r3, [r7, #6]
 8018438:	e027      	b.n	801848a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801843a:	88fa      	ldrh	r2, [r7, #6]
 801843c:	8a7b      	ldrh	r3, [r7, #18]
 801843e:	1ad3      	subs	r3, r2, r3
 8018440:	b29b      	uxth	r3, r3
 8018442:	f003 0301 	and.w	r3, r3, #1
 8018446:	b29b      	uxth	r3, r3
 8018448:	88fa      	ldrh	r2, [r7, #6]
 801844a:	1ad3      	subs	r3, r2, r3
 801844c:	80fb      	strh	r3, [r7, #6]
 801844e:	e01c      	b.n	801848a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8018450:	88fb      	ldrh	r3, [r7, #6]
 8018452:	3b10      	subs	r3, #16
 8018454:	80fb      	strh	r3, [r7, #6]
 8018456:	e018      	b.n	801848a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8018458:	88fb      	ldrh	r3, [r7, #6]
 801845a:	3b20      	subs	r3, #32
 801845c:	80fb      	strh	r3, [r7, #6]
 801845e:	e014      	b.n	801848a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8018460:	88fb      	ldrh	r3, [r7, #6]
 8018462:	3b30      	subs	r3, #48	@ 0x30
 8018464:	80fb      	strh	r3, [r7, #6]
 8018466:	e010      	b.n	801848a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8018468:	88fb      	ldrh	r3, [r7, #6]
 801846a:	3b1a      	subs	r3, #26
 801846c:	80fb      	strh	r3, [r7, #6]
 801846e:	e00c      	b.n	801848a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8018470:	88fb      	ldrh	r3, [r7, #6]
 8018472:	3308      	adds	r3, #8
 8018474:	80fb      	strh	r3, [r7, #6]
 8018476:	e008      	b.n	801848a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8018478:	88fb      	ldrh	r3, [r7, #6]
 801847a:	3b50      	subs	r3, #80	@ 0x50
 801847c:	80fb      	strh	r3, [r7, #6]
 801847e:	e004      	b.n	801848a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8018480:	88fb      	ldrh	r3, [r7, #6]
 8018482:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8018486:	80fb      	strh	r3, [r7, #6]
 8018488:	bf00      	nop
			}
			break;
 801848a:	e008      	b.n	801849e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801848c:	89fb      	ldrh	r3, [r7, #14]
 801848e:	2b00      	cmp	r3, #0
 8018490:	d195      	bne.n	80183be <ff_wtoupper+0x1a>
 8018492:	8a3b      	ldrh	r3, [r7, #16]
 8018494:	005b      	lsls	r3, r3, #1
 8018496:	697a      	ldr	r2, [r7, #20]
 8018498:	4413      	add	r3, r2
 801849a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801849c:	e78f      	b.n	80183be <ff_wtoupper+0x1a>
			break;
 801849e:	bf00      	nop
	}

	return chr;
 80184a0:	88fb      	ldrh	r3, [r7, #6]
}
 80184a2:	4618      	mov	r0, r3
 80184a4:	371c      	adds	r7, #28
 80184a6:	46bd      	mov	sp, r7
 80184a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ac:	4770      	bx	lr
 80184ae:	bf00      	nop
 80184b0:	0801df98 	.word	0x0801df98
 80184b4:	0801e18c 	.word	0x0801e18c

080184b8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80184b8:	b580      	push	{r7, lr}
 80184ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80184bc:	2200      	movs	r2, #0
 80184be:	4912      	ldr	r1, [pc, #72]	@ (8018508 <MX_USB_Device_Init+0x50>)
 80184c0:	4812      	ldr	r0, [pc, #72]	@ (801850c <MX_USB_Device_Init+0x54>)
 80184c2:	f7fb fd75 	bl	8013fb0 <USBD_Init>
 80184c6:	4603      	mov	r3, r0
 80184c8:	2b00      	cmp	r3, #0
 80184ca:	d001      	beq.n	80184d0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80184cc:	f7ed f8ae 	bl	800562c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80184d0:	490f      	ldr	r1, [pc, #60]	@ (8018510 <MX_USB_Device_Init+0x58>)
 80184d2:	480e      	ldr	r0, [pc, #56]	@ (801850c <MX_USB_Device_Init+0x54>)
 80184d4:	f7fb fd9c 	bl	8014010 <USBD_RegisterClass>
 80184d8:	4603      	mov	r3, r0
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d001      	beq.n	80184e2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80184de:	f7ed f8a5 	bl	800562c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80184e2:	490c      	ldr	r1, [pc, #48]	@ (8018514 <MX_USB_Device_Init+0x5c>)
 80184e4:	4809      	ldr	r0, [pc, #36]	@ (801850c <MX_USB_Device_Init+0x54>)
 80184e6:	f7fb fcbd 	bl	8013e64 <USBD_CDC_RegisterInterface>
 80184ea:	4603      	mov	r3, r0
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d001      	beq.n	80184f4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80184f0:	f7ed f89c 	bl	800562c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80184f4:	4805      	ldr	r0, [pc, #20]	@ (801850c <MX_USB_Device_Init+0x54>)
 80184f6:	f7fb fdb2 	bl	801405e <USBD_Start>
 80184fa:	4603      	mov	r3, r0
 80184fc:	2b00      	cmp	r3, #0
 80184fe:	d001      	beq.n	8018504 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8018500:	f7ed f894 	bl	800562c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8018504:	bf00      	nop
 8018506:	bd80      	pop	{r7, pc}
 8018508:	2000014c 	.word	0x2000014c
 801850c:	20002be0 	.word	0x20002be0
 8018510:	20000034 	.word	0x20000034
 8018514:	20000138 	.word	0x20000138

08018518 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8018518:	b580      	push	{r7, lr}
 801851a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801851c:	2200      	movs	r2, #0
 801851e:	4905      	ldr	r1, [pc, #20]	@ (8018534 <CDC_Init_FS+0x1c>)
 8018520:	4805      	ldr	r0, [pc, #20]	@ (8018538 <CDC_Init_FS+0x20>)
 8018522:	f7fb fcb4 	bl	8013e8e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018526:	4905      	ldr	r1, [pc, #20]	@ (801853c <CDC_Init_FS+0x24>)
 8018528:	4803      	ldr	r0, [pc, #12]	@ (8018538 <CDC_Init_FS+0x20>)
 801852a:	f7fb fcce 	bl	8013eca <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801852e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8018530:	4618      	mov	r0, r3
 8018532:	bd80      	pop	{r7, pc}
 8018534:	200032b0 	.word	0x200032b0
 8018538:	20002be0 	.word	0x20002be0
 801853c:	20002eb0 	.word	0x20002eb0

08018540 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8018540:	b480      	push	{r7}
 8018542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8018544:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8018546:	4618      	mov	r0, r3
 8018548:	46bd      	mov	sp, r7
 801854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801854e:	4770      	bx	lr

08018550 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8018550:	b480      	push	{r7}
 8018552:	b083      	sub	sp, #12
 8018554:	af00      	add	r7, sp, #0
 8018556:	4603      	mov	r3, r0
 8018558:	6039      	str	r1, [r7, #0]
 801855a:	71fb      	strb	r3, [r7, #7]
 801855c:	4613      	mov	r3, r2
 801855e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8018560:	79fb      	ldrb	r3, [r7, #7]
 8018562:	2b23      	cmp	r3, #35	@ 0x23
 8018564:	d84a      	bhi.n	80185fc <CDC_Control_FS+0xac>
 8018566:	a201      	add	r2, pc, #4	@ (adr r2, 801856c <CDC_Control_FS+0x1c>)
 8018568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801856c:	080185fd 	.word	0x080185fd
 8018570:	080185fd 	.word	0x080185fd
 8018574:	080185fd 	.word	0x080185fd
 8018578:	080185fd 	.word	0x080185fd
 801857c:	080185fd 	.word	0x080185fd
 8018580:	080185fd 	.word	0x080185fd
 8018584:	080185fd 	.word	0x080185fd
 8018588:	080185fd 	.word	0x080185fd
 801858c:	080185fd 	.word	0x080185fd
 8018590:	080185fd 	.word	0x080185fd
 8018594:	080185fd 	.word	0x080185fd
 8018598:	080185fd 	.word	0x080185fd
 801859c:	080185fd 	.word	0x080185fd
 80185a0:	080185fd 	.word	0x080185fd
 80185a4:	080185fd 	.word	0x080185fd
 80185a8:	080185fd 	.word	0x080185fd
 80185ac:	080185fd 	.word	0x080185fd
 80185b0:	080185fd 	.word	0x080185fd
 80185b4:	080185fd 	.word	0x080185fd
 80185b8:	080185fd 	.word	0x080185fd
 80185bc:	080185fd 	.word	0x080185fd
 80185c0:	080185fd 	.word	0x080185fd
 80185c4:	080185fd 	.word	0x080185fd
 80185c8:	080185fd 	.word	0x080185fd
 80185cc:	080185fd 	.word	0x080185fd
 80185d0:	080185fd 	.word	0x080185fd
 80185d4:	080185fd 	.word	0x080185fd
 80185d8:	080185fd 	.word	0x080185fd
 80185dc:	080185fd 	.word	0x080185fd
 80185e0:	080185fd 	.word	0x080185fd
 80185e4:	080185fd 	.word	0x080185fd
 80185e8:	080185fd 	.word	0x080185fd
 80185ec:	080185fd 	.word	0x080185fd
 80185f0:	080185fd 	.word	0x080185fd
 80185f4:	080185fd 	.word	0x080185fd
 80185f8:	080185fd 	.word	0x080185fd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80185fc:	bf00      	nop
  }

  return (USBD_OK);
 80185fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8018600:	4618      	mov	r0, r3
 8018602:	370c      	adds	r7, #12
 8018604:	46bd      	mov	sp, r7
 8018606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801860a:	4770      	bx	lr

0801860c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801860c:	b580      	push	{r7, lr}
 801860e:	b082      	sub	sp, #8
 8018610:	af00      	add	r7, sp, #0
 8018612:	6078      	str	r0, [r7, #4]
 8018614:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018616:	6879      	ldr	r1, [r7, #4]
 8018618:	4805      	ldr	r0, [pc, #20]	@ (8018630 <CDC_Receive_FS+0x24>)
 801861a:	f7fb fc56 	bl	8013eca <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801861e:	4804      	ldr	r0, [pc, #16]	@ (8018630 <CDC_Receive_FS+0x24>)
 8018620:	f7fb fc9c 	bl	8013f5c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8018624:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8018626:	4618      	mov	r0, r3
 8018628:	3708      	adds	r7, #8
 801862a:	46bd      	mov	sp, r7
 801862c:	bd80      	pop	{r7, pc}
 801862e:	bf00      	nop
 8018630:	20002be0 	.word	0x20002be0

08018634 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8018634:	b580      	push	{r7, lr}
 8018636:	b084      	sub	sp, #16
 8018638:	af00      	add	r7, sp, #0
 801863a:	6078      	str	r0, [r7, #4]
 801863c:	460b      	mov	r3, r1
 801863e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8018640:	2300      	movs	r3, #0
 8018642:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8018644:	4b0d      	ldr	r3, [pc, #52]	@ (801867c <CDC_Transmit_FS+0x48>)
 8018646:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801864a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801864c:	68bb      	ldr	r3, [r7, #8]
 801864e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018652:	2b00      	cmp	r3, #0
 8018654:	d001      	beq.n	801865a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8018656:	2301      	movs	r3, #1
 8018658:	e00b      	b.n	8018672 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801865a:	887b      	ldrh	r3, [r7, #2]
 801865c:	461a      	mov	r2, r3
 801865e:	6879      	ldr	r1, [r7, #4]
 8018660:	4806      	ldr	r0, [pc, #24]	@ (801867c <CDC_Transmit_FS+0x48>)
 8018662:	f7fb fc14 	bl	8013e8e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8018666:	4805      	ldr	r0, [pc, #20]	@ (801867c <CDC_Transmit_FS+0x48>)
 8018668:	f7fb fc48 	bl	8013efc <USBD_CDC_TransmitPacket>
 801866c:	4603      	mov	r3, r0
 801866e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8018670:	7bfb      	ldrb	r3, [r7, #15]
}
 8018672:	4618      	mov	r0, r3
 8018674:	3710      	adds	r7, #16
 8018676:	46bd      	mov	sp, r7
 8018678:	bd80      	pop	{r7, pc}
 801867a:	bf00      	nop
 801867c:	20002be0 	.word	0x20002be0

08018680 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018680:	b480      	push	{r7}
 8018682:	b087      	sub	sp, #28
 8018684:	af00      	add	r7, sp, #0
 8018686:	60f8      	str	r0, [r7, #12]
 8018688:	60b9      	str	r1, [r7, #8]
 801868a:	4613      	mov	r3, r2
 801868c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801868e:	2300      	movs	r3, #0
 8018690:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8018692:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018696:	4618      	mov	r0, r3
 8018698:	371c      	adds	r7, #28
 801869a:	46bd      	mov	sp, r7
 801869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186a0:	4770      	bx	lr
	...

080186a4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80186a4:	b480      	push	{r7}
 80186a6:	b083      	sub	sp, #12
 80186a8:	af00      	add	r7, sp, #0
 80186aa:	4603      	mov	r3, r0
 80186ac:	6039      	str	r1, [r7, #0]
 80186ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80186b0:	683b      	ldr	r3, [r7, #0]
 80186b2:	2212      	movs	r2, #18
 80186b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80186b6:	4b03      	ldr	r3, [pc, #12]	@ (80186c4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80186b8:	4618      	mov	r0, r3
 80186ba:	370c      	adds	r7, #12
 80186bc:	46bd      	mov	sp, r7
 80186be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186c2:	4770      	bx	lr
 80186c4:	2000016c 	.word	0x2000016c

080186c8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80186c8:	b480      	push	{r7}
 80186ca:	b083      	sub	sp, #12
 80186cc:	af00      	add	r7, sp, #0
 80186ce:	4603      	mov	r3, r0
 80186d0:	6039      	str	r1, [r7, #0]
 80186d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80186d4:	683b      	ldr	r3, [r7, #0]
 80186d6:	2204      	movs	r2, #4
 80186d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80186da:	4b03      	ldr	r3, [pc, #12]	@ (80186e8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80186dc:	4618      	mov	r0, r3
 80186de:	370c      	adds	r7, #12
 80186e0:	46bd      	mov	sp, r7
 80186e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186e6:	4770      	bx	lr
 80186e8:	20000180 	.word	0x20000180

080186ec <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80186ec:	b580      	push	{r7, lr}
 80186ee:	b082      	sub	sp, #8
 80186f0:	af00      	add	r7, sp, #0
 80186f2:	4603      	mov	r3, r0
 80186f4:	6039      	str	r1, [r7, #0]
 80186f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80186f8:	79fb      	ldrb	r3, [r7, #7]
 80186fa:	2b00      	cmp	r3, #0
 80186fc:	d105      	bne.n	801870a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80186fe:	683a      	ldr	r2, [r7, #0]
 8018700:	4907      	ldr	r1, [pc, #28]	@ (8018720 <USBD_CDC_ProductStrDescriptor+0x34>)
 8018702:	4808      	ldr	r0, [pc, #32]	@ (8018724 <USBD_CDC_ProductStrDescriptor+0x38>)
 8018704:	f7fc fc95 	bl	8015032 <USBD_GetString>
 8018708:	e004      	b.n	8018714 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801870a:	683a      	ldr	r2, [r7, #0]
 801870c:	4904      	ldr	r1, [pc, #16]	@ (8018720 <USBD_CDC_ProductStrDescriptor+0x34>)
 801870e:	4805      	ldr	r0, [pc, #20]	@ (8018724 <USBD_CDC_ProductStrDescriptor+0x38>)
 8018710:	f7fc fc8f 	bl	8015032 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018714:	4b02      	ldr	r3, [pc, #8]	@ (8018720 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8018716:	4618      	mov	r0, r3
 8018718:	3708      	adds	r7, #8
 801871a:	46bd      	mov	sp, r7
 801871c:	bd80      	pop	{r7, pc}
 801871e:	bf00      	nop
 8018720:	200036b0 	.word	0x200036b0
 8018724:	0801c2a4 	.word	0x0801c2a4

08018728 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b082      	sub	sp, #8
 801872c:	af00      	add	r7, sp, #0
 801872e:	4603      	mov	r3, r0
 8018730:	6039      	str	r1, [r7, #0]
 8018732:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018734:	683a      	ldr	r2, [r7, #0]
 8018736:	4904      	ldr	r1, [pc, #16]	@ (8018748 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8018738:	4804      	ldr	r0, [pc, #16]	@ (801874c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801873a:	f7fc fc7a 	bl	8015032 <USBD_GetString>
  return USBD_StrDesc;
 801873e:	4b02      	ldr	r3, [pc, #8]	@ (8018748 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8018740:	4618      	mov	r0, r3
 8018742:	3708      	adds	r7, #8
 8018744:	46bd      	mov	sp, r7
 8018746:	bd80      	pop	{r7, pc}
 8018748:	200036b0 	.word	0x200036b0
 801874c:	0801c2bc 	.word	0x0801c2bc

08018750 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018750:	b580      	push	{r7, lr}
 8018752:	b082      	sub	sp, #8
 8018754:	af00      	add	r7, sp, #0
 8018756:	4603      	mov	r3, r0
 8018758:	6039      	str	r1, [r7, #0]
 801875a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801875c:	683b      	ldr	r3, [r7, #0]
 801875e:	221a      	movs	r2, #26
 8018760:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018762:	f000 f843 	bl	80187ec <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8018766:	4b02      	ldr	r3, [pc, #8]	@ (8018770 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8018768:	4618      	mov	r0, r3
 801876a:	3708      	adds	r7, #8
 801876c:	46bd      	mov	sp, r7
 801876e:	bd80      	pop	{r7, pc}
 8018770:	20000184 	.word	0x20000184

08018774 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018774:	b580      	push	{r7, lr}
 8018776:	b082      	sub	sp, #8
 8018778:	af00      	add	r7, sp, #0
 801877a:	4603      	mov	r3, r0
 801877c:	6039      	str	r1, [r7, #0]
 801877e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018780:	79fb      	ldrb	r3, [r7, #7]
 8018782:	2b00      	cmp	r3, #0
 8018784:	d105      	bne.n	8018792 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8018786:	683a      	ldr	r2, [r7, #0]
 8018788:	4907      	ldr	r1, [pc, #28]	@ (80187a8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801878a:	4808      	ldr	r0, [pc, #32]	@ (80187ac <USBD_CDC_ConfigStrDescriptor+0x38>)
 801878c:	f7fc fc51 	bl	8015032 <USBD_GetString>
 8018790:	e004      	b.n	801879c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8018792:	683a      	ldr	r2, [r7, #0]
 8018794:	4904      	ldr	r1, [pc, #16]	@ (80187a8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8018796:	4805      	ldr	r0, [pc, #20]	@ (80187ac <USBD_CDC_ConfigStrDescriptor+0x38>)
 8018798:	f7fc fc4b 	bl	8015032 <USBD_GetString>
  }
  return USBD_StrDesc;
 801879c:	4b02      	ldr	r3, [pc, #8]	@ (80187a8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801879e:	4618      	mov	r0, r3
 80187a0:	3708      	adds	r7, #8
 80187a2:	46bd      	mov	sp, r7
 80187a4:	bd80      	pop	{r7, pc}
 80187a6:	bf00      	nop
 80187a8:	200036b0 	.word	0x200036b0
 80187ac:	0801c2d0 	.word	0x0801c2d0

080187b0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80187b0:	b580      	push	{r7, lr}
 80187b2:	b082      	sub	sp, #8
 80187b4:	af00      	add	r7, sp, #0
 80187b6:	4603      	mov	r3, r0
 80187b8:	6039      	str	r1, [r7, #0]
 80187ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80187bc:	79fb      	ldrb	r3, [r7, #7]
 80187be:	2b00      	cmp	r3, #0
 80187c0:	d105      	bne.n	80187ce <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80187c2:	683a      	ldr	r2, [r7, #0]
 80187c4:	4907      	ldr	r1, [pc, #28]	@ (80187e4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80187c6:	4808      	ldr	r0, [pc, #32]	@ (80187e8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80187c8:	f7fc fc33 	bl	8015032 <USBD_GetString>
 80187cc:	e004      	b.n	80187d8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80187ce:	683a      	ldr	r2, [r7, #0]
 80187d0:	4904      	ldr	r1, [pc, #16]	@ (80187e4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80187d2:	4805      	ldr	r0, [pc, #20]	@ (80187e8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80187d4:	f7fc fc2d 	bl	8015032 <USBD_GetString>
  }
  return USBD_StrDesc;
 80187d8:	4b02      	ldr	r3, [pc, #8]	@ (80187e4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80187da:	4618      	mov	r0, r3
 80187dc:	3708      	adds	r7, #8
 80187de:	46bd      	mov	sp, r7
 80187e0:	bd80      	pop	{r7, pc}
 80187e2:	bf00      	nop
 80187e4:	200036b0 	.word	0x200036b0
 80187e8:	0801c2dc 	.word	0x0801c2dc

080187ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80187ec:	b580      	push	{r7, lr}
 80187ee:	b084      	sub	sp, #16
 80187f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80187f2:	4b0f      	ldr	r3, [pc, #60]	@ (8018830 <Get_SerialNum+0x44>)
 80187f4:	681b      	ldr	r3, [r3, #0]
 80187f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80187f8:	4b0e      	ldr	r3, [pc, #56]	@ (8018834 <Get_SerialNum+0x48>)
 80187fa:	681b      	ldr	r3, [r3, #0]
 80187fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80187fe:	4b0e      	ldr	r3, [pc, #56]	@ (8018838 <Get_SerialNum+0x4c>)
 8018800:	681b      	ldr	r3, [r3, #0]
 8018802:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018804:	68fa      	ldr	r2, [r7, #12]
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	4413      	add	r3, r2
 801880a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801880c:	68fb      	ldr	r3, [r7, #12]
 801880e:	2b00      	cmp	r3, #0
 8018810:	d009      	beq.n	8018826 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018812:	2208      	movs	r2, #8
 8018814:	4909      	ldr	r1, [pc, #36]	@ (801883c <Get_SerialNum+0x50>)
 8018816:	68f8      	ldr	r0, [r7, #12]
 8018818:	f000 f814 	bl	8018844 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801881c:	2204      	movs	r2, #4
 801881e:	4908      	ldr	r1, [pc, #32]	@ (8018840 <Get_SerialNum+0x54>)
 8018820:	68b8      	ldr	r0, [r7, #8]
 8018822:	f000 f80f 	bl	8018844 <IntToUnicode>
  }
}
 8018826:	bf00      	nop
 8018828:	3710      	adds	r7, #16
 801882a:	46bd      	mov	sp, r7
 801882c:	bd80      	pop	{r7, pc}
 801882e:	bf00      	nop
 8018830:	1fff7590 	.word	0x1fff7590
 8018834:	1fff7594 	.word	0x1fff7594
 8018838:	1fff7598 	.word	0x1fff7598
 801883c:	20000186 	.word	0x20000186
 8018840:	20000196 	.word	0x20000196

08018844 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018844:	b480      	push	{r7}
 8018846:	b087      	sub	sp, #28
 8018848:	af00      	add	r7, sp, #0
 801884a:	60f8      	str	r0, [r7, #12]
 801884c:	60b9      	str	r1, [r7, #8]
 801884e:	4613      	mov	r3, r2
 8018850:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018852:	2300      	movs	r3, #0
 8018854:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018856:	2300      	movs	r3, #0
 8018858:	75fb      	strb	r3, [r7, #23]
 801885a:	e027      	b.n	80188ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801885c:	68fb      	ldr	r3, [r7, #12]
 801885e:	0f1b      	lsrs	r3, r3, #28
 8018860:	2b09      	cmp	r3, #9
 8018862:	d80b      	bhi.n	801887c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	0f1b      	lsrs	r3, r3, #28
 8018868:	b2da      	uxtb	r2, r3
 801886a:	7dfb      	ldrb	r3, [r7, #23]
 801886c:	005b      	lsls	r3, r3, #1
 801886e:	4619      	mov	r1, r3
 8018870:	68bb      	ldr	r3, [r7, #8]
 8018872:	440b      	add	r3, r1
 8018874:	3230      	adds	r2, #48	@ 0x30
 8018876:	b2d2      	uxtb	r2, r2
 8018878:	701a      	strb	r2, [r3, #0]
 801887a:	e00a      	b.n	8018892 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	0f1b      	lsrs	r3, r3, #28
 8018880:	b2da      	uxtb	r2, r3
 8018882:	7dfb      	ldrb	r3, [r7, #23]
 8018884:	005b      	lsls	r3, r3, #1
 8018886:	4619      	mov	r1, r3
 8018888:	68bb      	ldr	r3, [r7, #8]
 801888a:	440b      	add	r3, r1
 801888c:	3237      	adds	r2, #55	@ 0x37
 801888e:	b2d2      	uxtb	r2, r2
 8018890:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018892:	68fb      	ldr	r3, [r7, #12]
 8018894:	011b      	lsls	r3, r3, #4
 8018896:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018898:	7dfb      	ldrb	r3, [r7, #23]
 801889a:	005b      	lsls	r3, r3, #1
 801889c:	3301      	adds	r3, #1
 801889e:	68ba      	ldr	r2, [r7, #8]
 80188a0:	4413      	add	r3, r2
 80188a2:	2200      	movs	r2, #0
 80188a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80188a6:	7dfb      	ldrb	r3, [r7, #23]
 80188a8:	3301      	adds	r3, #1
 80188aa:	75fb      	strb	r3, [r7, #23]
 80188ac:	7dfa      	ldrb	r2, [r7, #23]
 80188ae:	79fb      	ldrb	r3, [r7, #7]
 80188b0:	429a      	cmp	r2, r3
 80188b2:	d3d3      	bcc.n	801885c <IntToUnicode+0x18>
  }
}
 80188b4:	bf00      	nop
 80188b6:	bf00      	nop
 80188b8:	371c      	adds	r7, #28
 80188ba:	46bd      	mov	sp, r7
 80188bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188c0:	4770      	bx	lr
	...

080188c4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188c4:	b580      	push	{r7, lr}
 80188c6:	b094      	sub	sp, #80	@ 0x50
 80188c8:	af00      	add	r7, sp, #0
 80188ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80188cc:	f107 030c 	add.w	r3, r7, #12
 80188d0:	2244      	movs	r2, #68	@ 0x44
 80188d2:	2100      	movs	r1, #0
 80188d4:	4618      	mov	r0, r3
 80188d6:	f001 f932 	bl	8019b3e <memset>
  if(pcdHandle->Instance==USB)
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	681b      	ldr	r3, [r3, #0]
 80188de:	4a15      	ldr	r2, [pc, #84]	@ (8018934 <HAL_PCD_MspInit+0x70>)
 80188e0:	4293      	cmp	r3, r2
 80188e2:	d123      	bne.n	801892c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80188e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80188e8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80188ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80188ee:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80188f0:	f107 030c 	add.w	r3, r7, #12
 80188f4:	4618      	mov	r0, r3
 80188f6:	f7f6 fc87 	bl	800f208 <HAL_RCCEx_PeriphCLKConfig>
 80188fa:	4603      	mov	r3, r0
 80188fc:	2b00      	cmp	r3, #0
 80188fe:	d001      	beq.n	8018904 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8018900:	f7ec fe94 	bl	800562c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8018904:	4b0c      	ldr	r3, [pc, #48]	@ (8018938 <HAL_PCD_MspInit+0x74>)
 8018906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018908:	4a0b      	ldr	r2, [pc, #44]	@ (8018938 <HAL_PCD_MspInit+0x74>)
 801890a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801890e:	6593      	str	r3, [r2, #88]	@ 0x58
 8018910:	4b09      	ldr	r3, [pc, #36]	@ (8018938 <HAL_PCD_MspInit+0x74>)
 8018912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018914:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8018918:	60bb      	str	r3, [r7, #8]
 801891a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 801891c:	2200      	movs	r2, #0
 801891e:	2100      	movs	r1, #0
 8018920:	2014      	movs	r0, #20
 8018922:	f7f2 fab0 	bl	800ae86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8018926:	2014      	movs	r0, #20
 8018928:	f7f2 fac7 	bl	800aeba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801892c:	bf00      	nop
 801892e:	3750      	adds	r7, #80	@ 0x50
 8018930:	46bd      	mov	sp, r7
 8018932:	bd80      	pop	{r7, pc}
 8018934:	40005c00 	.word	0x40005c00
 8018938:	40021000 	.word	0x40021000

0801893c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801893c:	b580      	push	{r7, lr}
 801893e:	b082      	sub	sp, #8
 8018940:	af00      	add	r7, sp, #0
 8018942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018944:	687b      	ldr	r3, [r7, #4]
 8018946:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801894a:	687b      	ldr	r3, [r7, #4]
 801894c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8018950:	4619      	mov	r1, r3
 8018952:	4610      	mov	r0, r2
 8018954:	f7fb fbce 	bl	80140f4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8018958:	bf00      	nop
 801895a:	3708      	adds	r7, #8
 801895c:	46bd      	mov	sp, r7
 801895e:	bd80      	pop	{r7, pc}

08018960 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018960:	b580      	push	{r7, lr}
 8018962:	b082      	sub	sp, #8
 8018964:	af00      	add	r7, sp, #0
 8018966:	6078      	str	r0, [r7, #4]
 8018968:	460b      	mov	r3, r1
 801896a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801896c:	687b      	ldr	r3, [r7, #4]
 801896e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018972:	78fa      	ldrb	r2, [r7, #3]
 8018974:	6879      	ldr	r1, [r7, #4]
 8018976:	4613      	mov	r3, r2
 8018978:	009b      	lsls	r3, r3, #2
 801897a:	4413      	add	r3, r2
 801897c:	00db      	lsls	r3, r3, #3
 801897e:	440b      	add	r3, r1
 8018980:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018984:	681a      	ldr	r2, [r3, #0]
 8018986:	78fb      	ldrb	r3, [r7, #3]
 8018988:	4619      	mov	r1, r3
 801898a:	f7fb fc08 	bl	801419e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801898e:	bf00      	nop
 8018990:	3708      	adds	r7, #8
 8018992:	46bd      	mov	sp, r7
 8018994:	bd80      	pop	{r7, pc}

08018996 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018996:	b580      	push	{r7, lr}
 8018998:	b082      	sub	sp, #8
 801899a:	af00      	add	r7, sp, #0
 801899c:	6078      	str	r0, [r7, #4]
 801899e:	460b      	mov	r3, r1
 80189a0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80189a2:	687b      	ldr	r3, [r7, #4]
 80189a4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80189a8:	78fa      	ldrb	r2, [r7, #3]
 80189aa:	6879      	ldr	r1, [r7, #4]
 80189ac:	4613      	mov	r3, r2
 80189ae:	009b      	lsls	r3, r3, #2
 80189b0:	4413      	add	r3, r2
 80189b2:	00db      	lsls	r3, r3, #3
 80189b4:	440b      	add	r3, r1
 80189b6:	3324      	adds	r3, #36	@ 0x24
 80189b8:	681a      	ldr	r2, [r3, #0]
 80189ba:	78fb      	ldrb	r3, [r7, #3]
 80189bc:	4619      	mov	r1, r3
 80189be:	f7fb fc51 	bl	8014264 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80189c2:	bf00      	nop
 80189c4:	3708      	adds	r7, #8
 80189c6:	46bd      	mov	sp, r7
 80189c8:	bd80      	pop	{r7, pc}

080189ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80189ca:	b580      	push	{r7, lr}
 80189cc:	b082      	sub	sp, #8
 80189ce:	af00      	add	r7, sp, #0
 80189d0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80189d2:	687b      	ldr	r3, [r7, #4]
 80189d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80189d8:	4618      	mov	r0, r3
 80189da:	f7fb fd65 	bl	80144a8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80189de:	bf00      	nop
 80189e0:	3708      	adds	r7, #8
 80189e2:	46bd      	mov	sp, r7
 80189e4:	bd80      	pop	{r7, pc}

080189e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80189e6:	b580      	push	{r7, lr}
 80189e8:	b084      	sub	sp, #16
 80189ea:	af00      	add	r7, sp, #0
 80189ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80189ee:	2301      	movs	r3, #1
 80189f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	795b      	ldrb	r3, [r3, #5]
 80189f6:	2b02      	cmp	r3, #2
 80189f8:	d001      	beq.n	80189fe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80189fa:	f7ec fe17 	bl	800562c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018a04:	7bfa      	ldrb	r2, [r7, #15]
 8018a06:	4611      	mov	r1, r2
 8018a08:	4618      	mov	r0, r3
 8018a0a:	f7fb fd0f 	bl	801442c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018a0e:	687b      	ldr	r3, [r7, #4]
 8018a10:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018a14:	4618      	mov	r0, r3
 8018a16:	f7fb fcbb 	bl	8014390 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8018a1a:	bf00      	nop
 8018a1c:	3710      	adds	r7, #16
 8018a1e:	46bd      	mov	sp, r7
 8018a20:	bd80      	pop	{r7, pc}
	...

08018a24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a24:	b580      	push	{r7, lr}
 8018a26:	b082      	sub	sp, #8
 8018a28:	af00      	add	r7, sp, #0
 8018a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018a32:	4618      	mov	r0, r3
 8018a34:	f7fb fd0a 	bl	801444c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	7a5b      	ldrb	r3, [r3, #9]
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	d005      	beq.n	8018a4c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018a40:	4b04      	ldr	r3, [pc, #16]	@ (8018a54 <HAL_PCD_SuspendCallback+0x30>)
 8018a42:	691b      	ldr	r3, [r3, #16]
 8018a44:	4a03      	ldr	r2, [pc, #12]	@ (8018a54 <HAL_PCD_SuspendCallback+0x30>)
 8018a46:	f043 0306 	orr.w	r3, r3, #6
 8018a4a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8018a4c:	bf00      	nop
 8018a4e:	3708      	adds	r7, #8
 8018a50:	46bd      	mov	sp, r7
 8018a52:	bd80      	pop	{r7, pc}
 8018a54:	e000ed00 	.word	0xe000ed00

08018a58 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a58:	b580      	push	{r7, lr}
 8018a5a:	b082      	sub	sp, #8
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	7a5b      	ldrb	r3, [r3, #9]
 8018a64:	2b00      	cmp	r3, #0
 8018a66:	d007      	beq.n	8018a78 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018a68:	4b08      	ldr	r3, [pc, #32]	@ (8018a8c <HAL_PCD_ResumeCallback+0x34>)
 8018a6a:	691b      	ldr	r3, [r3, #16]
 8018a6c:	4a07      	ldr	r2, [pc, #28]	@ (8018a8c <HAL_PCD_ResumeCallback+0x34>)
 8018a6e:	f023 0306 	bic.w	r3, r3, #6
 8018a72:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018a74:	f000 f9f8 	bl	8018e68 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018a7e:	4618      	mov	r0, r3
 8018a80:	f7fb fcfa 	bl	8014478 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018a84:	bf00      	nop
 8018a86:	3708      	adds	r7, #8
 8018a88:	46bd      	mov	sp, r7
 8018a8a:	bd80      	pop	{r7, pc}
 8018a8c:	e000ed00 	.word	0xe000ed00

08018a90 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018a90:	b580      	push	{r7, lr}
 8018a92:	b082      	sub	sp, #8
 8018a94:	af00      	add	r7, sp, #0
 8018a96:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8018a98:	4a2b      	ldr	r2, [pc, #172]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018a9a:	687b      	ldr	r3, [r7, #4]
 8018a9c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	4a29      	ldr	r2, [pc, #164]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018aa4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8018aa8:	4b27      	ldr	r3, [pc, #156]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018aaa:	4a28      	ldr	r2, [pc, #160]	@ (8018b4c <USBD_LL_Init+0xbc>)
 8018aac:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8018aae:	4b26      	ldr	r3, [pc, #152]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ab0:	2208      	movs	r2, #8
 8018ab2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018ab4:	4b24      	ldr	r3, [pc, #144]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ab6:	2202      	movs	r2, #2
 8018ab8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018aba:	4b23      	ldr	r3, [pc, #140]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018abc:	2202      	movs	r2, #2
 8018abe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018ac0:	4b21      	ldr	r3, [pc, #132]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ac2:	2200      	movs	r2, #0
 8018ac4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8018ac6:	4b20      	ldr	r3, [pc, #128]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ac8:	2200      	movs	r2, #0
 8018aca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8018acc:	4b1e      	ldr	r3, [pc, #120]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ace:	2200      	movs	r2, #0
 8018ad0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ad4:	2200      	movs	r2, #0
 8018ad6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8018ad8:	481b      	ldr	r0, [pc, #108]	@ (8018b48 <USBD_LL_Init+0xb8>)
 8018ada:	f7f4 f8b2 	bl	800cc42 <HAL_PCD_Init>
 8018ade:	4603      	mov	r3, r0
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	d001      	beq.n	8018ae8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8018ae4:	f7ec fda2 	bl	800562c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018aee:	2318      	movs	r3, #24
 8018af0:	2200      	movs	r2, #0
 8018af2:	2100      	movs	r1, #0
 8018af4:	f7f5 fd39 	bl	800e56a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018afe:	2358      	movs	r3, #88	@ 0x58
 8018b00:	2200      	movs	r2, #0
 8018b02:	2180      	movs	r1, #128	@ 0x80
 8018b04:	f7f5 fd31 	bl	800e56a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8018b08:	687b      	ldr	r3, [r7, #4]
 8018b0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018b0e:	23c0      	movs	r3, #192	@ 0xc0
 8018b10:	2200      	movs	r2, #0
 8018b12:	2181      	movs	r1, #129	@ 0x81
 8018b14:	f7f5 fd29 	bl	800e56a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8018b18:	687b      	ldr	r3, [r7, #4]
 8018b1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018b1e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8018b22:	2200      	movs	r2, #0
 8018b24:	2101      	movs	r1, #1
 8018b26:	f7f5 fd20 	bl	800e56a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018b30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018b34:	2200      	movs	r2, #0
 8018b36:	2182      	movs	r1, #130	@ 0x82
 8018b38:	f7f5 fd17 	bl	800e56a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8018b3c:	2300      	movs	r3, #0
}
 8018b3e:	4618      	mov	r0, r3
 8018b40:	3708      	adds	r7, #8
 8018b42:	46bd      	mov	sp, r7
 8018b44:	bd80      	pop	{r7, pc}
 8018b46:	bf00      	nop
 8018b48:	200038b0 	.word	0x200038b0
 8018b4c:	40005c00 	.word	0x40005c00

08018b50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018b50:	b580      	push	{r7, lr}
 8018b52:	b084      	sub	sp, #16
 8018b54:	af00      	add	r7, sp, #0
 8018b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018b58:	2300      	movs	r3, #0
 8018b5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018b5c:	2300      	movs	r3, #0
 8018b5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018b60:	687b      	ldr	r3, [r7, #4]
 8018b62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018b66:	4618      	mov	r0, r3
 8018b68:	f7f4 f939 	bl	800cdde <HAL_PCD_Start>
 8018b6c:	4603      	mov	r3, r0
 8018b6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018b70:	7bfb      	ldrb	r3, [r7, #15]
 8018b72:	4618      	mov	r0, r3
 8018b74:	f000 f97e 	bl	8018e74 <USBD_Get_USB_Status>
 8018b78:	4603      	mov	r3, r0
 8018b7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018b7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8018b7e:	4618      	mov	r0, r3
 8018b80:	3710      	adds	r7, #16
 8018b82:	46bd      	mov	sp, r7
 8018b84:	bd80      	pop	{r7, pc}

08018b86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018b86:	b580      	push	{r7, lr}
 8018b88:	b084      	sub	sp, #16
 8018b8a:	af00      	add	r7, sp, #0
 8018b8c:	6078      	str	r0, [r7, #4]
 8018b8e:	4608      	mov	r0, r1
 8018b90:	4611      	mov	r1, r2
 8018b92:	461a      	mov	r2, r3
 8018b94:	4603      	mov	r3, r0
 8018b96:	70fb      	strb	r3, [r7, #3]
 8018b98:	460b      	mov	r3, r1
 8018b9a:	70bb      	strb	r3, [r7, #2]
 8018b9c:	4613      	mov	r3, r2
 8018b9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018ba0:	2300      	movs	r3, #0
 8018ba2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018ba4:	2300      	movs	r3, #0
 8018ba6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018ba8:	687b      	ldr	r3, [r7, #4]
 8018baa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018bae:	78bb      	ldrb	r3, [r7, #2]
 8018bb0:	883a      	ldrh	r2, [r7, #0]
 8018bb2:	78f9      	ldrb	r1, [r7, #3]
 8018bb4:	f7f4 fa80 	bl	800d0b8 <HAL_PCD_EP_Open>
 8018bb8:	4603      	mov	r3, r0
 8018bba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018bbc:	7bfb      	ldrb	r3, [r7, #15]
 8018bbe:	4618      	mov	r0, r3
 8018bc0:	f000 f958 	bl	8018e74 <USBD_Get_USB_Status>
 8018bc4:	4603      	mov	r3, r0
 8018bc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018bc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8018bca:	4618      	mov	r0, r3
 8018bcc:	3710      	adds	r7, #16
 8018bce:	46bd      	mov	sp, r7
 8018bd0:	bd80      	pop	{r7, pc}

08018bd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018bd2:	b580      	push	{r7, lr}
 8018bd4:	b084      	sub	sp, #16
 8018bd6:	af00      	add	r7, sp, #0
 8018bd8:	6078      	str	r0, [r7, #4]
 8018bda:	460b      	mov	r3, r1
 8018bdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018bde:	2300      	movs	r3, #0
 8018be0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018be2:	2300      	movs	r3, #0
 8018be4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018be6:	687b      	ldr	r3, [r7, #4]
 8018be8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018bec:	78fa      	ldrb	r2, [r7, #3]
 8018bee:	4611      	mov	r1, r2
 8018bf0:	4618      	mov	r0, r3
 8018bf2:	f7f4 fac0 	bl	800d176 <HAL_PCD_EP_Close>
 8018bf6:	4603      	mov	r3, r0
 8018bf8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018bfa:	7bfb      	ldrb	r3, [r7, #15]
 8018bfc:	4618      	mov	r0, r3
 8018bfe:	f000 f939 	bl	8018e74 <USBD_Get_USB_Status>
 8018c02:	4603      	mov	r3, r0
 8018c04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018c06:	7bbb      	ldrb	r3, [r7, #14]
}
 8018c08:	4618      	mov	r0, r3
 8018c0a:	3710      	adds	r7, #16
 8018c0c:	46bd      	mov	sp, r7
 8018c0e:	bd80      	pop	{r7, pc}

08018c10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018c10:	b580      	push	{r7, lr}
 8018c12:	b084      	sub	sp, #16
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
 8018c18:	460b      	mov	r3, r1
 8018c1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018c1c:	2300      	movs	r3, #0
 8018c1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018c20:	2300      	movs	r3, #0
 8018c22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018c24:	687b      	ldr	r3, [r7, #4]
 8018c26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018c2a:	78fa      	ldrb	r2, [r7, #3]
 8018c2c:	4611      	mov	r1, r2
 8018c2e:	4618      	mov	r0, r3
 8018c30:	f7f4 fb69 	bl	800d306 <HAL_PCD_EP_SetStall>
 8018c34:	4603      	mov	r3, r0
 8018c36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018c38:	7bfb      	ldrb	r3, [r7, #15]
 8018c3a:	4618      	mov	r0, r3
 8018c3c:	f000 f91a 	bl	8018e74 <USBD_Get_USB_Status>
 8018c40:	4603      	mov	r3, r0
 8018c42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018c44:	7bbb      	ldrb	r3, [r7, #14]
}
 8018c46:	4618      	mov	r0, r3
 8018c48:	3710      	adds	r7, #16
 8018c4a:	46bd      	mov	sp, r7
 8018c4c:	bd80      	pop	{r7, pc}

08018c4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018c4e:	b580      	push	{r7, lr}
 8018c50:	b084      	sub	sp, #16
 8018c52:	af00      	add	r7, sp, #0
 8018c54:	6078      	str	r0, [r7, #4]
 8018c56:	460b      	mov	r3, r1
 8018c58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018c5a:	2300      	movs	r3, #0
 8018c5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018c5e:	2300      	movs	r3, #0
 8018c60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018c68:	78fa      	ldrb	r2, [r7, #3]
 8018c6a:	4611      	mov	r1, r2
 8018c6c:	4618      	mov	r0, r3
 8018c6e:	f7f4 fb9c 	bl	800d3aa <HAL_PCD_EP_ClrStall>
 8018c72:	4603      	mov	r3, r0
 8018c74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018c76:	7bfb      	ldrb	r3, [r7, #15]
 8018c78:	4618      	mov	r0, r3
 8018c7a:	f000 f8fb 	bl	8018e74 <USBD_Get_USB_Status>
 8018c7e:	4603      	mov	r3, r0
 8018c80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018c82:	7bbb      	ldrb	r3, [r7, #14]
}
 8018c84:	4618      	mov	r0, r3
 8018c86:	3710      	adds	r7, #16
 8018c88:	46bd      	mov	sp, r7
 8018c8a:	bd80      	pop	{r7, pc}

08018c8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018c8c:	b480      	push	{r7}
 8018c8e:	b085      	sub	sp, #20
 8018c90:	af00      	add	r7, sp, #0
 8018c92:	6078      	str	r0, [r7, #4]
 8018c94:	460b      	mov	r3, r1
 8018c96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018c98:	687b      	ldr	r3, [r7, #4]
 8018c9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018c9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018ca0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018ca4:	2b00      	cmp	r3, #0
 8018ca6:	da0b      	bge.n	8018cc0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018ca8:	78fb      	ldrb	r3, [r7, #3]
 8018caa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018cae:	68f9      	ldr	r1, [r7, #12]
 8018cb0:	4613      	mov	r3, r2
 8018cb2:	009b      	lsls	r3, r3, #2
 8018cb4:	4413      	add	r3, r2
 8018cb6:	00db      	lsls	r3, r3, #3
 8018cb8:	440b      	add	r3, r1
 8018cba:	3312      	adds	r3, #18
 8018cbc:	781b      	ldrb	r3, [r3, #0]
 8018cbe:	e00b      	b.n	8018cd8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018cc0:	78fb      	ldrb	r3, [r7, #3]
 8018cc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018cc6:	68f9      	ldr	r1, [r7, #12]
 8018cc8:	4613      	mov	r3, r2
 8018cca:	009b      	lsls	r3, r3, #2
 8018ccc:	4413      	add	r3, r2
 8018cce:	00db      	lsls	r3, r3, #3
 8018cd0:	440b      	add	r3, r1
 8018cd2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8018cd6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018cd8:	4618      	mov	r0, r3
 8018cda:	3714      	adds	r7, #20
 8018cdc:	46bd      	mov	sp, r7
 8018cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ce2:	4770      	bx	lr

08018ce4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018ce4:	b580      	push	{r7, lr}
 8018ce6:	b084      	sub	sp, #16
 8018ce8:	af00      	add	r7, sp, #0
 8018cea:	6078      	str	r0, [r7, #4]
 8018cec:	460b      	mov	r3, r1
 8018cee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018cf0:	2300      	movs	r3, #0
 8018cf2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018cf4:	2300      	movs	r3, #0
 8018cf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018cf8:	687b      	ldr	r3, [r7, #4]
 8018cfa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018cfe:	78fa      	ldrb	r2, [r7, #3]
 8018d00:	4611      	mov	r1, r2
 8018d02:	4618      	mov	r0, r3
 8018d04:	f7f4 f9b4 	bl	800d070 <HAL_PCD_SetAddress>
 8018d08:	4603      	mov	r3, r0
 8018d0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018d0c:	7bfb      	ldrb	r3, [r7, #15]
 8018d0e:	4618      	mov	r0, r3
 8018d10:	f000 f8b0 	bl	8018e74 <USBD_Get_USB_Status>
 8018d14:	4603      	mov	r3, r0
 8018d16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018d18:	7bbb      	ldrb	r3, [r7, #14]
}
 8018d1a:	4618      	mov	r0, r3
 8018d1c:	3710      	adds	r7, #16
 8018d1e:	46bd      	mov	sp, r7
 8018d20:	bd80      	pop	{r7, pc}

08018d22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018d22:	b580      	push	{r7, lr}
 8018d24:	b086      	sub	sp, #24
 8018d26:	af00      	add	r7, sp, #0
 8018d28:	60f8      	str	r0, [r7, #12]
 8018d2a:	607a      	str	r2, [r7, #4]
 8018d2c:	603b      	str	r3, [r7, #0]
 8018d2e:	460b      	mov	r3, r1
 8018d30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018d32:	2300      	movs	r3, #0
 8018d34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018d36:	2300      	movs	r3, #0
 8018d38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018d3a:	68fb      	ldr	r3, [r7, #12]
 8018d3c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018d40:	7af9      	ldrb	r1, [r7, #11]
 8018d42:	683b      	ldr	r3, [r7, #0]
 8018d44:	687a      	ldr	r2, [r7, #4]
 8018d46:	f7f4 faa7 	bl	800d298 <HAL_PCD_EP_Transmit>
 8018d4a:	4603      	mov	r3, r0
 8018d4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018d4e:	7dfb      	ldrb	r3, [r7, #23]
 8018d50:	4618      	mov	r0, r3
 8018d52:	f000 f88f 	bl	8018e74 <USBD_Get_USB_Status>
 8018d56:	4603      	mov	r3, r0
 8018d58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018d5a:	7dbb      	ldrb	r3, [r7, #22]
}
 8018d5c:	4618      	mov	r0, r3
 8018d5e:	3718      	adds	r7, #24
 8018d60:	46bd      	mov	sp, r7
 8018d62:	bd80      	pop	{r7, pc}

08018d64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018d64:	b580      	push	{r7, lr}
 8018d66:	b086      	sub	sp, #24
 8018d68:	af00      	add	r7, sp, #0
 8018d6a:	60f8      	str	r0, [r7, #12]
 8018d6c:	607a      	str	r2, [r7, #4]
 8018d6e:	603b      	str	r3, [r7, #0]
 8018d70:	460b      	mov	r3, r1
 8018d72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018d74:	2300      	movs	r3, #0
 8018d76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018d78:	2300      	movs	r3, #0
 8018d7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018d7c:	68fb      	ldr	r3, [r7, #12]
 8018d7e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018d82:	7af9      	ldrb	r1, [r7, #11]
 8018d84:	683b      	ldr	r3, [r7, #0]
 8018d86:	687a      	ldr	r2, [r7, #4]
 8018d88:	f7f4 fa3d 	bl	800d206 <HAL_PCD_EP_Receive>
 8018d8c:	4603      	mov	r3, r0
 8018d8e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018d90:	7dfb      	ldrb	r3, [r7, #23]
 8018d92:	4618      	mov	r0, r3
 8018d94:	f000 f86e 	bl	8018e74 <USBD_Get_USB_Status>
 8018d98:	4603      	mov	r3, r0
 8018d9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018d9c:	7dbb      	ldrb	r3, [r7, #22]
}
 8018d9e:	4618      	mov	r0, r3
 8018da0:	3718      	adds	r7, #24
 8018da2:	46bd      	mov	sp, r7
 8018da4:	bd80      	pop	{r7, pc}

08018da6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018da6:	b580      	push	{r7, lr}
 8018da8:	b082      	sub	sp, #8
 8018daa:	af00      	add	r7, sp, #0
 8018dac:	6078      	str	r0, [r7, #4]
 8018dae:	460b      	mov	r3, r1
 8018db0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018db2:	687b      	ldr	r3, [r7, #4]
 8018db4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018db8:	78fa      	ldrb	r2, [r7, #3]
 8018dba:	4611      	mov	r1, r2
 8018dbc:	4618      	mov	r0, r3
 8018dbe:	f7f4 fa53 	bl	800d268 <HAL_PCD_EP_GetRxCount>
 8018dc2:	4603      	mov	r3, r0
}
 8018dc4:	4618      	mov	r0, r3
 8018dc6:	3708      	adds	r7, #8
 8018dc8:	46bd      	mov	sp, r7
 8018dca:	bd80      	pop	{r7, pc}

08018dcc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018dcc:	b580      	push	{r7, lr}
 8018dce:	b082      	sub	sp, #8
 8018dd0:	af00      	add	r7, sp, #0
 8018dd2:	6078      	str	r0, [r7, #4]
 8018dd4:	460b      	mov	r3, r1
 8018dd6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8018dd8:	78fb      	ldrb	r3, [r7, #3]
 8018dda:	2b00      	cmp	r3, #0
 8018ddc:	d002      	beq.n	8018de4 <HAL_PCDEx_LPM_Callback+0x18>
 8018dde:	2b01      	cmp	r3, #1
 8018de0:	d013      	beq.n	8018e0a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8018de2:	e023      	b.n	8018e2c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8018de4:	687b      	ldr	r3, [r7, #4]
 8018de6:	7a5b      	ldrb	r3, [r3, #9]
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d007      	beq.n	8018dfc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8018dec:	f000 f83c 	bl	8018e68 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018df0:	4b10      	ldr	r3, [pc, #64]	@ (8018e34 <HAL_PCDEx_LPM_Callback+0x68>)
 8018df2:	691b      	ldr	r3, [r3, #16]
 8018df4:	4a0f      	ldr	r2, [pc, #60]	@ (8018e34 <HAL_PCDEx_LPM_Callback+0x68>)
 8018df6:	f023 0306 	bic.w	r3, r3, #6
 8018dfa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018e02:	4618      	mov	r0, r3
 8018e04:	f7fb fb38 	bl	8014478 <USBD_LL_Resume>
    break;
 8018e08:	e010      	b.n	8018e2c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8018e0a:	687b      	ldr	r3, [r7, #4]
 8018e0c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018e10:	4618      	mov	r0, r3
 8018e12:	f7fb fb1b 	bl	801444c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	7a5b      	ldrb	r3, [r3, #9]
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d005      	beq.n	8018e2a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018e1e:	4b05      	ldr	r3, [pc, #20]	@ (8018e34 <HAL_PCDEx_LPM_Callback+0x68>)
 8018e20:	691b      	ldr	r3, [r3, #16]
 8018e22:	4a04      	ldr	r2, [pc, #16]	@ (8018e34 <HAL_PCDEx_LPM_Callback+0x68>)
 8018e24:	f043 0306 	orr.w	r3, r3, #6
 8018e28:	6113      	str	r3, [r2, #16]
    break;
 8018e2a:	bf00      	nop
}
 8018e2c:	bf00      	nop
 8018e2e:	3708      	adds	r7, #8
 8018e30:	46bd      	mov	sp, r7
 8018e32:	bd80      	pop	{r7, pc}
 8018e34:	e000ed00 	.word	0xe000ed00

08018e38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018e38:	b480      	push	{r7}
 8018e3a:	b083      	sub	sp, #12
 8018e3c:	af00      	add	r7, sp, #0
 8018e3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018e40:	4b03      	ldr	r3, [pc, #12]	@ (8018e50 <USBD_static_malloc+0x18>)
}
 8018e42:	4618      	mov	r0, r3
 8018e44:	370c      	adds	r7, #12
 8018e46:	46bd      	mov	sp, r7
 8018e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e4c:	4770      	bx	lr
 8018e4e:	bf00      	nop
 8018e50:	20003b8c 	.word	0x20003b8c

08018e54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018e54:	b480      	push	{r7}
 8018e56:	b083      	sub	sp, #12
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	6078      	str	r0, [r7, #4]

}
 8018e5c:	bf00      	nop
 8018e5e:	370c      	adds	r7, #12
 8018e60:	46bd      	mov	sp, r7
 8018e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e66:	4770      	bx	lr

08018e68 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018e68:	b580      	push	{r7, lr}
 8018e6a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018e6c:	f7ec f91e 	bl	80050ac <SystemClock_Config>
}
 8018e70:	bf00      	nop
 8018e72:	bd80      	pop	{r7, pc}

08018e74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018e74:	b480      	push	{r7}
 8018e76:	b085      	sub	sp, #20
 8018e78:	af00      	add	r7, sp, #0
 8018e7a:	4603      	mov	r3, r0
 8018e7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018e7e:	2300      	movs	r3, #0
 8018e80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018e82:	79fb      	ldrb	r3, [r7, #7]
 8018e84:	2b03      	cmp	r3, #3
 8018e86:	d817      	bhi.n	8018eb8 <USBD_Get_USB_Status+0x44>
 8018e88:	a201      	add	r2, pc, #4	@ (adr r2, 8018e90 <USBD_Get_USB_Status+0x1c>)
 8018e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018e8e:	bf00      	nop
 8018e90:	08018ea1 	.word	0x08018ea1
 8018e94:	08018ea7 	.word	0x08018ea7
 8018e98:	08018ead 	.word	0x08018ead
 8018e9c:	08018eb3 	.word	0x08018eb3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018ea0:	2300      	movs	r3, #0
 8018ea2:	73fb      	strb	r3, [r7, #15]
    break;
 8018ea4:	e00b      	b.n	8018ebe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018ea6:	2303      	movs	r3, #3
 8018ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8018eaa:	e008      	b.n	8018ebe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018eac:	2301      	movs	r3, #1
 8018eae:	73fb      	strb	r3, [r7, #15]
    break;
 8018eb0:	e005      	b.n	8018ebe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018eb2:	2303      	movs	r3, #3
 8018eb4:	73fb      	strb	r3, [r7, #15]
    break;
 8018eb6:	e002      	b.n	8018ebe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018eb8:	2303      	movs	r3, #3
 8018eba:	73fb      	strb	r3, [r7, #15]
    break;
 8018ebc:	bf00      	nop
  }
  return usb_status;
 8018ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ec0:	4618      	mov	r0, r3
 8018ec2:	3714      	adds	r7, #20
 8018ec4:	46bd      	mov	sp, r7
 8018ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018eca:	4770      	bx	lr

08018ecc <srand>:
 8018ecc:	b538      	push	{r3, r4, r5, lr}
 8018ece:	4b10      	ldr	r3, [pc, #64]	@ (8018f10 <srand+0x44>)
 8018ed0:	681d      	ldr	r5, [r3, #0]
 8018ed2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018ed4:	4604      	mov	r4, r0
 8018ed6:	b9b3      	cbnz	r3, 8018f06 <srand+0x3a>
 8018ed8:	2018      	movs	r0, #24
 8018eda:	f001 fd7f 	bl	801a9dc <malloc>
 8018ede:	4602      	mov	r2, r0
 8018ee0:	6328      	str	r0, [r5, #48]	@ 0x30
 8018ee2:	b920      	cbnz	r0, 8018eee <srand+0x22>
 8018ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8018f14 <srand+0x48>)
 8018ee6:	480c      	ldr	r0, [pc, #48]	@ (8018f18 <srand+0x4c>)
 8018ee8:	2146      	movs	r1, #70	@ 0x46
 8018eea:	f000 feb7 	bl	8019c5c <__assert_func>
 8018eee:	490b      	ldr	r1, [pc, #44]	@ (8018f1c <srand+0x50>)
 8018ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8018f20 <srand+0x54>)
 8018ef2:	e9c0 1300 	strd	r1, r3, [r0]
 8018ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8018f24 <srand+0x58>)
 8018ef8:	6083      	str	r3, [r0, #8]
 8018efa:	230b      	movs	r3, #11
 8018efc:	8183      	strh	r3, [r0, #12]
 8018efe:	2100      	movs	r1, #0
 8018f00:	2001      	movs	r0, #1
 8018f02:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018f06:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018f08:	2200      	movs	r2, #0
 8018f0a:	611c      	str	r4, [r3, #16]
 8018f0c:	615a      	str	r2, [r3, #20]
 8018f0e:	bd38      	pop	{r3, r4, r5, pc}
 8018f10:	200001ac 	.word	0x200001ac
 8018f14:	0801e248 	.word	0x0801e248
 8018f18:	0801e25f 	.word	0x0801e25f
 8018f1c:	abcd330e 	.word	0xabcd330e
 8018f20:	e66d1234 	.word	0xe66d1234
 8018f24:	0005deec 	.word	0x0005deec

08018f28 <rand>:
 8018f28:	4b16      	ldr	r3, [pc, #88]	@ (8018f84 <rand+0x5c>)
 8018f2a:	b510      	push	{r4, lr}
 8018f2c:	681c      	ldr	r4, [r3, #0]
 8018f2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018f30:	b9b3      	cbnz	r3, 8018f60 <rand+0x38>
 8018f32:	2018      	movs	r0, #24
 8018f34:	f001 fd52 	bl	801a9dc <malloc>
 8018f38:	4602      	mov	r2, r0
 8018f3a:	6320      	str	r0, [r4, #48]	@ 0x30
 8018f3c:	b920      	cbnz	r0, 8018f48 <rand+0x20>
 8018f3e:	4b12      	ldr	r3, [pc, #72]	@ (8018f88 <rand+0x60>)
 8018f40:	4812      	ldr	r0, [pc, #72]	@ (8018f8c <rand+0x64>)
 8018f42:	2152      	movs	r1, #82	@ 0x52
 8018f44:	f000 fe8a 	bl	8019c5c <__assert_func>
 8018f48:	4911      	ldr	r1, [pc, #68]	@ (8018f90 <rand+0x68>)
 8018f4a:	4b12      	ldr	r3, [pc, #72]	@ (8018f94 <rand+0x6c>)
 8018f4c:	e9c0 1300 	strd	r1, r3, [r0]
 8018f50:	4b11      	ldr	r3, [pc, #68]	@ (8018f98 <rand+0x70>)
 8018f52:	6083      	str	r3, [r0, #8]
 8018f54:	230b      	movs	r3, #11
 8018f56:	8183      	strh	r3, [r0, #12]
 8018f58:	2100      	movs	r1, #0
 8018f5a:	2001      	movs	r0, #1
 8018f5c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018f60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018f62:	480e      	ldr	r0, [pc, #56]	@ (8018f9c <rand+0x74>)
 8018f64:	690b      	ldr	r3, [r1, #16]
 8018f66:	694c      	ldr	r4, [r1, #20]
 8018f68:	4a0d      	ldr	r2, [pc, #52]	@ (8018fa0 <rand+0x78>)
 8018f6a:	4358      	muls	r0, r3
 8018f6c:	fb02 0004 	mla	r0, r2, r4, r0
 8018f70:	fba3 3202 	umull	r3, r2, r3, r2
 8018f74:	3301      	adds	r3, #1
 8018f76:	eb40 0002 	adc.w	r0, r0, r2
 8018f7a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8018f7e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8018f82:	bd10      	pop	{r4, pc}
 8018f84:	200001ac 	.word	0x200001ac
 8018f88:	0801e248 	.word	0x0801e248
 8018f8c:	0801e25f 	.word	0x0801e25f
 8018f90:	abcd330e 	.word	0xabcd330e
 8018f94:	e66d1234 	.word	0xe66d1234
 8018f98:	0005deec 	.word	0x0005deec
 8018f9c:	5851f42d 	.word	0x5851f42d
 8018fa0:	4c957f2d 	.word	0x4c957f2d

08018fa4 <__cvt>:
 8018fa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018fa8:	ec57 6b10 	vmov	r6, r7, d0
 8018fac:	2f00      	cmp	r7, #0
 8018fae:	460c      	mov	r4, r1
 8018fb0:	4619      	mov	r1, r3
 8018fb2:	463b      	mov	r3, r7
 8018fb4:	bfbb      	ittet	lt
 8018fb6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8018fba:	461f      	movlt	r7, r3
 8018fbc:	2300      	movge	r3, #0
 8018fbe:	232d      	movlt	r3, #45	@ 0x2d
 8018fc0:	700b      	strb	r3, [r1, #0]
 8018fc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018fc4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8018fc8:	4691      	mov	r9, r2
 8018fca:	f023 0820 	bic.w	r8, r3, #32
 8018fce:	bfbc      	itt	lt
 8018fd0:	4632      	movlt	r2, r6
 8018fd2:	4616      	movlt	r6, r2
 8018fd4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018fd8:	d005      	beq.n	8018fe6 <__cvt+0x42>
 8018fda:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8018fde:	d100      	bne.n	8018fe2 <__cvt+0x3e>
 8018fe0:	3401      	adds	r4, #1
 8018fe2:	2102      	movs	r1, #2
 8018fe4:	e000      	b.n	8018fe8 <__cvt+0x44>
 8018fe6:	2103      	movs	r1, #3
 8018fe8:	ab03      	add	r3, sp, #12
 8018fea:	9301      	str	r3, [sp, #4]
 8018fec:	ab02      	add	r3, sp, #8
 8018fee:	9300      	str	r3, [sp, #0]
 8018ff0:	ec47 6b10 	vmov	d0, r6, r7
 8018ff4:	4653      	mov	r3, sl
 8018ff6:	4622      	mov	r2, r4
 8018ff8:	f000 fed6 	bl	8019da8 <_dtoa_r>
 8018ffc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8019000:	4605      	mov	r5, r0
 8019002:	d119      	bne.n	8019038 <__cvt+0x94>
 8019004:	f019 0f01 	tst.w	r9, #1
 8019008:	d00e      	beq.n	8019028 <__cvt+0x84>
 801900a:	eb00 0904 	add.w	r9, r0, r4
 801900e:	2200      	movs	r2, #0
 8019010:	2300      	movs	r3, #0
 8019012:	4630      	mov	r0, r6
 8019014:	4639      	mov	r1, r7
 8019016:	f7e7 fd7f 	bl	8000b18 <__aeabi_dcmpeq>
 801901a:	b108      	cbz	r0, 8019020 <__cvt+0x7c>
 801901c:	f8cd 900c 	str.w	r9, [sp, #12]
 8019020:	2230      	movs	r2, #48	@ 0x30
 8019022:	9b03      	ldr	r3, [sp, #12]
 8019024:	454b      	cmp	r3, r9
 8019026:	d31e      	bcc.n	8019066 <__cvt+0xc2>
 8019028:	9b03      	ldr	r3, [sp, #12]
 801902a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801902c:	1b5b      	subs	r3, r3, r5
 801902e:	4628      	mov	r0, r5
 8019030:	6013      	str	r3, [r2, #0]
 8019032:	b004      	add	sp, #16
 8019034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019038:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801903c:	eb00 0904 	add.w	r9, r0, r4
 8019040:	d1e5      	bne.n	801900e <__cvt+0x6a>
 8019042:	7803      	ldrb	r3, [r0, #0]
 8019044:	2b30      	cmp	r3, #48	@ 0x30
 8019046:	d10a      	bne.n	801905e <__cvt+0xba>
 8019048:	2200      	movs	r2, #0
 801904a:	2300      	movs	r3, #0
 801904c:	4630      	mov	r0, r6
 801904e:	4639      	mov	r1, r7
 8019050:	f7e7 fd62 	bl	8000b18 <__aeabi_dcmpeq>
 8019054:	b918      	cbnz	r0, 801905e <__cvt+0xba>
 8019056:	f1c4 0401 	rsb	r4, r4, #1
 801905a:	f8ca 4000 	str.w	r4, [sl]
 801905e:	f8da 3000 	ldr.w	r3, [sl]
 8019062:	4499      	add	r9, r3
 8019064:	e7d3      	b.n	801900e <__cvt+0x6a>
 8019066:	1c59      	adds	r1, r3, #1
 8019068:	9103      	str	r1, [sp, #12]
 801906a:	701a      	strb	r2, [r3, #0]
 801906c:	e7d9      	b.n	8019022 <__cvt+0x7e>

0801906e <__exponent>:
 801906e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019070:	2900      	cmp	r1, #0
 8019072:	bfba      	itte	lt
 8019074:	4249      	neglt	r1, r1
 8019076:	232d      	movlt	r3, #45	@ 0x2d
 8019078:	232b      	movge	r3, #43	@ 0x2b
 801907a:	2909      	cmp	r1, #9
 801907c:	7002      	strb	r2, [r0, #0]
 801907e:	7043      	strb	r3, [r0, #1]
 8019080:	dd29      	ble.n	80190d6 <__exponent+0x68>
 8019082:	f10d 0307 	add.w	r3, sp, #7
 8019086:	461d      	mov	r5, r3
 8019088:	270a      	movs	r7, #10
 801908a:	461a      	mov	r2, r3
 801908c:	fbb1 f6f7 	udiv	r6, r1, r7
 8019090:	fb07 1416 	mls	r4, r7, r6, r1
 8019094:	3430      	adds	r4, #48	@ 0x30
 8019096:	f802 4c01 	strb.w	r4, [r2, #-1]
 801909a:	460c      	mov	r4, r1
 801909c:	2c63      	cmp	r4, #99	@ 0x63
 801909e:	f103 33ff 	add.w	r3, r3, #4294967295
 80190a2:	4631      	mov	r1, r6
 80190a4:	dcf1      	bgt.n	801908a <__exponent+0x1c>
 80190a6:	3130      	adds	r1, #48	@ 0x30
 80190a8:	1e94      	subs	r4, r2, #2
 80190aa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80190ae:	1c41      	adds	r1, r0, #1
 80190b0:	4623      	mov	r3, r4
 80190b2:	42ab      	cmp	r3, r5
 80190b4:	d30a      	bcc.n	80190cc <__exponent+0x5e>
 80190b6:	f10d 0309 	add.w	r3, sp, #9
 80190ba:	1a9b      	subs	r3, r3, r2
 80190bc:	42ac      	cmp	r4, r5
 80190be:	bf88      	it	hi
 80190c0:	2300      	movhi	r3, #0
 80190c2:	3302      	adds	r3, #2
 80190c4:	4403      	add	r3, r0
 80190c6:	1a18      	subs	r0, r3, r0
 80190c8:	b003      	add	sp, #12
 80190ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80190cc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80190d0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80190d4:	e7ed      	b.n	80190b2 <__exponent+0x44>
 80190d6:	2330      	movs	r3, #48	@ 0x30
 80190d8:	3130      	adds	r1, #48	@ 0x30
 80190da:	7083      	strb	r3, [r0, #2]
 80190dc:	70c1      	strb	r1, [r0, #3]
 80190de:	1d03      	adds	r3, r0, #4
 80190e0:	e7f1      	b.n	80190c6 <__exponent+0x58>
	...

080190e4 <_printf_float>:
 80190e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190e8:	b08d      	sub	sp, #52	@ 0x34
 80190ea:	460c      	mov	r4, r1
 80190ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80190f0:	4616      	mov	r6, r2
 80190f2:	461f      	mov	r7, r3
 80190f4:	4605      	mov	r5, r0
 80190f6:	f000 fd2b 	bl	8019b50 <_localeconv_r>
 80190fa:	6803      	ldr	r3, [r0, #0]
 80190fc:	9304      	str	r3, [sp, #16]
 80190fe:	4618      	mov	r0, r3
 8019100:	f7e7 f8de 	bl	80002c0 <strlen>
 8019104:	2300      	movs	r3, #0
 8019106:	930a      	str	r3, [sp, #40]	@ 0x28
 8019108:	f8d8 3000 	ldr.w	r3, [r8]
 801910c:	9005      	str	r0, [sp, #20]
 801910e:	3307      	adds	r3, #7
 8019110:	f023 0307 	bic.w	r3, r3, #7
 8019114:	f103 0208 	add.w	r2, r3, #8
 8019118:	f894 a018 	ldrb.w	sl, [r4, #24]
 801911c:	f8d4 b000 	ldr.w	fp, [r4]
 8019120:	f8c8 2000 	str.w	r2, [r8]
 8019124:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019128:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801912c:	9307      	str	r3, [sp, #28]
 801912e:	f8cd 8018 	str.w	r8, [sp, #24]
 8019132:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8019136:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801913a:	4b9c      	ldr	r3, [pc, #624]	@ (80193ac <_printf_float+0x2c8>)
 801913c:	f04f 32ff 	mov.w	r2, #4294967295
 8019140:	f7e7 fd1c 	bl	8000b7c <__aeabi_dcmpun>
 8019144:	bb70      	cbnz	r0, 80191a4 <_printf_float+0xc0>
 8019146:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801914a:	4b98      	ldr	r3, [pc, #608]	@ (80193ac <_printf_float+0x2c8>)
 801914c:	f04f 32ff 	mov.w	r2, #4294967295
 8019150:	f7e7 fcf6 	bl	8000b40 <__aeabi_dcmple>
 8019154:	bb30      	cbnz	r0, 80191a4 <_printf_float+0xc0>
 8019156:	2200      	movs	r2, #0
 8019158:	2300      	movs	r3, #0
 801915a:	4640      	mov	r0, r8
 801915c:	4649      	mov	r1, r9
 801915e:	f7e7 fce5 	bl	8000b2c <__aeabi_dcmplt>
 8019162:	b110      	cbz	r0, 801916a <_printf_float+0x86>
 8019164:	232d      	movs	r3, #45	@ 0x2d
 8019166:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801916a:	4a91      	ldr	r2, [pc, #580]	@ (80193b0 <_printf_float+0x2cc>)
 801916c:	4b91      	ldr	r3, [pc, #580]	@ (80193b4 <_printf_float+0x2d0>)
 801916e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019172:	bf8c      	ite	hi
 8019174:	4690      	movhi	r8, r2
 8019176:	4698      	movls	r8, r3
 8019178:	2303      	movs	r3, #3
 801917a:	6123      	str	r3, [r4, #16]
 801917c:	f02b 0304 	bic.w	r3, fp, #4
 8019180:	6023      	str	r3, [r4, #0]
 8019182:	f04f 0900 	mov.w	r9, #0
 8019186:	9700      	str	r7, [sp, #0]
 8019188:	4633      	mov	r3, r6
 801918a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801918c:	4621      	mov	r1, r4
 801918e:	4628      	mov	r0, r5
 8019190:	f000 f9d2 	bl	8019538 <_printf_common>
 8019194:	3001      	adds	r0, #1
 8019196:	f040 808d 	bne.w	80192b4 <_printf_float+0x1d0>
 801919a:	f04f 30ff 	mov.w	r0, #4294967295
 801919e:	b00d      	add	sp, #52	@ 0x34
 80191a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191a4:	4642      	mov	r2, r8
 80191a6:	464b      	mov	r3, r9
 80191a8:	4640      	mov	r0, r8
 80191aa:	4649      	mov	r1, r9
 80191ac:	f7e7 fce6 	bl	8000b7c <__aeabi_dcmpun>
 80191b0:	b140      	cbz	r0, 80191c4 <_printf_float+0xe0>
 80191b2:	464b      	mov	r3, r9
 80191b4:	2b00      	cmp	r3, #0
 80191b6:	bfbc      	itt	lt
 80191b8:	232d      	movlt	r3, #45	@ 0x2d
 80191ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80191be:	4a7e      	ldr	r2, [pc, #504]	@ (80193b8 <_printf_float+0x2d4>)
 80191c0:	4b7e      	ldr	r3, [pc, #504]	@ (80193bc <_printf_float+0x2d8>)
 80191c2:	e7d4      	b.n	801916e <_printf_float+0x8a>
 80191c4:	6863      	ldr	r3, [r4, #4]
 80191c6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80191ca:	9206      	str	r2, [sp, #24]
 80191cc:	1c5a      	adds	r2, r3, #1
 80191ce:	d13b      	bne.n	8019248 <_printf_float+0x164>
 80191d0:	2306      	movs	r3, #6
 80191d2:	6063      	str	r3, [r4, #4]
 80191d4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80191d8:	2300      	movs	r3, #0
 80191da:	6022      	str	r2, [r4, #0]
 80191dc:	9303      	str	r3, [sp, #12]
 80191de:	ab0a      	add	r3, sp, #40	@ 0x28
 80191e0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80191e4:	ab09      	add	r3, sp, #36	@ 0x24
 80191e6:	9300      	str	r3, [sp, #0]
 80191e8:	6861      	ldr	r1, [r4, #4]
 80191ea:	ec49 8b10 	vmov	d0, r8, r9
 80191ee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80191f2:	4628      	mov	r0, r5
 80191f4:	f7ff fed6 	bl	8018fa4 <__cvt>
 80191f8:	9b06      	ldr	r3, [sp, #24]
 80191fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80191fc:	2b47      	cmp	r3, #71	@ 0x47
 80191fe:	4680      	mov	r8, r0
 8019200:	d129      	bne.n	8019256 <_printf_float+0x172>
 8019202:	1cc8      	adds	r0, r1, #3
 8019204:	db02      	blt.n	801920c <_printf_float+0x128>
 8019206:	6863      	ldr	r3, [r4, #4]
 8019208:	4299      	cmp	r1, r3
 801920a:	dd41      	ble.n	8019290 <_printf_float+0x1ac>
 801920c:	f1aa 0a02 	sub.w	sl, sl, #2
 8019210:	fa5f fa8a 	uxtb.w	sl, sl
 8019214:	3901      	subs	r1, #1
 8019216:	4652      	mov	r2, sl
 8019218:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801921c:	9109      	str	r1, [sp, #36]	@ 0x24
 801921e:	f7ff ff26 	bl	801906e <__exponent>
 8019222:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019224:	1813      	adds	r3, r2, r0
 8019226:	2a01      	cmp	r2, #1
 8019228:	4681      	mov	r9, r0
 801922a:	6123      	str	r3, [r4, #16]
 801922c:	dc02      	bgt.n	8019234 <_printf_float+0x150>
 801922e:	6822      	ldr	r2, [r4, #0]
 8019230:	07d2      	lsls	r2, r2, #31
 8019232:	d501      	bpl.n	8019238 <_printf_float+0x154>
 8019234:	3301      	adds	r3, #1
 8019236:	6123      	str	r3, [r4, #16]
 8019238:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801923c:	2b00      	cmp	r3, #0
 801923e:	d0a2      	beq.n	8019186 <_printf_float+0xa2>
 8019240:	232d      	movs	r3, #45	@ 0x2d
 8019242:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019246:	e79e      	b.n	8019186 <_printf_float+0xa2>
 8019248:	9a06      	ldr	r2, [sp, #24]
 801924a:	2a47      	cmp	r2, #71	@ 0x47
 801924c:	d1c2      	bne.n	80191d4 <_printf_float+0xf0>
 801924e:	2b00      	cmp	r3, #0
 8019250:	d1c0      	bne.n	80191d4 <_printf_float+0xf0>
 8019252:	2301      	movs	r3, #1
 8019254:	e7bd      	b.n	80191d2 <_printf_float+0xee>
 8019256:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801925a:	d9db      	bls.n	8019214 <_printf_float+0x130>
 801925c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8019260:	d118      	bne.n	8019294 <_printf_float+0x1b0>
 8019262:	2900      	cmp	r1, #0
 8019264:	6863      	ldr	r3, [r4, #4]
 8019266:	dd0b      	ble.n	8019280 <_printf_float+0x19c>
 8019268:	6121      	str	r1, [r4, #16]
 801926a:	b913      	cbnz	r3, 8019272 <_printf_float+0x18e>
 801926c:	6822      	ldr	r2, [r4, #0]
 801926e:	07d0      	lsls	r0, r2, #31
 8019270:	d502      	bpl.n	8019278 <_printf_float+0x194>
 8019272:	3301      	adds	r3, #1
 8019274:	440b      	add	r3, r1
 8019276:	6123      	str	r3, [r4, #16]
 8019278:	65a1      	str	r1, [r4, #88]	@ 0x58
 801927a:	f04f 0900 	mov.w	r9, #0
 801927e:	e7db      	b.n	8019238 <_printf_float+0x154>
 8019280:	b913      	cbnz	r3, 8019288 <_printf_float+0x1a4>
 8019282:	6822      	ldr	r2, [r4, #0]
 8019284:	07d2      	lsls	r2, r2, #31
 8019286:	d501      	bpl.n	801928c <_printf_float+0x1a8>
 8019288:	3302      	adds	r3, #2
 801928a:	e7f4      	b.n	8019276 <_printf_float+0x192>
 801928c:	2301      	movs	r3, #1
 801928e:	e7f2      	b.n	8019276 <_printf_float+0x192>
 8019290:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8019294:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019296:	4299      	cmp	r1, r3
 8019298:	db05      	blt.n	80192a6 <_printf_float+0x1c2>
 801929a:	6823      	ldr	r3, [r4, #0]
 801929c:	6121      	str	r1, [r4, #16]
 801929e:	07d8      	lsls	r0, r3, #31
 80192a0:	d5ea      	bpl.n	8019278 <_printf_float+0x194>
 80192a2:	1c4b      	adds	r3, r1, #1
 80192a4:	e7e7      	b.n	8019276 <_printf_float+0x192>
 80192a6:	2900      	cmp	r1, #0
 80192a8:	bfd4      	ite	le
 80192aa:	f1c1 0202 	rsble	r2, r1, #2
 80192ae:	2201      	movgt	r2, #1
 80192b0:	4413      	add	r3, r2
 80192b2:	e7e0      	b.n	8019276 <_printf_float+0x192>
 80192b4:	6823      	ldr	r3, [r4, #0]
 80192b6:	055a      	lsls	r2, r3, #21
 80192b8:	d407      	bmi.n	80192ca <_printf_float+0x1e6>
 80192ba:	6923      	ldr	r3, [r4, #16]
 80192bc:	4642      	mov	r2, r8
 80192be:	4631      	mov	r1, r6
 80192c0:	4628      	mov	r0, r5
 80192c2:	47b8      	blx	r7
 80192c4:	3001      	adds	r0, #1
 80192c6:	d12b      	bne.n	8019320 <_printf_float+0x23c>
 80192c8:	e767      	b.n	801919a <_printf_float+0xb6>
 80192ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80192ce:	f240 80dd 	bls.w	801948c <_printf_float+0x3a8>
 80192d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80192d6:	2200      	movs	r2, #0
 80192d8:	2300      	movs	r3, #0
 80192da:	f7e7 fc1d 	bl	8000b18 <__aeabi_dcmpeq>
 80192de:	2800      	cmp	r0, #0
 80192e0:	d033      	beq.n	801934a <_printf_float+0x266>
 80192e2:	4a37      	ldr	r2, [pc, #220]	@ (80193c0 <_printf_float+0x2dc>)
 80192e4:	2301      	movs	r3, #1
 80192e6:	4631      	mov	r1, r6
 80192e8:	4628      	mov	r0, r5
 80192ea:	47b8      	blx	r7
 80192ec:	3001      	adds	r0, #1
 80192ee:	f43f af54 	beq.w	801919a <_printf_float+0xb6>
 80192f2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80192f6:	4543      	cmp	r3, r8
 80192f8:	db02      	blt.n	8019300 <_printf_float+0x21c>
 80192fa:	6823      	ldr	r3, [r4, #0]
 80192fc:	07d8      	lsls	r0, r3, #31
 80192fe:	d50f      	bpl.n	8019320 <_printf_float+0x23c>
 8019300:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019304:	4631      	mov	r1, r6
 8019306:	4628      	mov	r0, r5
 8019308:	47b8      	blx	r7
 801930a:	3001      	adds	r0, #1
 801930c:	f43f af45 	beq.w	801919a <_printf_float+0xb6>
 8019310:	f04f 0900 	mov.w	r9, #0
 8019314:	f108 38ff 	add.w	r8, r8, #4294967295
 8019318:	f104 0a1a 	add.w	sl, r4, #26
 801931c:	45c8      	cmp	r8, r9
 801931e:	dc09      	bgt.n	8019334 <_printf_float+0x250>
 8019320:	6823      	ldr	r3, [r4, #0]
 8019322:	079b      	lsls	r3, r3, #30
 8019324:	f100 8103 	bmi.w	801952e <_printf_float+0x44a>
 8019328:	68e0      	ldr	r0, [r4, #12]
 801932a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801932c:	4298      	cmp	r0, r3
 801932e:	bfb8      	it	lt
 8019330:	4618      	movlt	r0, r3
 8019332:	e734      	b.n	801919e <_printf_float+0xba>
 8019334:	2301      	movs	r3, #1
 8019336:	4652      	mov	r2, sl
 8019338:	4631      	mov	r1, r6
 801933a:	4628      	mov	r0, r5
 801933c:	47b8      	blx	r7
 801933e:	3001      	adds	r0, #1
 8019340:	f43f af2b 	beq.w	801919a <_printf_float+0xb6>
 8019344:	f109 0901 	add.w	r9, r9, #1
 8019348:	e7e8      	b.n	801931c <_printf_float+0x238>
 801934a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801934c:	2b00      	cmp	r3, #0
 801934e:	dc39      	bgt.n	80193c4 <_printf_float+0x2e0>
 8019350:	4a1b      	ldr	r2, [pc, #108]	@ (80193c0 <_printf_float+0x2dc>)
 8019352:	2301      	movs	r3, #1
 8019354:	4631      	mov	r1, r6
 8019356:	4628      	mov	r0, r5
 8019358:	47b8      	blx	r7
 801935a:	3001      	adds	r0, #1
 801935c:	f43f af1d 	beq.w	801919a <_printf_float+0xb6>
 8019360:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019364:	ea59 0303 	orrs.w	r3, r9, r3
 8019368:	d102      	bne.n	8019370 <_printf_float+0x28c>
 801936a:	6823      	ldr	r3, [r4, #0]
 801936c:	07d9      	lsls	r1, r3, #31
 801936e:	d5d7      	bpl.n	8019320 <_printf_float+0x23c>
 8019370:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019374:	4631      	mov	r1, r6
 8019376:	4628      	mov	r0, r5
 8019378:	47b8      	blx	r7
 801937a:	3001      	adds	r0, #1
 801937c:	f43f af0d 	beq.w	801919a <_printf_float+0xb6>
 8019380:	f04f 0a00 	mov.w	sl, #0
 8019384:	f104 0b1a 	add.w	fp, r4, #26
 8019388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801938a:	425b      	negs	r3, r3
 801938c:	4553      	cmp	r3, sl
 801938e:	dc01      	bgt.n	8019394 <_printf_float+0x2b0>
 8019390:	464b      	mov	r3, r9
 8019392:	e793      	b.n	80192bc <_printf_float+0x1d8>
 8019394:	2301      	movs	r3, #1
 8019396:	465a      	mov	r2, fp
 8019398:	4631      	mov	r1, r6
 801939a:	4628      	mov	r0, r5
 801939c:	47b8      	blx	r7
 801939e:	3001      	adds	r0, #1
 80193a0:	f43f aefb 	beq.w	801919a <_printf_float+0xb6>
 80193a4:	f10a 0a01 	add.w	sl, sl, #1
 80193a8:	e7ee      	b.n	8019388 <_printf_float+0x2a4>
 80193aa:	bf00      	nop
 80193ac:	7fefffff 	.word	0x7fefffff
 80193b0:	0801e2bb 	.word	0x0801e2bb
 80193b4:	0801e2b7 	.word	0x0801e2b7
 80193b8:	0801e2c3 	.word	0x0801e2c3
 80193bc:	0801e2bf 	.word	0x0801e2bf
 80193c0:	0801e2c7 	.word	0x0801e2c7
 80193c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80193c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80193ca:	4553      	cmp	r3, sl
 80193cc:	bfa8      	it	ge
 80193ce:	4653      	movge	r3, sl
 80193d0:	2b00      	cmp	r3, #0
 80193d2:	4699      	mov	r9, r3
 80193d4:	dc36      	bgt.n	8019444 <_printf_float+0x360>
 80193d6:	f04f 0b00 	mov.w	fp, #0
 80193da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80193de:	f104 021a 	add.w	r2, r4, #26
 80193e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80193e4:	9306      	str	r3, [sp, #24]
 80193e6:	eba3 0309 	sub.w	r3, r3, r9
 80193ea:	455b      	cmp	r3, fp
 80193ec:	dc31      	bgt.n	8019452 <_printf_float+0x36e>
 80193ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80193f0:	459a      	cmp	sl, r3
 80193f2:	dc3a      	bgt.n	801946a <_printf_float+0x386>
 80193f4:	6823      	ldr	r3, [r4, #0]
 80193f6:	07da      	lsls	r2, r3, #31
 80193f8:	d437      	bmi.n	801946a <_printf_float+0x386>
 80193fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80193fc:	ebaa 0903 	sub.w	r9, sl, r3
 8019400:	9b06      	ldr	r3, [sp, #24]
 8019402:	ebaa 0303 	sub.w	r3, sl, r3
 8019406:	4599      	cmp	r9, r3
 8019408:	bfa8      	it	ge
 801940a:	4699      	movge	r9, r3
 801940c:	f1b9 0f00 	cmp.w	r9, #0
 8019410:	dc33      	bgt.n	801947a <_printf_float+0x396>
 8019412:	f04f 0800 	mov.w	r8, #0
 8019416:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801941a:	f104 0b1a 	add.w	fp, r4, #26
 801941e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019420:	ebaa 0303 	sub.w	r3, sl, r3
 8019424:	eba3 0309 	sub.w	r3, r3, r9
 8019428:	4543      	cmp	r3, r8
 801942a:	f77f af79 	ble.w	8019320 <_printf_float+0x23c>
 801942e:	2301      	movs	r3, #1
 8019430:	465a      	mov	r2, fp
 8019432:	4631      	mov	r1, r6
 8019434:	4628      	mov	r0, r5
 8019436:	47b8      	blx	r7
 8019438:	3001      	adds	r0, #1
 801943a:	f43f aeae 	beq.w	801919a <_printf_float+0xb6>
 801943e:	f108 0801 	add.w	r8, r8, #1
 8019442:	e7ec      	b.n	801941e <_printf_float+0x33a>
 8019444:	4642      	mov	r2, r8
 8019446:	4631      	mov	r1, r6
 8019448:	4628      	mov	r0, r5
 801944a:	47b8      	blx	r7
 801944c:	3001      	adds	r0, #1
 801944e:	d1c2      	bne.n	80193d6 <_printf_float+0x2f2>
 8019450:	e6a3      	b.n	801919a <_printf_float+0xb6>
 8019452:	2301      	movs	r3, #1
 8019454:	4631      	mov	r1, r6
 8019456:	4628      	mov	r0, r5
 8019458:	9206      	str	r2, [sp, #24]
 801945a:	47b8      	blx	r7
 801945c:	3001      	adds	r0, #1
 801945e:	f43f ae9c 	beq.w	801919a <_printf_float+0xb6>
 8019462:	9a06      	ldr	r2, [sp, #24]
 8019464:	f10b 0b01 	add.w	fp, fp, #1
 8019468:	e7bb      	b.n	80193e2 <_printf_float+0x2fe>
 801946a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801946e:	4631      	mov	r1, r6
 8019470:	4628      	mov	r0, r5
 8019472:	47b8      	blx	r7
 8019474:	3001      	adds	r0, #1
 8019476:	d1c0      	bne.n	80193fa <_printf_float+0x316>
 8019478:	e68f      	b.n	801919a <_printf_float+0xb6>
 801947a:	9a06      	ldr	r2, [sp, #24]
 801947c:	464b      	mov	r3, r9
 801947e:	4442      	add	r2, r8
 8019480:	4631      	mov	r1, r6
 8019482:	4628      	mov	r0, r5
 8019484:	47b8      	blx	r7
 8019486:	3001      	adds	r0, #1
 8019488:	d1c3      	bne.n	8019412 <_printf_float+0x32e>
 801948a:	e686      	b.n	801919a <_printf_float+0xb6>
 801948c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019490:	f1ba 0f01 	cmp.w	sl, #1
 8019494:	dc01      	bgt.n	801949a <_printf_float+0x3b6>
 8019496:	07db      	lsls	r3, r3, #31
 8019498:	d536      	bpl.n	8019508 <_printf_float+0x424>
 801949a:	2301      	movs	r3, #1
 801949c:	4642      	mov	r2, r8
 801949e:	4631      	mov	r1, r6
 80194a0:	4628      	mov	r0, r5
 80194a2:	47b8      	blx	r7
 80194a4:	3001      	adds	r0, #1
 80194a6:	f43f ae78 	beq.w	801919a <_printf_float+0xb6>
 80194aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80194ae:	4631      	mov	r1, r6
 80194b0:	4628      	mov	r0, r5
 80194b2:	47b8      	blx	r7
 80194b4:	3001      	adds	r0, #1
 80194b6:	f43f ae70 	beq.w	801919a <_printf_float+0xb6>
 80194ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80194be:	2200      	movs	r2, #0
 80194c0:	2300      	movs	r3, #0
 80194c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80194c6:	f7e7 fb27 	bl	8000b18 <__aeabi_dcmpeq>
 80194ca:	b9c0      	cbnz	r0, 80194fe <_printf_float+0x41a>
 80194cc:	4653      	mov	r3, sl
 80194ce:	f108 0201 	add.w	r2, r8, #1
 80194d2:	4631      	mov	r1, r6
 80194d4:	4628      	mov	r0, r5
 80194d6:	47b8      	blx	r7
 80194d8:	3001      	adds	r0, #1
 80194da:	d10c      	bne.n	80194f6 <_printf_float+0x412>
 80194dc:	e65d      	b.n	801919a <_printf_float+0xb6>
 80194de:	2301      	movs	r3, #1
 80194e0:	465a      	mov	r2, fp
 80194e2:	4631      	mov	r1, r6
 80194e4:	4628      	mov	r0, r5
 80194e6:	47b8      	blx	r7
 80194e8:	3001      	adds	r0, #1
 80194ea:	f43f ae56 	beq.w	801919a <_printf_float+0xb6>
 80194ee:	f108 0801 	add.w	r8, r8, #1
 80194f2:	45d0      	cmp	r8, sl
 80194f4:	dbf3      	blt.n	80194de <_printf_float+0x3fa>
 80194f6:	464b      	mov	r3, r9
 80194f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80194fc:	e6df      	b.n	80192be <_printf_float+0x1da>
 80194fe:	f04f 0800 	mov.w	r8, #0
 8019502:	f104 0b1a 	add.w	fp, r4, #26
 8019506:	e7f4      	b.n	80194f2 <_printf_float+0x40e>
 8019508:	2301      	movs	r3, #1
 801950a:	4642      	mov	r2, r8
 801950c:	e7e1      	b.n	80194d2 <_printf_float+0x3ee>
 801950e:	2301      	movs	r3, #1
 8019510:	464a      	mov	r2, r9
 8019512:	4631      	mov	r1, r6
 8019514:	4628      	mov	r0, r5
 8019516:	47b8      	blx	r7
 8019518:	3001      	adds	r0, #1
 801951a:	f43f ae3e 	beq.w	801919a <_printf_float+0xb6>
 801951e:	f108 0801 	add.w	r8, r8, #1
 8019522:	68e3      	ldr	r3, [r4, #12]
 8019524:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019526:	1a5b      	subs	r3, r3, r1
 8019528:	4543      	cmp	r3, r8
 801952a:	dcf0      	bgt.n	801950e <_printf_float+0x42a>
 801952c:	e6fc      	b.n	8019328 <_printf_float+0x244>
 801952e:	f04f 0800 	mov.w	r8, #0
 8019532:	f104 0919 	add.w	r9, r4, #25
 8019536:	e7f4      	b.n	8019522 <_printf_float+0x43e>

08019538 <_printf_common>:
 8019538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801953c:	4616      	mov	r6, r2
 801953e:	4698      	mov	r8, r3
 8019540:	688a      	ldr	r2, [r1, #8]
 8019542:	690b      	ldr	r3, [r1, #16]
 8019544:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019548:	4293      	cmp	r3, r2
 801954a:	bfb8      	it	lt
 801954c:	4613      	movlt	r3, r2
 801954e:	6033      	str	r3, [r6, #0]
 8019550:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019554:	4607      	mov	r7, r0
 8019556:	460c      	mov	r4, r1
 8019558:	b10a      	cbz	r2, 801955e <_printf_common+0x26>
 801955a:	3301      	adds	r3, #1
 801955c:	6033      	str	r3, [r6, #0]
 801955e:	6823      	ldr	r3, [r4, #0]
 8019560:	0699      	lsls	r1, r3, #26
 8019562:	bf42      	ittt	mi
 8019564:	6833      	ldrmi	r3, [r6, #0]
 8019566:	3302      	addmi	r3, #2
 8019568:	6033      	strmi	r3, [r6, #0]
 801956a:	6825      	ldr	r5, [r4, #0]
 801956c:	f015 0506 	ands.w	r5, r5, #6
 8019570:	d106      	bne.n	8019580 <_printf_common+0x48>
 8019572:	f104 0a19 	add.w	sl, r4, #25
 8019576:	68e3      	ldr	r3, [r4, #12]
 8019578:	6832      	ldr	r2, [r6, #0]
 801957a:	1a9b      	subs	r3, r3, r2
 801957c:	42ab      	cmp	r3, r5
 801957e:	dc26      	bgt.n	80195ce <_printf_common+0x96>
 8019580:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019584:	6822      	ldr	r2, [r4, #0]
 8019586:	3b00      	subs	r3, #0
 8019588:	bf18      	it	ne
 801958a:	2301      	movne	r3, #1
 801958c:	0692      	lsls	r2, r2, #26
 801958e:	d42b      	bmi.n	80195e8 <_printf_common+0xb0>
 8019590:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019594:	4641      	mov	r1, r8
 8019596:	4638      	mov	r0, r7
 8019598:	47c8      	blx	r9
 801959a:	3001      	adds	r0, #1
 801959c:	d01e      	beq.n	80195dc <_printf_common+0xa4>
 801959e:	6823      	ldr	r3, [r4, #0]
 80195a0:	6922      	ldr	r2, [r4, #16]
 80195a2:	f003 0306 	and.w	r3, r3, #6
 80195a6:	2b04      	cmp	r3, #4
 80195a8:	bf02      	ittt	eq
 80195aa:	68e5      	ldreq	r5, [r4, #12]
 80195ac:	6833      	ldreq	r3, [r6, #0]
 80195ae:	1aed      	subeq	r5, r5, r3
 80195b0:	68a3      	ldr	r3, [r4, #8]
 80195b2:	bf0c      	ite	eq
 80195b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80195b8:	2500      	movne	r5, #0
 80195ba:	4293      	cmp	r3, r2
 80195bc:	bfc4      	itt	gt
 80195be:	1a9b      	subgt	r3, r3, r2
 80195c0:	18ed      	addgt	r5, r5, r3
 80195c2:	2600      	movs	r6, #0
 80195c4:	341a      	adds	r4, #26
 80195c6:	42b5      	cmp	r5, r6
 80195c8:	d11a      	bne.n	8019600 <_printf_common+0xc8>
 80195ca:	2000      	movs	r0, #0
 80195cc:	e008      	b.n	80195e0 <_printf_common+0xa8>
 80195ce:	2301      	movs	r3, #1
 80195d0:	4652      	mov	r2, sl
 80195d2:	4641      	mov	r1, r8
 80195d4:	4638      	mov	r0, r7
 80195d6:	47c8      	blx	r9
 80195d8:	3001      	adds	r0, #1
 80195da:	d103      	bne.n	80195e4 <_printf_common+0xac>
 80195dc:	f04f 30ff 	mov.w	r0, #4294967295
 80195e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80195e4:	3501      	adds	r5, #1
 80195e6:	e7c6      	b.n	8019576 <_printf_common+0x3e>
 80195e8:	18e1      	adds	r1, r4, r3
 80195ea:	1c5a      	adds	r2, r3, #1
 80195ec:	2030      	movs	r0, #48	@ 0x30
 80195ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80195f2:	4422      	add	r2, r4
 80195f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80195f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80195fc:	3302      	adds	r3, #2
 80195fe:	e7c7      	b.n	8019590 <_printf_common+0x58>
 8019600:	2301      	movs	r3, #1
 8019602:	4622      	mov	r2, r4
 8019604:	4641      	mov	r1, r8
 8019606:	4638      	mov	r0, r7
 8019608:	47c8      	blx	r9
 801960a:	3001      	adds	r0, #1
 801960c:	d0e6      	beq.n	80195dc <_printf_common+0xa4>
 801960e:	3601      	adds	r6, #1
 8019610:	e7d9      	b.n	80195c6 <_printf_common+0x8e>
	...

08019614 <_printf_i>:
 8019614:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019618:	7e0f      	ldrb	r7, [r1, #24]
 801961a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801961c:	2f78      	cmp	r7, #120	@ 0x78
 801961e:	4691      	mov	r9, r2
 8019620:	4680      	mov	r8, r0
 8019622:	460c      	mov	r4, r1
 8019624:	469a      	mov	sl, r3
 8019626:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801962a:	d807      	bhi.n	801963c <_printf_i+0x28>
 801962c:	2f62      	cmp	r7, #98	@ 0x62
 801962e:	d80a      	bhi.n	8019646 <_printf_i+0x32>
 8019630:	2f00      	cmp	r7, #0
 8019632:	f000 80d1 	beq.w	80197d8 <_printf_i+0x1c4>
 8019636:	2f58      	cmp	r7, #88	@ 0x58
 8019638:	f000 80b8 	beq.w	80197ac <_printf_i+0x198>
 801963c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019640:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019644:	e03a      	b.n	80196bc <_printf_i+0xa8>
 8019646:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801964a:	2b15      	cmp	r3, #21
 801964c:	d8f6      	bhi.n	801963c <_printf_i+0x28>
 801964e:	a101      	add	r1, pc, #4	@ (adr r1, 8019654 <_printf_i+0x40>)
 8019650:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019654:	080196ad 	.word	0x080196ad
 8019658:	080196c1 	.word	0x080196c1
 801965c:	0801963d 	.word	0x0801963d
 8019660:	0801963d 	.word	0x0801963d
 8019664:	0801963d 	.word	0x0801963d
 8019668:	0801963d 	.word	0x0801963d
 801966c:	080196c1 	.word	0x080196c1
 8019670:	0801963d 	.word	0x0801963d
 8019674:	0801963d 	.word	0x0801963d
 8019678:	0801963d 	.word	0x0801963d
 801967c:	0801963d 	.word	0x0801963d
 8019680:	080197bf 	.word	0x080197bf
 8019684:	080196eb 	.word	0x080196eb
 8019688:	08019779 	.word	0x08019779
 801968c:	0801963d 	.word	0x0801963d
 8019690:	0801963d 	.word	0x0801963d
 8019694:	080197e1 	.word	0x080197e1
 8019698:	0801963d 	.word	0x0801963d
 801969c:	080196eb 	.word	0x080196eb
 80196a0:	0801963d 	.word	0x0801963d
 80196a4:	0801963d 	.word	0x0801963d
 80196a8:	08019781 	.word	0x08019781
 80196ac:	6833      	ldr	r3, [r6, #0]
 80196ae:	1d1a      	adds	r2, r3, #4
 80196b0:	681b      	ldr	r3, [r3, #0]
 80196b2:	6032      	str	r2, [r6, #0]
 80196b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80196b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80196bc:	2301      	movs	r3, #1
 80196be:	e09c      	b.n	80197fa <_printf_i+0x1e6>
 80196c0:	6833      	ldr	r3, [r6, #0]
 80196c2:	6820      	ldr	r0, [r4, #0]
 80196c4:	1d19      	adds	r1, r3, #4
 80196c6:	6031      	str	r1, [r6, #0]
 80196c8:	0606      	lsls	r6, r0, #24
 80196ca:	d501      	bpl.n	80196d0 <_printf_i+0xbc>
 80196cc:	681d      	ldr	r5, [r3, #0]
 80196ce:	e003      	b.n	80196d8 <_printf_i+0xc4>
 80196d0:	0645      	lsls	r5, r0, #25
 80196d2:	d5fb      	bpl.n	80196cc <_printf_i+0xb8>
 80196d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80196d8:	2d00      	cmp	r5, #0
 80196da:	da03      	bge.n	80196e4 <_printf_i+0xd0>
 80196dc:	232d      	movs	r3, #45	@ 0x2d
 80196de:	426d      	negs	r5, r5
 80196e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80196e4:	4858      	ldr	r0, [pc, #352]	@ (8019848 <_printf_i+0x234>)
 80196e6:	230a      	movs	r3, #10
 80196e8:	e011      	b.n	801970e <_printf_i+0xfa>
 80196ea:	6821      	ldr	r1, [r4, #0]
 80196ec:	6833      	ldr	r3, [r6, #0]
 80196ee:	0608      	lsls	r0, r1, #24
 80196f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80196f4:	d402      	bmi.n	80196fc <_printf_i+0xe8>
 80196f6:	0649      	lsls	r1, r1, #25
 80196f8:	bf48      	it	mi
 80196fa:	b2ad      	uxthmi	r5, r5
 80196fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80196fe:	4852      	ldr	r0, [pc, #328]	@ (8019848 <_printf_i+0x234>)
 8019700:	6033      	str	r3, [r6, #0]
 8019702:	bf14      	ite	ne
 8019704:	230a      	movne	r3, #10
 8019706:	2308      	moveq	r3, #8
 8019708:	2100      	movs	r1, #0
 801970a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801970e:	6866      	ldr	r6, [r4, #4]
 8019710:	60a6      	str	r6, [r4, #8]
 8019712:	2e00      	cmp	r6, #0
 8019714:	db05      	blt.n	8019722 <_printf_i+0x10e>
 8019716:	6821      	ldr	r1, [r4, #0]
 8019718:	432e      	orrs	r6, r5
 801971a:	f021 0104 	bic.w	r1, r1, #4
 801971e:	6021      	str	r1, [r4, #0]
 8019720:	d04b      	beq.n	80197ba <_printf_i+0x1a6>
 8019722:	4616      	mov	r6, r2
 8019724:	fbb5 f1f3 	udiv	r1, r5, r3
 8019728:	fb03 5711 	mls	r7, r3, r1, r5
 801972c:	5dc7      	ldrb	r7, [r0, r7]
 801972e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019732:	462f      	mov	r7, r5
 8019734:	42bb      	cmp	r3, r7
 8019736:	460d      	mov	r5, r1
 8019738:	d9f4      	bls.n	8019724 <_printf_i+0x110>
 801973a:	2b08      	cmp	r3, #8
 801973c:	d10b      	bne.n	8019756 <_printf_i+0x142>
 801973e:	6823      	ldr	r3, [r4, #0]
 8019740:	07df      	lsls	r7, r3, #31
 8019742:	d508      	bpl.n	8019756 <_printf_i+0x142>
 8019744:	6923      	ldr	r3, [r4, #16]
 8019746:	6861      	ldr	r1, [r4, #4]
 8019748:	4299      	cmp	r1, r3
 801974a:	bfde      	ittt	le
 801974c:	2330      	movle	r3, #48	@ 0x30
 801974e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019752:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019756:	1b92      	subs	r2, r2, r6
 8019758:	6122      	str	r2, [r4, #16]
 801975a:	f8cd a000 	str.w	sl, [sp]
 801975e:	464b      	mov	r3, r9
 8019760:	aa03      	add	r2, sp, #12
 8019762:	4621      	mov	r1, r4
 8019764:	4640      	mov	r0, r8
 8019766:	f7ff fee7 	bl	8019538 <_printf_common>
 801976a:	3001      	adds	r0, #1
 801976c:	d14a      	bne.n	8019804 <_printf_i+0x1f0>
 801976e:	f04f 30ff 	mov.w	r0, #4294967295
 8019772:	b004      	add	sp, #16
 8019774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019778:	6823      	ldr	r3, [r4, #0]
 801977a:	f043 0320 	orr.w	r3, r3, #32
 801977e:	6023      	str	r3, [r4, #0]
 8019780:	4832      	ldr	r0, [pc, #200]	@ (801984c <_printf_i+0x238>)
 8019782:	2778      	movs	r7, #120	@ 0x78
 8019784:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019788:	6823      	ldr	r3, [r4, #0]
 801978a:	6831      	ldr	r1, [r6, #0]
 801978c:	061f      	lsls	r7, r3, #24
 801978e:	f851 5b04 	ldr.w	r5, [r1], #4
 8019792:	d402      	bmi.n	801979a <_printf_i+0x186>
 8019794:	065f      	lsls	r7, r3, #25
 8019796:	bf48      	it	mi
 8019798:	b2ad      	uxthmi	r5, r5
 801979a:	6031      	str	r1, [r6, #0]
 801979c:	07d9      	lsls	r1, r3, #31
 801979e:	bf44      	itt	mi
 80197a0:	f043 0320 	orrmi.w	r3, r3, #32
 80197a4:	6023      	strmi	r3, [r4, #0]
 80197a6:	b11d      	cbz	r5, 80197b0 <_printf_i+0x19c>
 80197a8:	2310      	movs	r3, #16
 80197aa:	e7ad      	b.n	8019708 <_printf_i+0xf4>
 80197ac:	4826      	ldr	r0, [pc, #152]	@ (8019848 <_printf_i+0x234>)
 80197ae:	e7e9      	b.n	8019784 <_printf_i+0x170>
 80197b0:	6823      	ldr	r3, [r4, #0]
 80197b2:	f023 0320 	bic.w	r3, r3, #32
 80197b6:	6023      	str	r3, [r4, #0]
 80197b8:	e7f6      	b.n	80197a8 <_printf_i+0x194>
 80197ba:	4616      	mov	r6, r2
 80197bc:	e7bd      	b.n	801973a <_printf_i+0x126>
 80197be:	6833      	ldr	r3, [r6, #0]
 80197c0:	6825      	ldr	r5, [r4, #0]
 80197c2:	6961      	ldr	r1, [r4, #20]
 80197c4:	1d18      	adds	r0, r3, #4
 80197c6:	6030      	str	r0, [r6, #0]
 80197c8:	062e      	lsls	r6, r5, #24
 80197ca:	681b      	ldr	r3, [r3, #0]
 80197cc:	d501      	bpl.n	80197d2 <_printf_i+0x1be>
 80197ce:	6019      	str	r1, [r3, #0]
 80197d0:	e002      	b.n	80197d8 <_printf_i+0x1c4>
 80197d2:	0668      	lsls	r0, r5, #25
 80197d4:	d5fb      	bpl.n	80197ce <_printf_i+0x1ba>
 80197d6:	8019      	strh	r1, [r3, #0]
 80197d8:	2300      	movs	r3, #0
 80197da:	6123      	str	r3, [r4, #16]
 80197dc:	4616      	mov	r6, r2
 80197de:	e7bc      	b.n	801975a <_printf_i+0x146>
 80197e0:	6833      	ldr	r3, [r6, #0]
 80197e2:	1d1a      	adds	r2, r3, #4
 80197e4:	6032      	str	r2, [r6, #0]
 80197e6:	681e      	ldr	r6, [r3, #0]
 80197e8:	6862      	ldr	r2, [r4, #4]
 80197ea:	2100      	movs	r1, #0
 80197ec:	4630      	mov	r0, r6
 80197ee:	f7e6 fd17 	bl	8000220 <memchr>
 80197f2:	b108      	cbz	r0, 80197f8 <_printf_i+0x1e4>
 80197f4:	1b80      	subs	r0, r0, r6
 80197f6:	6060      	str	r0, [r4, #4]
 80197f8:	6863      	ldr	r3, [r4, #4]
 80197fa:	6123      	str	r3, [r4, #16]
 80197fc:	2300      	movs	r3, #0
 80197fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019802:	e7aa      	b.n	801975a <_printf_i+0x146>
 8019804:	6923      	ldr	r3, [r4, #16]
 8019806:	4632      	mov	r2, r6
 8019808:	4649      	mov	r1, r9
 801980a:	4640      	mov	r0, r8
 801980c:	47d0      	blx	sl
 801980e:	3001      	adds	r0, #1
 8019810:	d0ad      	beq.n	801976e <_printf_i+0x15a>
 8019812:	6823      	ldr	r3, [r4, #0]
 8019814:	079b      	lsls	r3, r3, #30
 8019816:	d413      	bmi.n	8019840 <_printf_i+0x22c>
 8019818:	68e0      	ldr	r0, [r4, #12]
 801981a:	9b03      	ldr	r3, [sp, #12]
 801981c:	4298      	cmp	r0, r3
 801981e:	bfb8      	it	lt
 8019820:	4618      	movlt	r0, r3
 8019822:	e7a6      	b.n	8019772 <_printf_i+0x15e>
 8019824:	2301      	movs	r3, #1
 8019826:	4632      	mov	r2, r6
 8019828:	4649      	mov	r1, r9
 801982a:	4640      	mov	r0, r8
 801982c:	47d0      	blx	sl
 801982e:	3001      	adds	r0, #1
 8019830:	d09d      	beq.n	801976e <_printf_i+0x15a>
 8019832:	3501      	adds	r5, #1
 8019834:	68e3      	ldr	r3, [r4, #12]
 8019836:	9903      	ldr	r1, [sp, #12]
 8019838:	1a5b      	subs	r3, r3, r1
 801983a:	42ab      	cmp	r3, r5
 801983c:	dcf2      	bgt.n	8019824 <_printf_i+0x210>
 801983e:	e7eb      	b.n	8019818 <_printf_i+0x204>
 8019840:	2500      	movs	r5, #0
 8019842:	f104 0619 	add.w	r6, r4, #25
 8019846:	e7f5      	b.n	8019834 <_printf_i+0x220>
 8019848:	0801e2c9 	.word	0x0801e2c9
 801984c:	0801e2da 	.word	0x0801e2da

08019850 <std>:
 8019850:	2300      	movs	r3, #0
 8019852:	b510      	push	{r4, lr}
 8019854:	4604      	mov	r4, r0
 8019856:	e9c0 3300 	strd	r3, r3, [r0]
 801985a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801985e:	6083      	str	r3, [r0, #8]
 8019860:	8181      	strh	r1, [r0, #12]
 8019862:	6643      	str	r3, [r0, #100]	@ 0x64
 8019864:	81c2      	strh	r2, [r0, #14]
 8019866:	6183      	str	r3, [r0, #24]
 8019868:	4619      	mov	r1, r3
 801986a:	2208      	movs	r2, #8
 801986c:	305c      	adds	r0, #92	@ 0x5c
 801986e:	f000 f966 	bl	8019b3e <memset>
 8019872:	4b0d      	ldr	r3, [pc, #52]	@ (80198a8 <std+0x58>)
 8019874:	6263      	str	r3, [r4, #36]	@ 0x24
 8019876:	4b0d      	ldr	r3, [pc, #52]	@ (80198ac <std+0x5c>)
 8019878:	62a3      	str	r3, [r4, #40]	@ 0x28
 801987a:	4b0d      	ldr	r3, [pc, #52]	@ (80198b0 <std+0x60>)
 801987c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801987e:	4b0d      	ldr	r3, [pc, #52]	@ (80198b4 <std+0x64>)
 8019880:	6323      	str	r3, [r4, #48]	@ 0x30
 8019882:	4b0d      	ldr	r3, [pc, #52]	@ (80198b8 <std+0x68>)
 8019884:	6224      	str	r4, [r4, #32]
 8019886:	429c      	cmp	r4, r3
 8019888:	d006      	beq.n	8019898 <std+0x48>
 801988a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801988e:	4294      	cmp	r4, r2
 8019890:	d002      	beq.n	8019898 <std+0x48>
 8019892:	33d0      	adds	r3, #208	@ 0xd0
 8019894:	429c      	cmp	r4, r3
 8019896:	d105      	bne.n	80198a4 <std+0x54>
 8019898:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801989c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80198a0:	f000 b9ca 	b.w	8019c38 <__retarget_lock_init_recursive>
 80198a4:	bd10      	pop	{r4, pc}
 80198a6:	bf00      	nop
 80198a8:	08019a85 	.word	0x08019a85
 80198ac:	08019aa7 	.word	0x08019aa7
 80198b0:	08019adf 	.word	0x08019adf
 80198b4:	08019b03 	.word	0x08019b03
 80198b8:	20003dac 	.word	0x20003dac

080198bc <stdio_exit_handler>:
 80198bc:	4a02      	ldr	r2, [pc, #8]	@ (80198c8 <stdio_exit_handler+0xc>)
 80198be:	4903      	ldr	r1, [pc, #12]	@ (80198cc <stdio_exit_handler+0x10>)
 80198c0:	4803      	ldr	r0, [pc, #12]	@ (80198d0 <stdio_exit_handler+0x14>)
 80198c2:	f000 b869 	b.w	8019998 <_fwalk_sglue>
 80198c6:	bf00      	nop
 80198c8:	200001a0 	.word	0x200001a0
 80198cc:	0801b5f5 	.word	0x0801b5f5
 80198d0:	200001b0 	.word	0x200001b0

080198d4 <cleanup_stdio>:
 80198d4:	6841      	ldr	r1, [r0, #4]
 80198d6:	4b0c      	ldr	r3, [pc, #48]	@ (8019908 <cleanup_stdio+0x34>)
 80198d8:	4299      	cmp	r1, r3
 80198da:	b510      	push	{r4, lr}
 80198dc:	4604      	mov	r4, r0
 80198de:	d001      	beq.n	80198e4 <cleanup_stdio+0x10>
 80198e0:	f001 fe88 	bl	801b5f4 <_fflush_r>
 80198e4:	68a1      	ldr	r1, [r4, #8]
 80198e6:	4b09      	ldr	r3, [pc, #36]	@ (801990c <cleanup_stdio+0x38>)
 80198e8:	4299      	cmp	r1, r3
 80198ea:	d002      	beq.n	80198f2 <cleanup_stdio+0x1e>
 80198ec:	4620      	mov	r0, r4
 80198ee:	f001 fe81 	bl	801b5f4 <_fflush_r>
 80198f2:	68e1      	ldr	r1, [r4, #12]
 80198f4:	4b06      	ldr	r3, [pc, #24]	@ (8019910 <cleanup_stdio+0x3c>)
 80198f6:	4299      	cmp	r1, r3
 80198f8:	d004      	beq.n	8019904 <cleanup_stdio+0x30>
 80198fa:	4620      	mov	r0, r4
 80198fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019900:	f001 be78 	b.w	801b5f4 <_fflush_r>
 8019904:	bd10      	pop	{r4, pc}
 8019906:	bf00      	nop
 8019908:	20003dac 	.word	0x20003dac
 801990c:	20003e14 	.word	0x20003e14
 8019910:	20003e7c 	.word	0x20003e7c

08019914 <global_stdio_init.part.0>:
 8019914:	b510      	push	{r4, lr}
 8019916:	4b0b      	ldr	r3, [pc, #44]	@ (8019944 <global_stdio_init.part.0+0x30>)
 8019918:	4c0b      	ldr	r4, [pc, #44]	@ (8019948 <global_stdio_init.part.0+0x34>)
 801991a:	4a0c      	ldr	r2, [pc, #48]	@ (801994c <global_stdio_init.part.0+0x38>)
 801991c:	601a      	str	r2, [r3, #0]
 801991e:	4620      	mov	r0, r4
 8019920:	2200      	movs	r2, #0
 8019922:	2104      	movs	r1, #4
 8019924:	f7ff ff94 	bl	8019850 <std>
 8019928:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801992c:	2201      	movs	r2, #1
 801992e:	2109      	movs	r1, #9
 8019930:	f7ff ff8e 	bl	8019850 <std>
 8019934:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019938:	2202      	movs	r2, #2
 801993a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801993e:	2112      	movs	r1, #18
 8019940:	f7ff bf86 	b.w	8019850 <std>
 8019944:	20003ee4 	.word	0x20003ee4
 8019948:	20003dac 	.word	0x20003dac
 801994c:	080198bd 	.word	0x080198bd

08019950 <__sfp_lock_acquire>:
 8019950:	4801      	ldr	r0, [pc, #4]	@ (8019958 <__sfp_lock_acquire+0x8>)
 8019952:	f000 b972 	b.w	8019c3a <__retarget_lock_acquire_recursive>
 8019956:	bf00      	nop
 8019958:	20003eed 	.word	0x20003eed

0801995c <__sfp_lock_release>:
 801995c:	4801      	ldr	r0, [pc, #4]	@ (8019964 <__sfp_lock_release+0x8>)
 801995e:	f000 b96d 	b.w	8019c3c <__retarget_lock_release_recursive>
 8019962:	bf00      	nop
 8019964:	20003eed 	.word	0x20003eed

08019968 <__sinit>:
 8019968:	b510      	push	{r4, lr}
 801996a:	4604      	mov	r4, r0
 801996c:	f7ff fff0 	bl	8019950 <__sfp_lock_acquire>
 8019970:	6a23      	ldr	r3, [r4, #32]
 8019972:	b11b      	cbz	r3, 801997c <__sinit+0x14>
 8019974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019978:	f7ff bff0 	b.w	801995c <__sfp_lock_release>
 801997c:	4b04      	ldr	r3, [pc, #16]	@ (8019990 <__sinit+0x28>)
 801997e:	6223      	str	r3, [r4, #32]
 8019980:	4b04      	ldr	r3, [pc, #16]	@ (8019994 <__sinit+0x2c>)
 8019982:	681b      	ldr	r3, [r3, #0]
 8019984:	2b00      	cmp	r3, #0
 8019986:	d1f5      	bne.n	8019974 <__sinit+0xc>
 8019988:	f7ff ffc4 	bl	8019914 <global_stdio_init.part.0>
 801998c:	e7f2      	b.n	8019974 <__sinit+0xc>
 801998e:	bf00      	nop
 8019990:	080198d5 	.word	0x080198d5
 8019994:	20003ee4 	.word	0x20003ee4

08019998 <_fwalk_sglue>:
 8019998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801999c:	4607      	mov	r7, r0
 801999e:	4688      	mov	r8, r1
 80199a0:	4614      	mov	r4, r2
 80199a2:	2600      	movs	r6, #0
 80199a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80199a8:	f1b9 0901 	subs.w	r9, r9, #1
 80199ac:	d505      	bpl.n	80199ba <_fwalk_sglue+0x22>
 80199ae:	6824      	ldr	r4, [r4, #0]
 80199b0:	2c00      	cmp	r4, #0
 80199b2:	d1f7      	bne.n	80199a4 <_fwalk_sglue+0xc>
 80199b4:	4630      	mov	r0, r6
 80199b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80199ba:	89ab      	ldrh	r3, [r5, #12]
 80199bc:	2b01      	cmp	r3, #1
 80199be:	d907      	bls.n	80199d0 <_fwalk_sglue+0x38>
 80199c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80199c4:	3301      	adds	r3, #1
 80199c6:	d003      	beq.n	80199d0 <_fwalk_sglue+0x38>
 80199c8:	4629      	mov	r1, r5
 80199ca:	4638      	mov	r0, r7
 80199cc:	47c0      	blx	r8
 80199ce:	4306      	orrs	r6, r0
 80199d0:	3568      	adds	r5, #104	@ 0x68
 80199d2:	e7e9      	b.n	80199a8 <_fwalk_sglue+0x10>

080199d4 <sniprintf>:
 80199d4:	b40c      	push	{r2, r3}
 80199d6:	b530      	push	{r4, r5, lr}
 80199d8:	4b18      	ldr	r3, [pc, #96]	@ (8019a3c <sniprintf+0x68>)
 80199da:	1e0c      	subs	r4, r1, #0
 80199dc:	681d      	ldr	r5, [r3, #0]
 80199de:	b09d      	sub	sp, #116	@ 0x74
 80199e0:	da08      	bge.n	80199f4 <sniprintf+0x20>
 80199e2:	238b      	movs	r3, #139	@ 0x8b
 80199e4:	602b      	str	r3, [r5, #0]
 80199e6:	f04f 30ff 	mov.w	r0, #4294967295
 80199ea:	b01d      	add	sp, #116	@ 0x74
 80199ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80199f0:	b002      	add	sp, #8
 80199f2:	4770      	bx	lr
 80199f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80199f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80199fc:	f04f 0300 	mov.w	r3, #0
 8019a00:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019a02:	bf14      	ite	ne
 8019a04:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019a08:	4623      	moveq	r3, r4
 8019a0a:	9304      	str	r3, [sp, #16]
 8019a0c:	9307      	str	r3, [sp, #28]
 8019a0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019a12:	9002      	str	r0, [sp, #8]
 8019a14:	9006      	str	r0, [sp, #24]
 8019a16:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019a1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019a1c:	ab21      	add	r3, sp, #132	@ 0x84
 8019a1e:	a902      	add	r1, sp, #8
 8019a20:	4628      	mov	r0, r5
 8019a22:	9301      	str	r3, [sp, #4]
 8019a24:	f001 fc66 	bl	801b2f4 <_svfiprintf_r>
 8019a28:	1c43      	adds	r3, r0, #1
 8019a2a:	bfbc      	itt	lt
 8019a2c:	238b      	movlt	r3, #139	@ 0x8b
 8019a2e:	602b      	strlt	r3, [r5, #0]
 8019a30:	2c00      	cmp	r4, #0
 8019a32:	d0da      	beq.n	80199ea <sniprintf+0x16>
 8019a34:	9b02      	ldr	r3, [sp, #8]
 8019a36:	2200      	movs	r2, #0
 8019a38:	701a      	strb	r2, [r3, #0]
 8019a3a:	e7d6      	b.n	80199ea <sniprintf+0x16>
 8019a3c:	200001ac 	.word	0x200001ac

08019a40 <siprintf>:
 8019a40:	b40e      	push	{r1, r2, r3}
 8019a42:	b510      	push	{r4, lr}
 8019a44:	b09d      	sub	sp, #116	@ 0x74
 8019a46:	ab1f      	add	r3, sp, #124	@ 0x7c
 8019a48:	9002      	str	r0, [sp, #8]
 8019a4a:	9006      	str	r0, [sp, #24]
 8019a4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019a50:	480a      	ldr	r0, [pc, #40]	@ (8019a7c <siprintf+0x3c>)
 8019a52:	9107      	str	r1, [sp, #28]
 8019a54:	9104      	str	r1, [sp, #16]
 8019a56:	490a      	ldr	r1, [pc, #40]	@ (8019a80 <siprintf+0x40>)
 8019a58:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a5c:	9105      	str	r1, [sp, #20]
 8019a5e:	2400      	movs	r4, #0
 8019a60:	a902      	add	r1, sp, #8
 8019a62:	6800      	ldr	r0, [r0, #0]
 8019a64:	9301      	str	r3, [sp, #4]
 8019a66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8019a68:	f001 fc44 	bl	801b2f4 <_svfiprintf_r>
 8019a6c:	9b02      	ldr	r3, [sp, #8]
 8019a6e:	701c      	strb	r4, [r3, #0]
 8019a70:	b01d      	add	sp, #116	@ 0x74
 8019a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019a76:	b003      	add	sp, #12
 8019a78:	4770      	bx	lr
 8019a7a:	bf00      	nop
 8019a7c:	200001ac 	.word	0x200001ac
 8019a80:	ffff0208 	.word	0xffff0208

08019a84 <__sread>:
 8019a84:	b510      	push	{r4, lr}
 8019a86:	460c      	mov	r4, r1
 8019a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019a8c:	f000 f886 	bl	8019b9c <_read_r>
 8019a90:	2800      	cmp	r0, #0
 8019a92:	bfab      	itete	ge
 8019a94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019a96:	89a3      	ldrhlt	r3, [r4, #12]
 8019a98:	181b      	addge	r3, r3, r0
 8019a9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019a9e:	bfac      	ite	ge
 8019aa0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019aa2:	81a3      	strhlt	r3, [r4, #12]
 8019aa4:	bd10      	pop	{r4, pc}

08019aa6 <__swrite>:
 8019aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019aaa:	461f      	mov	r7, r3
 8019aac:	898b      	ldrh	r3, [r1, #12]
 8019aae:	05db      	lsls	r3, r3, #23
 8019ab0:	4605      	mov	r5, r0
 8019ab2:	460c      	mov	r4, r1
 8019ab4:	4616      	mov	r6, r2
 8019ab6:	d505      	bpl.n	8019ac4 <__swrite+0x1e>
 8019ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019abc:	2302      	movs	r3, #2
 8019abe:	2200      	movs	r2, #0
 8019ac0:	f000 f85a 	bl	8019b78 <_lseek_r>
 8019ac4:	89a3      	ldrh	r3, [r4, #12]
 8019ac6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019aca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019ace:	81a3      	strh	r3, [r4, #12]
 8019ad0:	4632      	mov	r2, r6
 8019ad2:	463b      	mov	r3, r7
 8019ad4:	4628      	mov	r0, r5
 8019ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019ada:	f000 b871 	b.w	8019bc0 <_write_r>

08019ade <__sseek>:
 8019ade:	b510      	push	{r4, lr}
 8019ae0:	460c      	mov	r4, r1
 8019ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ae6:	f000 f847 	bl	8019b78 <_lseek_r>
 8019aea:	1c43      	adds	r3, r0, #1
 8019aec:	89a3      	ldrh	r3, [r4, #12]
 8019aee:	bf15      	itete	ne
 8019af0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019af2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019af6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019afa:	81a3      	strheq	r3, [r4, #12]
 8019afc:	bf18      	it	ne
 8019afe:	81a3      	strhne	r3, [r4, #12]
 8019b00:	bd10      	pop	{r4, pc}

08019b02 <__sclose>:
 8019b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019b06:	f000 b827 	b.w	8019b58 <_close_r>

08019b0a <memmove>:
 8019b0a:	4288      	cmp	r0, r1
 8019b0c:	b510      	push	{r4, lr}
 8019b0e:	eb01 0402 	add.w	r4, r1, r2
 8019b12:	d902      	bls.n	8019b1a <memmove+0x10>
 8019b14:	4284      	cmp	r4, r0
 8019b16:	4623      	mov	r3, r4
 8019b18:	d807      	bhi.n	8019b2a <memmove+0x20>
 8019b1a:	1e43      	subs	r3, r0, #1
 8019b1c:	42a1      	cmp	r1, r4
 8019b1e:	d008      	beq.n	8019b32 <memmove+0x28>
 8019b20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019b24:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019b28:	e7f8      	b.n	8019b1c <memmove+0x12>
 8019b2a:	4402      	add	r2, r0
 8019b2c:	4601      	mov	r1, r0
 8019b2e:	428a      	cmp	r2, r1
 8019b30:	d100      	bne.n	8019b34 <memmove+0x2a>
 8019b32:	bd10      	pop	{r4, pc}
 8019b34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019b38:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019b3c:	e7f7      	b.n	8019b2e <memmove+0x24>

08019b3e <memset>:
 8019b3e:	4402      	add	r2, r0
 8019b40:	4603      	mov	r3, r0
 8019b42:	4293      	cmp	r3, r2
 8019b44:	d100      	bne.n	8019b48 <memset+0xa>
 8019b46:	4770      	bx	lr
 8019b48:	f803 1b01 	strb.w	r1, [r3], #1
 8019b4c:	e7f9      	b.n	8019b42 <memset+0x4>
	...

08019b50 <_localeconv_r>:
 8019b50:	4800      	ldr	r0, [pc, #0]	@ (8019b54 <_localeconv_r+0x4>)
 8019b52:	4770      	bx	lr
 8019b54:	200002ec 	.word	0x200002ec

08019b58 <_close_r>:
 8019b58:	b538      	push	{r3, r4, r5, lr}
 8019b5a:	4d06      	ldr	r5, [pc, #24]	@ (8019b74 <_close_r+0x1c>)
 8019b5c:	2300      	movs	r3, #0
 8019b5e:	4604      	mov	r4, r0
 8019b60:	4608      	mov	r0, r1
 8019b62:	602b      	str	r3, [r5, #0]
 8019b64:	f7ec f892 	bl	8005c8c <_close>
 8019b68:	1c43      	adds	r3, r0, #1
 8019b6a:	d102      	bne.n	8019b72 <_close_r+0x1a>
 8019b6c:	682b      	ldr	r3, [r5, #0]
 8019b6e:	b103      	cbz	r3, 8019b72 <_close_r+0x1a>
 8019b70:	6023      	str	r3, [r4, #0]
 8019b72:	bd38      	pop	{r3, r4, r5, pc}
 8019b74:	20003ee8 	.word	0x20003ee8

08019b78 <_lseek_r>:
 8019b78:	b538      	push	{r3, r4, r5, lr}
 8019b7a:	4d07      	ldr	r5, [pc, #28]	@ (8019b98 <_lseek_r+0x20>)
 8019b7c:	4604      	mov	r4, r0
 8019b7e:	4608      	mov	r0, r1
 8019b80:	4611      	mov	r1, r2
 8019b82:	2200      	movs	r2, #0
 8019b84:	602a      	str	r2, [r5, #0]
 8019b86:	461a      	mov	r2, r3
 8019b88:	f7ec f8a7 	bl	8005cda <_lseek>
 8019b8c:	1c43      	adds	r3, r0, #1
 8019b8e:	d102      	bne.n	8019b96 <_lseek_r+0x1e>
 8019b90:	682b      	ldr	r3, [r5, #0]
 8019b92:	b103      	cbz	r3, 8019b96 <_lseek_r+0x1e>
 8019b94:	6023      	str	r3, [r4, #0]
 8019b96:	bd38      	pop	{r3, r4, r5, pc}
 8019b98:	20003ee8 	.word	0x20003ee8

08019b9c <_read_r>:
 8019b9c:	b538      	push	{r3, r4, r5, lr}
 8019b9e:	4d07      	ldr	r5, [pc, #28]	@ (8019bbc <_read_r+0x20>)
 8019ba0:	4604      	mov	r4, r0
 8019ba2:	4608      	mov	r0, r1
 8019ba4:	4611      	mov	r1, r2
 8019ba6:	2200      	movs	r2, #0
 8019ba8:	602a      	str	r2, [r5, #0]
 8019baa:	461a      	mov	r2, r3
 8019bac:	f7ec f835 	bl	8005c1a <_read>
 8019bb0:	1c43      	adds	r3, r0, #1
 8019bb2:	d102      	bne.n	8019bba <_read_r+0x1e>
 8019bb4:	682b      	ldr	r3, [r5, #0]
 8019bb6:	b103      	cbz	r3, 8019bba <_read_r+0x1e>
 8019bb8:	6023      	str	r3, [r4, #0]
 8019bba:	bd38      	pop	{r3, r4, r5, pc}
 8019bbc:	20003ee8 	.word	0x20003ee8

08019bc0 <_write_r>:
 8019bc0:	b538      	push	{r3, r4, r5, lr}
 8019bc2:	4d07      	ldr	r5, [pc, #28]	@ (8019be0 <_write_r+0x20>)
 8019bc4:	4604      	mov	r4, r0
 8019bc6:	4608      	mov	r0, r1
 8019bc8:	4611      	mov	r1, r2
 8019bca:	2200      	movs	r2, #0
 8019bcc:	602a      	str	r2, [r5, #0]
 8019bce:	461a      	mov	r2, r3
 8019bd0:	f7ec f840 	bl	8005c54 <_write>
 8019bd4:	1c43      	adds	r3, r0, #1
 8019bd6:	d102      	bne.n	8019bde <_write_r+0x1e>
 8019bd8:	682b      	ldr	r3, [r5, #0]
 8019bda:	b103      	cbz	r3, 8019bde <_write_r+0x1e>
 8019bdc:	6023      	str	r3, [r4, #0]
 8019bde:	bd38      	pop	{r3, r4, r5, pc}
 8019be0:	20003ee8 	.word	0x20003ee8

08019be4 <__errno>:
 8019be4:	4b01      	ldr	r3, [pc, #4]	@ (8019bec <__errno+0x8>)
 8019be6:	6818      	ldr	r0, [r3, #0]
 8019be8:	4770      	bx	lr
 8019bea:	bf00      	nop
 8019bec:	200001ac 	.word	0x200001ac

08019bf0 <__libc_init_array>:
 8019bf0:	b570      	push	{r4, r5, r6, lr}
 8019bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8019c28 <__libc_init_array+0x38>)
 8019bf4:	4c0d      	ldr	r4, [pc, #52]	@ (8019c2c <__libc_init_array+0x3c>)
 8019bf6:	1b64      	subs	r4, r4, r5
 8019bf8:	10a4      	asrs	r4, r4, #2
 8019bfa:	2600      	movs	r6, #0
 8019bfc:	42a6      	cmp	r6, r4
 8019bfe:	d109      	bne.n	8019c14 <__libc_init_array+0x24>
 8019c00:	4d0b      	ldr	r5, [pc, #44]	@ (8019c30 <__libc_init_array+0x40>)
 8019c02:	4c0c      	ldr	r4, [pc, #48]	@ (8019c34 <__libc_init_array+0x44>)
 8019c04:	f002 f84e 	bl	801bca4 <_init>
 8019c08:	1b64      	subs	r4, r4, r5
 8019c0a:	10a4      	asrs	r4, r4, #2
 8019c0c:	2600      	movs	r6, #0
 8019c0e:	42a6      	cmp	r6, r4
 8019c10:	d105      	bne.n	8019c1e <__libc_init_array+0x2e>
 8019c12:	bd70      	pop	{r4, r5, r6, pc}
 8019c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c18:	4798      	blx	r3
 8019c1a:	3601      	adds	r6, #1
 8019c1c:	e7ee      	b.n	8019bfc <__libc_init_array+0xc>
 8019c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c22:	4798      	blx	r3
 8019c24:	3601      	adds	r6, #1
 8019c26:	e7f2      	b.n	8019c0e <__libc_init_array+0x1e>
 8019c28:	0801e61c 	.word	0x0801e61c
 8019c2c:	0801e61c 	.word	0x0801e61c
 8019c30:	0801e61c 	.word	0x0801e61c
 8019c34:	0801e620 	.word	0x0801e620

08019c38 <__retarget_lock_init_recursive>:
 8019c38:	4770      	bx	lr

08019c3a <__retarget_lock_acquire_recursive>:
 8019c3a:	4770      	bx	lr

08019c3c <__retarget_lock_release_recursive>:
 8019c3c:	4770      	bx	lr

08019c3e <memcpy>:
 8019c3e:	440a      	add	r2, r1
 8019c40:	4291      	cmp	r1, r2
 8019c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8019c46:	d100      	bne.n	8019c4a <memcpy+0xc>
 8019c48:	4770      	bx	lr
 8019c4a:	b510      	push	{r4, lr}
 8019c4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019c54:	4291      	cmp	r1, r2
 8019c56:	d1f9      	bne.n	8019c4c <memcpy+0xe>
 8019c58:	bd10      	pop	{r4, pc}
	...

08019c5c <__assert_func>:
 8019c5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019c5e:	4614      	mov	r4, r2
 8019c60:	461a      	mov	r2, r3
 8019c62:	4b09      	ldr	r3, [pc, #36]	@ (8019c88 <__assert_func+0x2c>)
 8019c64:	681b      	ldr	r3, [r3, #0]
 8019c66:	4605      	mov	r5, r0
 8019c68:	68d8      	ldr	r0, [r3, #12]
 8019c6a:	b14c      	cbz	r4, 8019c80 <__assert_func+0x24>
 8019c6c:	4b07      	ldr	r3, [pc, #28]	@ (8019c8c <__assert_func+0x30>)
 8019c6e:	9100      	str	r1, [sp, #0]
 8019c70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019c74:	4906      	ldr	r1, [pc, #24]	@ (8019c90 <__assert_func+0x34>)
 8019c76:	462b      	mov	r3, r5
 8019c78:	f001 fce4 	bl	801b644 <fiprintf>
 8019c7c:	f001 fd04 	bl	801b688 <abort>
 8019c80:	4b04      	ldr	r3, [pc, #16]	@ (8019c94 <__assert_func+0x38>)
 8019c82:	461c      	mov	r4, r3
 8019c84:	e7f3      	b.n	8019c6e <__assert_func+0x12>
 8019c86:	bf00      	nop
 8019c88:	200001ac 	.word	0x200001ac
 8019c8c:	0801e2eb 	.word	0x0801e2eb
 8019c90:	0801e2f8 	.word	0x0801e2f8
 8019c94:	0801e326 	.word	0x0801e326

08019c98 <quorem>:
 8019c98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c9c:	6903      	ldr	r3, [r0, #16]
 8019c9e:	690c      	ldr	r4, [r1, #16]
 8019ca0:	42a3      	cmp	r3, r4
 8019ca2:	4607      	mov	r7, r0
 8019ca4:	db7e      	blt.n	8019da4 <quorem+0x10c>
 8019ca6:	3c01      	subs	r4, #1
 8019ca8:	f101 0814 	add.w	r8, r1, #20
 8019cac:	00a3      	lsls	r3, r4, #2
 8019cae:	f100 0514 	add.w	r5, r0, #20
 8019cb2:	9300      	str	r3, [sp, #0]
 8019cb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019cb8:	9301      	str	r3, [sp, #4]
 8019cba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019cbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019cc2:	3301      	adds	r3, #1
 8019cc4:	429a      	cmp	r2, r3
 8019cc6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019cca:	fbb2 f6f3 	udiv	r6, r2, r3
 8019cce:	d32e      	bcc.n	8019d2e <quorem+0x96>
 8019cd0:	f04f 0a00 	mov.w	sl, #0
 8019cd4:	46c4      	mov	ip, r8
 8019cd6:	46ae      	mov	lr, r5
 8019cd8:	46d3      	mov	fp, sl
 8019cda:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019cde:	b298      	uxth	r0, r3
 8019ce0:	fb06 a000 	mla	r0, r6, r0, sl
 8019ce4:	0c02      	lsrs	r2, r0, #16
 8019ce6:	0c1b      	lsrs	r3, r3, #16
 8019ce8:	fb06 2303 	mla	r3, r6, r3, r2
 8019cec:	f8de 2000 	ldr.w	r2, [lr]
 8019cf0:	b280      	uxth	r0, r0
 8019cf2:	b292      	uxth	r2, r2
 8019cf4:	1a12      	subs	r2, r2, r0
 8019cf6:	445a      	add	r2, fp
 8019cf8:	f8de 0000 	ldr.w	r0, [lr]
 8019cfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019d00:	b29b      	uxth	r3, r3
 8019d02:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8019d06:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8019d0a:	b292      	uxth	r2, r2
 8019d0c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019d10:	45e1      	cmp	r9, ip
 8019d12:	f84e 2b04 	str.w	r2, [lr], #4
 8019d16:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8019d1a:	d2de      	bcs.n	8019cda <quorem+0x42>
 8019d1c:	9b00      	ldr	r3, [sp, #0]
 8019d1e:	58eb      	ldr	r3, [r5, r3]
 8019d20:	b92b      	cbnz	r3, 8019d2e <quorem+0x96>
 8019d22:	9b01      	ldr	r3, [sp, #4]
 8019d24:	3b04      	subs	r3, #4
 8019d26:	429d      	cmp	r5, r3
 8019d28:	461a      	mov	r2, r3
 8019d2a:	d32f      	bcc.n	8019d8c <quorem+0xf4>
 8019d2c:	613c      	str	r4, [r7, #16]
 8019d2e:	4638      	mov	r0, r7
 8019d30:	f001 f97c 	bl	801b02c <__mcmp>
 8019d34:	2800      	cmp	r0, #0
 8019d36:	db25      	blt.n	8019d84 <quorem+0xec>
 8019d38:	4629      	mov	r1, r5
 8019d3a:	2000      	movs	r0, #0
 8019d3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8019d40:	f8d1 c000 	ldr.w	ip, [r1]
 8019d44:	fa1f fe82 	uxth.w	lr, r2
 8019d48:	fa1f f38c 	uxth.w	r3, ip
 8019d4c:	eba3 030e 	sub.w	r3, r3, lr
 8019d50:	4403      	add	r3, r0
 8019d52:	0c12      	lsrs	r2, r2, #16
 8019d54:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019d58:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019d5c:	b29b      	uxth	r3, r3
 8019d5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019d62:	45c1      	cmp	r9, r8
 8019d64:	f841 3b04 	str.w	r3, [r1], #4
 8019d68:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019d6c:	d2e6      	bcs.n	8019d3c <quorem+0xa4>
 8019d6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019d72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019d76:	b922      	cbnz	r2, 8019d82 <quorem+0xea>
 8019d78:	3b04      	subs	r3, #4
 8019d7a:	429d      	cmp	r5, r3
 8019d7c:	461a      	mov	r2, r3
 8019d7e:	d30b      	bcc.n	8019d98 <quorem+0x100>
 8019d80:	613c      	str	r4, [r7, #16]
 8019d82:	3601      	adds	r6, #1
 8019d84:	4630      	mov	r0, r6
 8019d86:	b003      	add	sp, #12
 8019d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d8c:	6812      	ldr	r2, [r2, #0]
 8019d8e:	3b04      	subs	r3, #4
 8019d90:	2a00      	cmp	r2, #0
 8019d92:	d1cb      	bne.n	8019d2c <quorem+0x94>
 8019d94:	3c01      	subs	r4, #1
 8019d96:	e7c6      	b.n	8019d26 <quorem+0x8e>
 8019d98:	6812      	ldr	r2, [r2, #0]
 8019d9a:	3b04      	subs	r3, #4
 8019d9c:	2a00      	cmp	r2, #0
 8019d9e:	d1ef      	bne.n	8019d80 <quorem+0xe8>
 8019da0:	3c01      	subs	r4, #1
 8019da2:	e7ea      	b.n	8019d7a <quorem+0xe2>
 8019da4:	2000      	movs	r0, #0
 8019da6:	e7ee      	b.n	8019d86 <quorem+0xee>

08019da8 <_dtoa_r>:
 8019da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019dac:	69c7      	ldr	r7, [r0, #28]
 8019dae:	b097      	sub	sp, #92	@ 0x5c
 8019db0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019db4:	ec55 4b10 	vmov	r4, r5, d0
 8019db8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8019dba:	9107      	str	r1, [sp, #28]
 8019dbc:	4681      	mov	r9, r0
 8019dbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8019dc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8019dc2:	b97f      	cbnz	r7, 8019de4 <_dtoa_r+0x3c>
 8019dc4:	2010      	movs	r0, #16
 8019dc6:	f000 fe09 	bl	801a9dc <malloc>
 8019dca:	4602      	mov	r2, r0
 8019dcc:	f8c9 001c 	str.w	r0, [r9, #28]
 8019dd0:	b920      	cbnz	r0, 8019ddc <_dtoa_r+0x34>
 8019dd2:	4ba9      	ldr	r3, [pc, #676]	@ (801a078 <_dtoa_r+0x2d0>)
 8019dd4:	21ef      	movs	r1, #239	@ 0xef
 8019dd6:	48a9      	ldr	r0, [pc, #676]	@ (801a07c <_dtoa_r+0x2d4>)
 8019dd8:	f7ff ff40 	bl	8019c5c <__assert_func>
 8019ddc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019de0:	6007      	str	r7, [r0, #0]
 8019de2:	60c7      	str	r7, [r0, #12]
 8019de4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019de8:	6819      	ldr	r1, [r3, #0]
 8019dea:	b159      	cbz	r1, 8019e04 <_dtoa_r+0x5c>
 8019dec:	685a      	ldr	r2, [r3, #4]
 8019dee:	604a      	str	r2, [r1, #4]
 8019df0:	2301      	movs	r3, #1
 8019df2:	4093      	lsls	r3, r2
 8019df4:	608b      	str	r3, [r1, #8]
 8019df6:	4648      	mov	r0, r9
 8019df8:	f000 fee6 	bl	801abc8 <_Bfree>
 8019dfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019e00:	2200      	movs	r2, #0
 8019e02:	601a      	str	r2, [r3, #0]
 8019e04:	1e2b      	subs	r3, r5, #0
 8019e06:	bfb9      	ittee	lt
 8019e08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019e0c:	9305      	strlt	r3, [sp, #20]
 8019e0e:	2300      	movge	r3, #0
 8019e10:	6033      	strge	r3, [r6, #0]
 8019e12:	9f05      	ldr	r7, [sp, #20]
 8019e14:	4b9a      	ldr	r3, [pc, #616]	@ (801a080 <_dtoa_r+0x2d8>)
 8019e16:	bfbc      	itt	lt
 8019e18:	2201      	movlt	r2, #1
 8019e1a:	6032      	strlt	r2, [r6, #0]
 8019e1c:	43bb      	bics	r3, r7
 8019e1e:	d112      	bne.n	8019e46 <_dtoa_r+0x9e>
 8019e20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019e22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019e26:	6013      	str	r3, [r2, #0]
 8019e28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019e2c:	4323      	orrs	r3, r4
 8019e2e:	f000 855a 	beq.w	801a8e6 <_dtoa_r+0xb3e>
 8019e32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019e34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801a094 <_dtoa_r+0x2ec>
 8019e38:	2b00      	cmp	r3, #0
 8019e3a:	f000 855c 	beq.w	801a8f6 <_dtoa_r+0xb4e>
 8019e3e:	f10a 0303 	add.w	r3, sl, #3
 8019e42:	f000 bd56 	b.w	801a8f2 <_dtoa_r+0xb4a>
 8019e46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8019e4a:	2200      	movs	r2, #0
 8019e4c:	ec51 0b17 	vmov	r0, r1, d7
 8019e50:	2300      	movs	r3, #0
 8019e52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8019e56:	f7e6 fe5f 	bl	8000b18 <__aeabi_dcmpeq>
 8019e5a:	4680      	mov	r8, r0
 8019e5c:	b158      	cbz	r0, 8019e76 <_dtoa_r+0xce>
 8019e5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019e60:	2301      	movs	r3, #1
 8019e62:	6013      	str	r3, [r2, #0]
 8019e64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019e66:	b113      	cbz	r3, 8019e6e <_dtoa_r+0xc6>
 8019e68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019e6a:	4b86      	ldr	r3, [pc, #536]	@ (801a084 <_dtoa_r+0x2dc>)
 8019e6c:	6013      	str	r3, [r2, #0]
 8019e6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 801a098 <_dtoa_r+0x2f0>
 8019e72:	f000 bd40 	b.w	801a8f6 <_dtoa_r+0xb4e>
 8019e76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8019e7a:	aa14      	add	r2, sp, #80	@ 0x50
 8019e7c:	a915      	add	r1, sp, #84	@ 0x54
 8019e7e:	4648      	mov	r0, r9
 8019e80:	f001 f984 	bl	801b18c <__d2b>
 8019e84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019e88:	9002      	str	r0, [sp, #8]
 8019e8a:	2e00      	cmp	r6, #0
 8019e8c:	d078      	beq.n	8019f80 <_dtoa_r+0x1d8>
 8019e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019e90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019e98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019e9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019ea0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019ea4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019ea8:	4619      	mov	r1, r3
 8019eaa:	2200      	movs	r2, #0
 8019eac:	4b76      	ldr	r3, [pc, #472]	@ (801a088 <_dtoa_r+0x2e0>)
 8019eae:	f7e6 fa13 	bl	80002d8 <__aeabi_dsub>
 8019eb2:	a36b      	add	r3, pc, #428	@ (adr r3, 801a060 <_dtoa_r+0x2b8>)
 8019eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019eb8:	f7e6 fbc6 	bl	8000648 <__aeabi_dmul>
 8019ebc:	a36a      	add	r3, pc, #424	@ (adr r3, 801a068 <_dtoa_r+0x2c0>)
 8019ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ec2:	f7e6 fa0b 	bl	80002dc <__adddf3>
 8019ec6:	4604      	mov	r4, r0
 8019ec8:	4630      	mov	r0, r6
 8019eca:	460d      	mov	r5, r1
 8019ecc:	f7e6 fb52 	bl	8000574 <__aeabi_i2d>
 8019ed0:	a367      	add	r3, pc, #412	@ (adr r3, 801a070 <_dtoa_r+0x2c8>)
 8019ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ed6:	f7e6 fbb7 	bl	8000648 <__aeabi_dmul>
 8019eda:	4602      	mov	r2, r0
 8019edc:	460b      	mov	r3, r1
 8019ede:	4620      	mov	r0, r4
 8019ee0:	4629      	mov	r1, r5
 8019ee2:	f7e6 f9fb 	bl	80002dc <__adddf3>
 8019ee6:	4604      	mov	r4, r0
 8019ee8:	460d      	mov	r5, r1
 8019eea:	f7e6 fe5d 	bl	8000ba8 <__aeabi_d2iz>
 8019eee:	2200      	movs	r2, #0
 8019ef0:	4607      	mov	r7, r0
 8019ef2:	2300      	movs	r3, #0
 8019ef4:	4620      	mov	r0, r4
 8019ef6:	4629      	mov	r1, r5
 8019ef8:	f7e6 fe18 	bl	8000b2c <__aeabi_dcmplt>
 8019efc:	b140      	cbz	r0, 8019f10 <_dtoa_r+0x168>
 8019efe:	4638      	mov	r0, r7
 8019f00:	f7e6 fb38 	bl	8000574 <__aeabi_i2d>
 8019f04:	4622      	mov	r2, r4
 8019f06:	462b      	mov	r3, r5
 8019f08:	f7e6 fe06 	bl	8000b18 <__aeabi_dcmpeq>
 8019f0c:	b900      	cbnz	r0, 8019f10 <_dtoa_r+0x168>
 8019f0e:	3f01      	subs	r7, #1
 8019f10:	2f16      	cmp	r7, #22
 8019f12:	d852      	bhi.n	8019fba <_dtoa_r+0x212>
 8019f14:	4b5d      	ldr	r3, [pc, #372]	@ (801a08c <_dtoa_r+0x2e4>)
 8019f16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019f22:	f7e6 fe03 	bl	8000b2c <__aeabi_dcmplt>
 8019f26:	2800      	cmp	r0, #0
 8019f28:	d049      	beq.n	8019fbe <_dtoa_r+0x216>
 8019f2a:	3f01      	subs	r7, #1
 8019f2c:	2300      	movs	r3, #0
 8019f2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8019f30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019f32:	1b9b      	subs	r3, r3, r6
 8019f34:	1e5a      	subs	r2, r3, #1
 8019f36:	bf45      	ittet	mi
 8019f38:	f1c3 0301 	rsbmi	r3, r3, #1
 8019f3c:	9300      	strmi	r3, [sp, #0]
 8019f3e:	2300      	movpl	r3, #0
 8019f40:	2300      	movmi	r3, #0
 8019f42:	9206      	str	r2, [sp, #24]
 8019f44:	bf54      	ite	pl
 8019f46:	9300      	strpl	r3, [sp, #0]
 8019f48:	9306      	strmi	r3, [sp, #24]
 8019f4a:	2f00      	cmp	r7, #0
 8019f4c:	db39      	blt.n	8019fc2 <_dtoa_r+0x21a>
 8019f4e:	9b06      	ldr	r3, [sp, #24]
 8019f50:	970d      	str	r7, [sp, #52]	@ 0x34
 8019f52:	443b      	add	r3, r7
 8019f54:	9306      	str	r3, [sp, #24]
 8019f56:	2300      	movs	r3, #0
 8019f58:	9308      	str	r3, [sp, #32]
 8019f5a:	9b07      	ldr	r3, [sp, #28]
 8019f5c:	2b09      	cmp	r3, #9
 8019f5e:	d863      	bhi.n	801a028 <_dtoa_r+0x280>
 8019f60:	2b05      	cmp	r3, #5
 8019f62:	bfc4      	itt	gt
 8019f64:	3b04      	subgt	r3, #4
 8019f66:	9307      	strgt	r3, [sp, #28]
 8019f68:	9b07      	ldr	r3, [sp, #28]
 8019f6a:	f1a3 0302 	sub.w	r3, r3, #2
 8019f6e:	bfcc      	ite	gt
 8019f70:	2400      	movgt	r4, #0
 8019f72:	2401      	movle	r4, #1
 8019f74:	2b03      	cmp	r3, #3
 8019f76:	d863      	bhi.n	801a040 <_dtoa_r+0x298>
 8019f78:	e8df f003 	tbb	[pc, r3]
 8019f7c:	2b375452 	.word	0x2b375452
 8019f80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019f84:	441e      	add	r6, r3
 8019f86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019f8a:	2b20      	cmp	r3, #32
 8019f8c:	bfc1      	itttt	gt
 8019f8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019f92:	409f      	lslgt	r7, r3
 8019f94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019f98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019f9c:	bfd6      	itet	le
 8019f9e:	f1c3 0320 	rsble	r3, r3, #32
 8019fa2:	ea47 0003 	orrgt.w	r0, r7, r3
 8019fa6:	fa04 f003 	lslle.w	r0, r4, r3
 8019faa:	f7e6 fad3 	bl	8000554 <__aeabi_ui2d>
 8019fae:	2201      	movs	r2, #1
 8019fb0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019fb4:	3e01      	subs	r6, #1
 8019fb6:	9212      	str	r2, [sp, #72]	@ 0x48
 8019fb8:	e776      	b.n	8019ea8 <_dtoa_r+0x100>
 8019fba:	2301      	movs	r3, #1
 8019fbc:	e7b7      	b.n	8019f2e <_dtoa_r+0x186>
 8019fbe:	9010      	str	r0, [sp, #64]	@ 0x40
 8019fc0:	e7b6      	b.n	8019f30 <_dtoa_r+0x188>
 8019fc2:	9b00      	ldr	r3, [sp, #0]
 8019fc4:	1bdb      	subs	r3, r3, r7
 8019fc6:	9300      	str	r3, [sp, #0]
 8019fc8:	427b      	negs	r3, r7
 8019fca:	9308      	str	r3, [sp, #32]
 8019fcc:	2300      	movs	r3, #0
 8019fce:	930d      	str	r3, [sp, #52]	@ 0x34
 8019fd0:	e7c3      	b.n	8019f5a <_dtoa_r+0x1b2>
 8019fd2:	2301      	movs	r3, #1
 8019fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8019fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019fd8:	eb07 0b03 	add.w	fp, r7, r3
 8019fdc:	f10b 0301 	add.w	r3, fp, #1
 8019fe0:	2b01      	cmp	r3, #1
 8019fe2:	9303      	str	r3, [sp, #12]
 8019fe4:	bfb8      	it	lt
 8019fe6:	2301      	movlt	r3, #1
 8019fe8:	e006      	b.n	8019ff8 <_dtoa_r+0x250>
 8019fea:	2301      	movs	r3, #1
 8019fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8019fee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019ff0:	2b00      	cmp	r3, #0
 8019ff2:	dd28      	ble.n	801a046 <_dtoa_r+0x29e>
 8019ff4:	469b      	mov	fp, r3
 8019ff6:	9303      	str	r3, [sp, #12]
 8019ff8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8019ffc:	2100      	movs	r1, #0
 8019ffe:	2204      	movs	r2, #4
 801a000:	f102 0514 	add.w	r5, r2, #20
 801a004:	429d      	cmp	r5, r3
 801a006:	d926      	bls.n	801a056 <_dtoa_r+0x2ae>
 801a008:	6041      	str	r1, [r0, #4]
 801a00a:	4648      	mov	r0, r9
 801a00c:	f000 fd9c 	bl	801ab48 <_Balloc>
 801a010:	4682      	mov	sl, r0
 801a012:	2800      	cmp	r0, #0
 801a014:	d142      	bne.n	801a09c <_dtoa_r+0x2f4>
 801a016:	4b1e      	ldr	r3, [pc, #120]	@ (801a090 <_dtoa_r+0x2e8>)
 801a018:	4602      	mov	r2, r0
 801a01a:	f240 11af 	movw	r1, #431	@ 0x1af
 801a01e:	e6da      	b.n	8019dd6 <_dtoa_r+0x2e>
 801a020:	2300      	movs	r3, #0
 801a022:	e7e3      	b.n	8019fec <_dtoa_r+0x244>
 801a024:	2300      	movs	r3, #0
 801a026:	e7d5      	b.n	8019fd4 <_dtoa_r+0x22c>
 801a028:	2401      	movs	r4, #1
 801a02a:	2300      	movs	r3, #0
 801a02c:	9307      	str	r3, [sp, #28]
 801a02e:	9409      	str	r4, [sp, #36]	@ 0x24
 801a030:	f04f 3bff 	mov.w	fp, #4294967295
 801a034:	2200      	movs	r2, #0
 801a036:	f8cd b00c 	str.w	fp, [sp, #12]
 801a03a:	2312      	movs	r3, #18
 801a03c:	920c      	str	r2, [sp, #48]	@ 0x30
 801a03e:	e7db      	b.n	8019ff8 <_dtoa_r+0x250>
 801a040:	2301      	movs	r3, #1
 801a042:	9309      	str	r3, [sp, #36]	@ 0x24
 801a044:	e7f4      	b.n	801a030 <_dtoa_r+0x288>
 801a046:	f04f 0b01 	mov.w	fp, #1
 801a04a:	f8cd b00c 	str.w	fp, [sp, #12]
 801a04e:	465b      	mov	r3, fp
 801a050:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801a054:	e7d0      	b.n	8019ff8 <_dtoa_r+0x250>
 801a056:	3101      	adds	r1, #1
 801a058:	0052      	lsls	r2, r2, #1
 801a05a:	e7d1      	b.n	801a000 <_dtoa_r+0x258>
 801a05c:	f3af 8000 	nop.w
 801a060:	636f4361 	.word	0x636f4361
 801a064:	3fd287a7 	.word	0x3fd287a7
 801a068:	8b60c8b3 	.word	0x8b60c8b3
 801a06c:	3fc68a28 	.word	0x3fc68a28
 801a070:	509f79fb 	.word	0x509f79fb
 801a074:	3fd34413 	.word	0x3fd34413
 801a078:	0801e248 	.word	0x0801e248
 801a07c:	0801e334 	.word	0x0801e334
 801a080:	7ff00000 	.word	0x7ff00000
 801a084:	0801e2c8 	.word	0x0801e2c8
 801a088:	3ff80000 	.word	0x3ff80000
 801a08c:	0801e448 	.word	0x0801e448
 801a090:	0801e38c 	.word	0x0801e38c
 801a094:	0801e330 	.word	0x0801e330
 801a098:	0801e2c7 	.word	0x0801e2c7
 801a09c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a0a0:	6018      	str	r0, [r3, #0]
 801a0a2:	9b03      	ldr	r3, [sp, #12]
 801a0a4:	2b0e      	cmp	r3, #14
 801a0a6:	f200 80a1 	bhi.w	801a1ec <_dtoa_r+0x444>
 801a0aa:	2c00      	cmp	r4, #0
 801a0ac:	f000 809e 	beq.w	801a1ec <_dtoa_r+0x444>
 801a0b0:	2f00      	cmp	r7, #0
 801a0b2:	dd33      	ble.n	801a11c <_dtoa_r+0x374>
 801a0b4:	4b9c      	ldr	r3, [pc, #624]	@ (801a328 <_dtoa_r+0x580>)
 801a0b6:	f007 020f 	and.w	r2, r7, #15
 801a0ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a0be:	ed93 7b00 	vldr	d7, [r3]
 801a0c2:	05f8      	lsls	r0, r7, #23
 801a0c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801a0c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 801a0cc:	d516      	bpl.n	801a0fc <_dtoa_r+0x354>
 801a0ce:	4b97      	ldr	r3, [pc, #604]	@ (801a32c <_dtoa_r+0x584>)
 801a0d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801a0d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801a0d8:	f7e6 fbe0 	bl	800089c <__aeabi_ddiv>
 801a0dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a0e0:	f004 040f 	and.w	r4, r4, #15
 801a0e4:	2603      	movs	r6, #3
 801a0e6:	4d91      	ldr	r5, [pc, #580]	@ (801a32c <_dtoa_r+0x584>)
 801a0e8:	b954      	cbnz	r4, 801a100 <_dtoa_r+0x358>
 801a0ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a0ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a0f2:	f7e6 fbd3 	bl	800089c <__aeabi_ddiv>
 801a0f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a0fa:	e028      	b.n	801a14e <_dtoa_r+0x3a6>
 801a0fc:	2602      	movs	r6, #2
 801a0fe:	e7f2      	b.n	801a0e6 <_dtoa_r+0x33e>
 801a100:	07e1      	lsls	r1, r4, #31
 801a102:	d508      	bpl.n	801a116 <_dtoa_r+0x36e>
 801a104:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a108:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a10c:	f7e6 fa9c 	bl	8000648 <__aeabi_dmul>
 801a110:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a114:	3601      	adds	r6, #1
 801a116:	1064      	asrs	r4, r4, #1
 801a118:	3508      	adds	r5, #8
 801a11a:	e7e5      	b.n	801a0e8 <_dtoa_r+0x340>
 801a11c:	f000 80af 	beq.w	801a27e <_dtoa_r+0x4d6>
 801a120:	427c      	negs	r4, r7
 801a122:	4b81      	ldr	r3, [pc, #516]	@ (801a328 <_dtoa_r+0x580>)
 801a124:	4d81      	ldr	r5, [pc, #516]	@ (801a32c <_dtoa_r+0x584>)
 801a126:	f004 020f 	and.w	r2, r4, #15
 801a12a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801a136:	f7e6 fa87 	bl	8000648 <__aeabi_dmul>
 801a13a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a13e:	1124      	asrs	r4, r4, #4
 801a140:	2300      	movs	r3, #0
 801a142:	2602      	movs	r6, #2
 801a144:	2c00      	cmp	r4, #0
 801a146:	f040 808f 	bne.w	801a268 <_dtoa_r+0x4c0>
 801a14a:	2b00      	cmp	r3, #0
 801a14c:	d1d3      	bne.n	801a0f6 <_dtoa_r+0x34e>
 801a14e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a150:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801a154:	2b00      	cmp	r3, #0
 801a156:	f000 8094 	beq.w	801a282 <_dtoa_r+0x4da>
 801a15a:	4b75      	ldr	r3, [pc, #468]	@ (801a330 <_dtoa_r+0x588>)
 801a15c:	2200      	movs	r2, #0
 801a15e:	4620      	mov	r0, r4
 801a160:	4629      	mov	r1, r5
 801a162:	f7e6 fce3 	bl	8000b2c <__aeabi_dcmplt>
 801a166:	2800      	cmp	r0, #0
 801a168:	f000 808b 	beq.w	801a282 <_dtoa_r+0x4da>
 801a16c:	9b03      	ldr	r3, [sp, #12]
 801a16e:	2b00      	cmp	r3, #0
 801a170:	f000 8087 	beq.w	801a282 <_dtoa_r+0x4da>
 801a174:	f1bb 0f00 	cmp.w	fp, #0
 801a178:	dd34      	ble.n	801a1e4 <_dtoa_r+0x43c>
 801a17a:	4620      	mov	r0, r4
 801a17c:	4b6d      	ldr	r3, [pc, #436]	@ (801a334 <_dtoa_r+0x58c>)
 801a17e:	2200      	movs	r2, #0
 801a180:	4629      	mov	r1, r5
 801a182:	f7e6 fa61 	bl	8000648 <__aeabi_dmul>
 801a186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a18a:	f107 38ff 	add.w	r8, r7, #4294967295
 801a18e:	3601      	adds	r6, #1
 801a190:	465c      	mov	r4, fp
 801a192:	4630      	mov	r0, r6
 801a194:	f7e6 f9ee 	bl	8000574 <__aeabi_i2d>
 801a198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a19c:	f7e6 fa54 	bl	8000648 <__aeabi_dmul>
 801a1a0:	4b65      	ldr	r3, [pc, #404]	@ (801a338 <_dtoa_r+0x590>)
 801a1a2:	2200      	movs	r2, #0
 801a1a4:	f7e6 f89a 	bl	80002dc <__adddf3>
 801a1a8:	4605      	mov	r5, r0
 801a1aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801a1ae:	2c00      	cmp	r4, #0
 801a1b0:	d16a      	bne.n	801a288 <_dtoa_r+0x4e0>
 801a1b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a1b6:	4b61      	ldr	r3, [pc, #388]	@ (801a33c <_dtoa_r+0x594>)
 801a1b8:	2200      	movs	r2, #0
 801a1ba:	f7e6 f88d 	bl	80002d8 <__aeabi_dsub>
 801a1be:	4602      	mov	r2, r0
 801a1c0:	460b      	mov	r3, r1
 801a1c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a1c6:	462a      	mov	r2, r5
 801a1c8:	4633      	mov	r3, r6
 801a1ca:	f7e6 fccd 	bl	8000b68 <__aeabi_dcmpgt>
 801a1ce:	2800      	cmp	r0, #0
 801a1d0:	f040 8298 	bne.w	801a704 <_dtoa_r+0x95c>
 801a1d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a1d8:	462a      	mov	r2, r5
 801a1da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801a1de:	f7e6 fca5 	bl	8000b2c <__aeabi_dcmplt>
 801a1e2:	bb38      	cbnz	r0, 801a234 <_dtoa_r+0x48c>
 801a1e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801a1e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801a1ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a1ee:	2b00      	cmp	r3, #0
 801a1f0:	f2c0 8157 	blt.w	801a4a2 <_dtoa_r+0x6fa>
 801a1f4:	2f0e      	cmp	r7, #14
 801a1f6:	f300 8154 	bgt.w	801a4a2 <_dtoa_r+0x6fa>
 801a1fa:	4b4b      	ldr	r3, [pc, #300]	@ (801a328 <_dtoa_r+0x580>)
 801a1fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801a200:	ed93 7b00 	vldr	d7, [r3]
 801a204:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a206:	2b00      	cmp	r3, #0
 801a208:	ed8d 7b00 	vstr	d7, [sp]
 801a20c:	f280 80e5 	bge.w	801a3da <_dtoa_r+0x632>
 801a210:	9b03      	ldr	r3, [sp, #12]
 801a212:	2b00      	cmp	r3, #0
 801a214:	f300 80e1 	bgt.w	801a3da <_dtoa_r+0x632>
 801a218:	d10c      	bne.n	801a234 <_dtoa_r+0x48c>
 801a21a:	4b48      	ldr	r3, [pc, #288]	@ (801a33c <_dtoa_r+0x594>)
 801a21c:	2200      	movs	r2, #0
 801a21e:	ec51 0b17 	vmov	r0, r1, d7
 801a222:	f7e6 fa11 	bl	8000648 <__aeabi_dmul>
 801a226:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a22a:	f7e6 fc93 	bl	8000b54 <__aeabi_dcmpge>
 801a22e:	2800      	cmp	r0, #0
 801a230:	f000 8266 	beq.w	801a700 <_dtoa_r+0x958>
 801a234:	2400      	movs	r4, #0
 801a236:	4625      	mov	r5, r4
 801a238:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a23a:	4656      	mov	r6, sl
 801a23c:	ea6f 0803 	mvn.w	r8, r3
 801a240:	2700      	movs	r7, #0
 801a242:	4621      	mov	r1, r4
 801a244:	4648      	mov	r0, r9
 801a246:	f000 fcbf 	bl	801abc8 <_Bfree>
 801a24a:	2d00      	cmp	r5, #0
 801a24c:	f000 80bd 	beq.w	801a3ca <_dtoa_r+0x622>
 801a250:	b12f      	cbz	r7, 801a25e <_dtoa_r+0x4b6>
 801a252:	42af      	cmp	r7, r5
 801a254:	d003      	beq.n	801a25e <_dtoa_r+0x4b6>
 801a256:	4639      	mov	r1, r7
 801a258:	4648      	mov	r0, r9
 801a25a:	f000 fcb5 	bl	801abc8 <_Bfree>
 801a25e:	4629      	mov	r1, r5
 801a260:	4648      	mov	r0, r9
 801a262:	f000 fcb1 	bl	801abc8 <_Bfree>
 801a266:	e0b0      	b.n	801a3ca <_dtoa_r+0x622>
 801a268:	07e2      	lsls	r2, r4, #31
 801a26a:	d505      	bpl.n	801a278 <_dtoa_r+0x4d0>
 801a26c:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a270:	f7e6 f9ea 	bl	8000648 <__aeabi_dmul>
 801a274:	3601      	adds	r6, #1
 801a276:	2301      	movs	r3, #1
 801a278:	1064      	asrs	r4, r4, #1
 801a27a:	3508      	adds	r5, #8
 801a27c:	e762      	b.n	801a144 <_dtoa_r+0x39c>
 801a27e:	2602      	movs	r6, #2
 801a280:	e765      	b.n	801a14e <_dtoa_r+0x3a6>
 801a282:	9c03      	ldr	r4, [sp, #12]
 801a284:	46b8      	mov	r8, r7
 801a286:	e784      	b.n	801a192 <_dtoa_r+0x3ea>
 801a288:	4b27      	ldr	r3, [pc, #156]	@ (801a328 <_dtoa_r+0x580>)
 801a28a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801a28c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a290:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a294:	4454      	add	r4, sl
 801a296:	2900      	cmp	r1, #0
 801a298:	d054      	beq.n	801a344 <_dtoa_r+0x59c>
 801a29a:	4929      	ldr	r1, [pc, #164]	@ (801a340 <_dtoa_r+0x598>)
 801a29c:	2000      	movs	r0, #0
 801a29e:	f7e6 fafd 	bl	800089c <__aeabi_ddiv>
 801a2a2:	4633      	mov	r3, r6
 801a2a4:	462a      	mov	r2, r5
 801a2a6:	f7e6 f817 	bl	80002d8 <__aeabi_dsub>
 801a2aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a2ae:	4656      	mov	r6, sl
 801a2b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a2b4:	f7e6 fc78 	bl	8000ba8 <__aeabi_d2iz>
 801a2b8:	4605      	mov	r5, r0
 801a2ba:	f7e6 f95b 	bl	8000574 <__aeabi_i2d>
 801a2be:	4602      	mov	r2, r0
 801a2c0:	460b      	mov	r3, r1
 801a2c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a2c6:	f7e6 f807 	bl	80002d8 <__aeabi_dsub>
 801a2ca:	3530      	adds	r5, #48	@ 0x30
 801a2cc:	4602      	mov	r2, r0
 801a2ce:	460b      	mov	r3, r1
 801a2d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a2d4:	f806 5b01 	strb.w	r5, [r6], #1
 801a2d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a2dc:	f7e6 fc26 	bl	8000b2c <__aeabi_dcmplt>
 801a2e0:	2800      	cmp	r0, #0
 801a2e2:	d172      	bne.n	801a3ca <_dtoa_r+0x622>
 801a2e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a2e8:	4911      	ldr	r1, [pc, #68]	@ (801a330 <_dtoa_r+0x588>)
 801a2ea:	2000      	movs	r0, #0
 801a2ec:	f7e5 fff4 	bl	80002d8 <__aeabi_dsub>
 801a2f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a2f4:	f7e6 fc1a 	bl	8000b2c <__aeabi_dcmplt>
 801a2f8:	2800      	cmp	r0, #0
 801a2fa:	f040 80b4 	bne.w	801a466 <_dtoa_r+0x6be>
 801a2fe:	42a6      	cmp	r6, r4
 801a300:	f43f af70 	beq.w	801a1e4 <_dtoa_r+0x43c>
 801a304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a308:	4b0a      	ldr	r3, [pc, #40]	@ (801a334 <_dtoa_r+0x58c>)
 801a30a:	2200      	movs	r2, #0
 801a30c:	f7e6 f99c 	bl	8000648 <__aeabi_dmul>
 801a310:	4b08      	ldr	r3, [pc, #32]	@ (801a334 <_dtoa_r+0x58c>)
 801a312:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a316:	2200      	movs	r2, #0
 801a318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a31c:	f7e6 f994 	bl	8000648 <__aeabi_dmul>
 801a320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a324:	e7c4      	b.n	801a2b0 <_dtoa_r+0x508>
 801a326:	bf00      	nop
 801a328:	0801e448 	.word	0x0801e448
 801a32c:	0801e420 	.word	0x0801e420
 801a330:	3ff00000 	.word	0x3ff00000
 801a334:	40240000 	.word	0x40240000
 801a338:	401c0000 	.word	0x401c0000
 801a33c:	40140000 	.word	0x40140000
 801a340:	3fe00000 	.word	0x3fe00000
 801a344:	4631      	mov	r1, r6
 801a346:	4628      	mov	r0, r5
 801a348:	f7e6 f97e 	bl	8000648 <__aeabi_dmul>
 801a34c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801a350:	9413      	str	r4, [sp, #76]	@ 0x4c
 801a352:	4656      	mov	r6, sl
 801a354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a358:	f7e6 fc26 	bl	8000ba8 <__aeabi_d2iz>
 801a35c:	4605      	mov	r5, r0
 801a35e:	f7e6 f909 	bl	8000574 <__aeabi_i2d>
 801a362:	4602      	mov	r2, r0
 801a364:	460b      	mov	r3, r1
 801a366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a36a:	f7e5 ffb5 	bl	80002d8 <__aeabi_dsub>
 801a36e:	3530      	adds	r5, #48	@ 0x30
 801a370:	f806 5b01 	strb.w	r5, [r6], #1
 801a374:	4602      	mov	r2, r0
 801a376:	460b      	mov	r3, r1
 801a378:	42a6      	cmp	r6, r4
 801a37a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a37e:	f04f 0200 	mov.w	r2, #0
 801a382:	d124      	bne.n	801a3ce <_dtoa_r+0x626>
 801a384:	4baf      	ldr	r3, [pc, #700]	@ (801a644 <_dtoa_r+0x89c>)
 801a386:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801a38a:	f7e5 ffa7 	bl	80002dc <__adddf3>
 801a38e:	4602      	mov	r2, r0
 801a390:	460b      	mov	r3, r1
 801a392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a396:	f7e6 fbe7 	bl	8000b68 <__aeabi_dcmpgt>
 801a39a:	2800      	cmp	r0, #0
 801a39c:	d163      	bne.n	801a466 <_dtoa_r+0x6be>
 801a39e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801a3a2:	49a8      	ldr	r1, [pc, #672]	@ (801a644 <_dtoa_r+0x89c>)
 801a3a4:	2000      	movs	r0, #0
 801a3a6:	f7e5 ff97 	bl	80002d8 <__aeabi_dsub>
 801a3aa:	4602      	mov	r2, r0
 801a3ac:	460b      	mov	r3, r1
 801a3ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a3b2:	f7e6 fbbb 	bl	8000b2c <__aeabi_dcmplt>
 801a3b6:	2800      	cmp	r0, #0
 801a3b8:	f43f af14 	beq.w	801a1e4 <_dtoa_r+0x43c>
 801a3bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801a3be:	1e73      	subs	r3, r6, #1
 801a3c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 801a3c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a3c6:	2b30      	cmp	r3, #48	@ 0x30
 801a3c8:	d0f8      	beq.n	801a3bc <_dtoa_r+0x614>
 801a3ca:	4647      	mov	r7, r8
 801a3cc:	e03b      	b.n	801a446 <_dtoa_r+0x69e>
 801a3ce:	4b9e      	ldr	r3, [pc, #632]	@ (801a648 <_dtoa_r+0x8a0>)
 801a3d0:	f7e6 f93a 	bl	8000648 <__aeabi_dmul>
 801a3d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a3d8:	e7bc      	b.n	801a354 <_dtoa_r+0x5ac>
 801a3da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801a3de:	4656      	mov	r6, sl
 801a3e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a3e4:	4620      	mov	r0, r4
 801a3e6:	4629      	mov	r1, r5
 801a3e8:	f7e6 fa58 	bl	800089c <__aeabi_ddiv>
 801a3ec:	f7e6 fbdc 	bl	8000ba8 <__aeabi_d2iz>
 801a3f0:	4680      	mov	r8, r0
 801a3f2:	f7e6 f8bf 	bl	8000574 <__aeabi_i2d>
 801a3f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a3fa:	f7e6 f925 	bl	8000648 <__aeabi_dmul>
 801a3fe:	4602      	mov	r2, r0
 801a400:	460b      	mov	r3, r1
 801a402:	4620      	mov	r0, r4
 801a404:	4629      	mov	r1, r5
 801a406:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801a40a:	f7e5 ff65 	bl	80002d8 <__aeabi_dsub>
 801a40e:	f806 4b01 	strb.w	r4, [r6], #1
 801a412:	9d03      	ldr	r5, [sp, #12]
 801a414:	eba6 040a 	sub.w	r4, r6, sl
 801a418:	42a5      	cmp	r5, r4
 801a41a:	4602      	mov	r2, r0
 801a41c:	460b      	mov	r3, r1
 801a41e:	d133      	bne.n	801a488 <_dtoa_r+0x6e0>
 801a420:	f7e5 ff5c 	bl	80002dc <__adddf3>
 801a424:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a428:	4604      	mov	r4, r0
 801a42a:	460d      	mov	r5, r1
 801a42c:	f7e6 fb9c 	bl	8000b68 <__aeabi_dcmpgt>
 801a430:	b9c0      	cbnz	r0, 801a464 <_dtoa_r+0x6bc>
 801a432:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a436:	4620      	mov	r0, r4
 801a438:	4629      	mov	r1, r5
 801a43a:	f7e6 fb6d 	bl	8000b18 <__aeabi_dcmpeq>
 801a43e:	b110      	cbz	r0, 801a446 <_dtoa_r+0x69e>
 801a440:	f018 0f01 	tst.w	r8, #1
 801a444:	d10e      	bne.n	801a464 <_dtoa_r+0x6bc>
 801a446:	9902      	ldr	r1, [sp, #8]
 801a448:	4648      	mov	r0, r9
 801a44a:	f000 fbbd 	bl	801abc8 <_Bfree>
 801a44e:	2300      	movs	r3, #0
 801a450:	7033      	strb	r3, [r6, #0]
 801a452:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a454:	3701      	adds	r7, #1
 801a456:	601f      	str	r7, [r3, #0]
 801a458:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	f000 824b 	beq.w	801a8f6 <_dtoa_r+0xb4e>
 801a460:	601e      	str	r6, [r3, #0]
 801a462:	e248      	b.n	801a8f6 <_dtoa_r+0xb4e>
 801a464:	46b8      	mov	r8, r7
 801a466:	4633      	mov	r3, r6
 801a468:	461e      	mov	r6, r3
 801a46a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a46e:	2a39      	cmp	r2, #57	@ 0x39
 801a470:	d106      	bne.n	801a480 <_dtoa_r+0x6d8>
 801a472:	459a      	cmp	sl, r3
 801a474:	d1f8      	bne.n	801a468 <_dtoa_r+0x6c0>
 801a476:	2230      	movs	r2, #48	@ 0x30
 801a478:	f108 0801 	add.w	r8, r8, #1
 801a47c:	f88a 2000 	strb.w	r2, [sl]
 801a480:	781a      	ldrb	r2, [r3, #0]
 801a482:	3201      	adds	r2, #1
 801a484:	701a      	strb	r2, [r3, #0]
 801a486:	e7a0      	b.n	801a3ca <_dtoa_r+0x622>
 801a488:	4b6f      	ldr	r3, [pc, #444]	@ (801a648 <_dtoa_r+0x8a0>)
 801a48a:	2200      	movs	r2, #0
 801a48c:	f7e6 f8dc 	bl	8000648 <__aeabi_dmul>
 801a490:	2200      	movs	r2, #0
 801a492:	2300      	movs	r3, #0
 801a494:	4604      	mov	r4, r0
 801a496:	460d      	mov	r5, r1
 801a498:	f7e6 fb3e 	bl	8000b18 <__aeabi_dcmpeq>
 801a49c:	2800      	cmp	r0, #0
 801a49e:	d09f      	beq.n	801a3e0 <_dtoa_r+0x638>
 801a4a0:	e7d1      	b.n	801a446 <_dtoa_r+0x69e>
 801a4a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a4a4:	2a00      	cmp	r2, #0
 801a4a6:	f000 80ea 	beq.w	801a67e <_dtoa_r+0x8d6>
 801a4aa:	9a07      	ldr	r2, [sp, #28]
 801a4ac:	2a01      	cmp	r2, #1
 801a4ae:	f300 80cd 	bgt.w	801a64c <_dtoa_r+0x8a4>
 801a4b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801a4b4:	2a00      	cmp	r2, #0
 801a4b6:	f000 80c1 	beq.w	801a63c <_dtoa_r+0x894>
 801a4ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801a4be:	9c08      	ldr	r4, [sp, #32]
 801a4c0:	9e00      	ldr	r6, [sp, #0]
 801a4c2:	9a00      	ldr	r2, [sp, #0]
 801a4c4:	441a      	add	r2, r3
 801a4c6:	9200      	str	r2, [sp, #0]
 801a4c8:	9a06      	ldr	r2, [sp, #24]
 801a4ca:	2101      	movs	r1, #1
 801a4cc:	441a      	add	r2, r3
 801a4ce:	4648      	mov	r0, r9
 801a4d0:	9206      	str	r2, [sp, #24]
 801a4d2:	f000 fc2d 	bl	801ad30 <__i2b>
 801a4d6:	4605      	mov	r5, r0
 801a4d8:	b166      	cbz	r6, 801a4f4 <_dtoa_r+0x74c>
 801a4da:	9b06      	ldr	r3, [sp, #24]
 801a4dc:	2b00      	cmp	r3, #0
 801a4de:	dd09      	ble.n	801a4f4 <_dtoa_r+0x74c>
 801a4e0:	42b3      	cmp	r3, r6
 801a4e2:	9a00      	ldr	r2, [sp, #0]
 801a4e4:	bfa8      	it	ge
 801a4e6:	4633      	movge	r3, r6
 801a4e8:	1ad2      	subs	r2, r2, r3
 801a4ea:	9200      	str	r2, [sp, #0]
 801a4ec:	9a06      	ldr	r2, [sp, #24]
 801a4ee:	1af6      	subs	r6, r6, r3
 801a4f0:	1ad3      	subs	r3, r2, r3
 801a4f2:	9306      	str	r3, [sp, #24]
 801a4f4:	9b08      	ldr	r3, [sp, #32]
 801a4f6:	b30b      	cbz	r3, 801a53c <_dtoa_r+0x794>
 801a4f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a4fa:	2b00      	cmp	r3, #0
 801a4fc:	f000 80c6 	beq.w	801a68c <_dtoa_r+0x8e4>
 801a500:	2c00      	cmp	r4, #0
 801a502:	f000 80c0 	beq.w	801a686 <_dtoa_r+0x8de>
 801a506:	4629      	mov	r1, r5
 801a508:	4622      	mov	r2, r4
 801a50a:	4648      	mov	r0, r9
 801a50c:	f000 fcc8 	bl	801aea0 <__pow5mult>
 801a510:	9a02      	ldr	r2, [sp, #8]
 801a512:	4601      	mov	r1, r0
 801a514:	4605      	mov	r5, r0
 801a516:	4648      	mov	r0, r9
 801a518:	f000 fc20 	bl	801ad5c <__multiply>
 801a51c:	9902      	ldr	r1, [sp, #8]
 801a51e:	4680      	mov	r8, r0
 801a520:	4648      	mov	r0, r9
 801a522:	f000 fb51 	bl	801abc8 <_Bfree>
 801a526:	9b08      	ldr	r3, [sp, #32]
 801a528:	1b1b      	subs	r3, r3, r4
 801a52a:	9308      	str	r3, [sp, #32]
 801a52c:	f000 80b1 	beq.w	801a692 <_dtoa_r+0x8ea>
 801a530:	9a08      	ldr	r2, [sp, #32]
 801a532:	4641      	mov	r1, r8
 801a534:	4648      	mov	r0, r9
 801a536:	f000 fcb3 	bl	801aea0 <__pow5mult>
 801a53a:	9002      	str	r0, [sp, #8]
 801a53c:	2101      	movs	r1, #1
 801a53e:	4648      	mov	r0, r9
 801a540:	f000 fbf6 	bl	801ad30 <__i2b>
 801a544:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a546:	4604      	mov	r4, r0
 801a548:	2b00      	cmp	r3, #0
 801a54a:	f000 81d8 	beq.w	801a8fe <_dtoa_r+0xb56>
 801a54e:	461a      	mov	r2, r3
 801a550:	4601      	mov	r1, r0
 801a552:	4648      	mov	r0, r9
 801a554:	f000 fca4 	bl	801aea0 <__pow5mult>
 801a558:	9b07      	ldr	r3, [sp, #28]
 801a55a:	2b01      	cmp	r3, #1
 801a55c:	4604      	mov	r4, r0
 801a55e:	f300 809f 	bgt.w	801a6a0 <_dtoa_r+0x8f8>
 801a562:	9b04      	ldr	r3, [sp, #16]
 801a564:	2b00      	cmp	r3, #0
 801a566:	f040 8097 	bne.w	801a698 <_dtoa_r+0x8f0>
 801a56a:	9b05      	ldr	r3, [sp, #20]
 801a56c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a570:	2b00      	cmp	r3, #0
 801a572:	f040 8093 	bne.w	801a69c <_dtoa_r+0x8f4>
 801a576:	9b05      	ldr	r3, [sp, #20]
 801a578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801a57c:	0d1b      	lsrs	r3, r3, #20
 801a57e:	051b      	lsls	r3, r3, #20
 801a580:	b133      	cbz	r3, 801a590 <_dtoa_r+0x7e8>
 801a582:	9b00      	ldr	r3, [sp, #0]
 801a584:	3301      	adds	r3, #1
 801a586:	9300      	str	r3, [sp, #0]
 801a588:	9b06      	ldr	r3, [sp, #24]
 801a58a:	3301      	adds	r3, #1
 801a58c:	9306      	str	r3, [sp, #24]
 801a58e:	2301      	movs	r3, #1
 801a590:	9308      	str	r3, [sp, #32]
 801a592:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a594:	2b00      	cmp	r3, #0
 801a596:	f000 81b8 	beq.w	801a90a <_dtoa_r+0xb62>
 801a59a:	6923      	ldr	r3, [r4, #16]
 801a59c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a5a0:	6918      	ldr	r0, [r3, #16]
 801a5a2:	f000 fb79 	bl	801ac98 <__hi0bits>
 801a5a6:	f1c0 0020 	rsb	r0, r0, #32
 801a5aa:	9b06      	ldr	r3, [sp, #24]
 801a5ac:	4418      	add	r0, r3
 801a5ae:	f010 001f 	ands.w	r0, r0, #31
 801a5b2:	f000 8082 	beq.w	801a6ba <_dtoa_r+0x912>
 801a5b6:	f1c0 0320 	rsb	r3, r0, #32
 801a5ba:	2b04      	cmp	r3, #4
 801a5bc:	dd73      	ble.n	801a6a6 <_dtoa_r+0x8fe>
 801a5be:	9b00      	ldr	r3, [sp, #0]
 801a5c0:	f1c0 001c 	rsb	r0, r0, #28
 801a5c4:	4403      	add	r3, r0
 801a5c6:	9300      	str	r3, [sp, #0]
 801a5c8:	9b06      	ldr	r3, [sp, #24]
 801a5ca:	4403      	add	r3, r0
 801a5cc:	4406      	add	r6, r0
 801a5ce:	9306      	str	r3, [sp, #24]
 801a5d0:	9b00      	ldr	r3, [sp, #0]
 801a5d2:	2b00      	cmp	r3, #0
 801a5d4:	dd05      	ble.n	801a5e2 <_dtoa_r+0x83a>
 801a5d6:	9902      	ldr	r1, [sp, #8]
 801a5d8:	461a      	mov	r2, r3
 801a5da:	4648      	mov	r0, r9
 801a5dc:	f000 fcba 	bl	801af54 <__lshift>
 801a5e0:	9002      	str	r0, [sp, #8]
 801a5e2:	9b06      	ldr	r3, [sp, #24]
 801a5e4:	2b00      	cmp	r3, #0
 801a5e6:	dd05      	ble.n	801a5f4 <_dtoa_r+0x84c>
 801a5e8:	4621      	mov	r1, r4
 801a5ea:	461a      	mov	r2, r3
 801a5ec:	4648      	mov	r0, r9
 801a5ee:	f000 fcb1 	bl	801af54 <__lshift>
 801a5f2:	4604      	mov	r4, r0
 801a5f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d061      	beq.n	801a6be <_dtoa_r+0x916>
 801a5fa:	9802      	ldr	r0, [sp, #8]
 801a5fc:	4621      	mov	r1, r4
 801a5fe:	f000 fd15 	bl	801b02c <__mcmp>
 801a602:	2800      	cmp	r0, #0
 801a604:	da5b      	bge.n	801a6be <_dtoa_r+0x916>
 801a606:	2300      	movs	r3, #0
 801a608:	9902      	ldr	r1, [sp, #8]
 801a60a:	220a      	movs	r2, #10
 801a60c:	4648      	mov	r0, r9
 801a60e:	f000 fafd 	bl	801ac0c <__multadd>
 801a612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a614:	9002      	str	r0, [sp, #8]
 801a616:	f107 38ff 	add.w	r8, r7, #4294967295
 801a61a:	2b00      	cmp	r3, #0
 801a61c:	f000 8177 	beq.w	801a90e <_dtoa_r+0xb66>
 801a620:	4629      	mov	r1, r5
 801a622:	2300      	movs	r3, #0
 801a624:	220a      	movs	r2, #10
 801a626:	4648      	mov	r0, r9
 801a628:	f000 faf0 	bl	801ac0c <__multadd>
 801a62c:	f1bb 0f00 	cmp.w	fp, #0
 801a630:	4605      	mov	r5, r0
 801a632:	dc6f      	bgt.n	801a714 <_dtoa_r+0x96c>
 801a634:	9b07      	ldr	r3, [sp, #28]
 801a636:	2b02      	cmp	r3, #2
 801a638:	dc49      	bgt.n	801a6ce <_dtoa_r+0x926>
 801a63a:	e06b      	b.n	801a714 <_dtoa_r+0x96c>
 801a63c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a63e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801a642:	e73c      	b.n	801a4be <_dtoa_r+0x716>
 801a644:	3fe00000 	.word	0x3fe00000
 801a648:	40240000 	.word	0x40240000
 801a64c:	9b03      	ldr	r3, [sp, #12]
 801a64e:	1e5c      	subs	r4, r3, #1
 801a650:	9b08      	ldr	r3, [sp, #32]
 801a652:	42a3      	cmp	r3, r4
 801a654:	db09      	blt.n	801a66a <_dtoa_r+0x8c2>
 801a656:	1b1c      	subs	r4, r3, r4
 801a658:	9b03      	ldr	r3, [sp, #12]
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	f6bf af30 	bge.w	801a4c0 <_dtoa_r+0x718>
 801a660:	9b00      	ldr	r3, [sp, #0]
 801a662:	9a03      	ldr	r2, [sp, #12]
 801a664:	1a9e      	subs	r6, r3, r2
 801a666:	2300      	movs	r3, #0
 801a668:	e72b      	b.n	801a4c2 <_dtoa_r+0x71a>
 801a66a:	9b08      	ldr	r3, [sp, #32]
 801a66c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a66e:	9408      	str	r4, [sp, #32]
 801a670:	1ae3      	subs	r3, r4, r3
 801a672:	441a      	add	r2, r3
 801a674:	9e00      	ldr	r6, [sp, #0]
 801a676:	9b03      	ldr	r3, [sp, #12]
 801a678:	920d      	str	r2, [sp, #52]	@ 0x34
 801a67a:	2400      	movs	r4, #0
 801a67c:	e721      	b.n	801a4c2 <_dtoa_r+0x71a>
 801a67e:	9c08      	ldr	r4, [sp, #32]
 801a680:	9e00      	ldr	r6, [sp, #0]
 801a682:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801a684:	e728      	b.n	801a4d8 <_dtoa_r+0x730>
 801a686:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801a68a:	e751      	b.n	801a530 <_dtoa_r+0x788>
 801a68c:	9a08      	ldr	r2, [sp, #32]
 801a68e:	9902      	ldr	r1, [sp, #8]
 801a690:	e750      	b.n	801a534 <_dtoa_r+0x78c>
 801a692:	f8cd 8008 	str.w	r8, [sp, #8]
 801a696:	e751      	b.n	801a53c <_dtoa_r+0x794>
 801a698:	2300      	movs	r3, #0
 801a69a:	e779      	b.n	801a590 <_dtoa_r+0x7e8>
 801a69c:	9b04      	ldr	r3, [sp, #16]
 801a69e:	e777      	b.n	801a590 <_dtoa_r+0x7e8>
 801a6a0:	2300      	movs	r3, #0
 801a6a2:	9308      	str	r3, [sp, #32]
 801a6a4:	e779      	b.n	801a59a <_dtoa_r+0x7f2>
 801a6a6:	d093      	beq.n	801a5d0 <_dtoa_r+0x828>
 801a6a8:	9a00      	ldr	r2, [sp, #0]
 801a6aa:	331c      	adds	r3, #28
 801a6ac:	441a      	add	r2, r3
 801a6ae:	9200      	str	r2, [sp, #0]
 801a6b0:	9a06      	ldr	r2, [sp, #24]
 801a6b2:	441a      	add	r2, r3
 801a6b4:	441e      	add	r6, r3
 801a6b6:	9206      	str	r2, [sp, #24]
 801a6b8:	e78a      	b.n	801a5d0 <_dtoa_r+0x828>
 801a6ba:	4603      	mov	r3, r0
 801a6bc:	e7f4      	b.n	801a6a8 <_dtoa_r+0x900>
 801a6be:	9b03      	ldr	r3, [sp, #12]
 801a6c0:	2b00      	cmp	r3, #0
 801a6c2:	46b8      	mov	r8, r7
 801a6c4:	dc20      	bgt.n	801a708 <_dtoa_r+0x960>
 801a6c6:	469b      	mov	fp, r3
 801a6c8:	9b07      	ldr	r3, [sp, #28]
 801a6ca:	2b02      	cmp	r3, #2
 801a6cc:	dd1e      	ble.n	801a70c <_dtoa_r+0x964>
 801a6ce:	f1bb 0f00 	cmp.w	fp, #0
 801a6d2:	f47f adb1 	bne.w	801a238 <_dtoa_r+0x490>
 801a6d6:	4621      	mov	r1, r4
 801a6d8:	465b      	mov	r3, fp
 801a6da:	2205      	movs	r2, #5
 801a6dc:	4648      	mov	r0, r9
 801a6de:	f000 fa95 	bl	801ac0c <__multadd>
 801a6e2:	4601      	mov	r1, r0
 801a6e4:	4604      	mov	r4, r0
 801a6e6:	9802      	ldr	r0, [sp, #8]
 801a6e8:	f000 fca0 	bl	801b02c <__mcmp>
 801a6ec:	2800      	cmp	r0, #0
 801a6ee:	f77f ada3 	ble.w	801a238 <_dtoa_r+0x490>
 801a6f2:	4656      	mov	r6, sl
 801a6f4:	2331      	movs	r3, #49	@ 0x31
 801a6f6:	f806 3b01 	strb.w	r3, [r6], #1
 801a6fa:	f108 0801 	add.w	r8, r8, #1
 801a6fe:	e59f      	b.n	801a240 <_dtoa_r+0x498>
 801a700:	9c03      	ldr	r4, [sp, #12]
 801a702:	46b8      	mov	r8, r7
 801a704:	4625      	mov	r5, r4
 801a706:	e7f4      	b.n	801a6f2 <_dtoa_r+0x94a>
 801a708:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801a70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a70e:	2b00      	cmp	r3, #0
 801a710:	f000 8101 	beq.w	801a916 <_dtoa_r+0xb6e>
 801a714:	2e00      	cmp	r6, #0
 801a716:	dd05      	ble.n	801a724 <_dtoa_r+0x97c>
 801a718:	4629      	mov	r1, r5
 801a71a:	4632      	mov	r2, r6
 801a71c:	4648      	mov	r0, r9
 801a71e:	f000 fc19 	bl	801af54 <__lshift>
 801a722:	4605      	mov	r5, r0
 801a724:	9b08      	ldr	r3, [sp, #32]
 801a726:	2b00      	cmp	r3, #0
 801a728:	d05c      	beq.n	801a7e4 <_dtoa_r+0xa3c>
 801a72a:	6869      	ldr	r1, [r5, #4]
 801a72c:	4648      	mov	r0, r9
 801a72e:	f000 fa0b 	bl	801ab48 <_Balloc>
 801a732:	4606      	mov	r6, r0
 801a734:	b928      	cbnz	r0, 801a742 <_dtoa_r+0x99a>
 801a736:	4b82      	ldr	r3, [pc, #520]	@ (801a940 <_dtoa_r+0xb98>)
 801a738:	4602      	mov	r2, r0
 801a73a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a73e:	f7ff bb4a 	b.w	8019dd6 <_dtoa_r+0x2e>
 801a742:	692a      	ldr	r2, [r5, #16]
 801a744:	3202      	adds	r2, #2
 801a746:	0092      	lsls	r2, r2, #2
 801a748:	f105 010c 	add.w	r1, r5, #12
 801a74c:	300c      	adds	r0, #12
 801a74e:	f7ff fa76 	bl	8019c3e <memcpy>
 801a752:	2201      	movs	r2, #1
 801a754:	4631      	mov	r1, r6
 801a756:	4648      	mov	r0, r9
 801a758:	f000 fbfc 	bl	801af54 <__lshift>
 801a75c:	f10a 0301 	add.w	r3, sl, #1
 801a760:	9300      	str	r3, [sp, #0]
 801a762:	eb0a 030b 	add.w	r3, sl, fp
 801a766:	9308      	str	r3, [sp, #32]
 801a768:	9b04      	ldr	r3, [sp, #16]
 801a76a:	f003 0301 	and.w	r3, r3, #1
 801a76e:	462f      	mov	r7, r5
 801a770:	9306      	str	r3, [sp, #24]
 801a772:	4605      	mov	r5, r0
 801a774:	9b00      	ldr	r3, [sp, #0]
 801a776:	9802      	ldr	r0, [sp, #8]
 801a778:	4621      	mov	r1, r4
 801a77a:	f103 3bff 	add.w	fp, r3, #4294967295
 801a77e:	f7ff fa8b 	bl	8019c98 <quorem>
 801a782:	4603      	mov	r3, r0
 801a784:	3330      	adds	r3, #48	@ 0x30
 801a786:	9003      	str	r0, [sp, #12]
 801a788:	4639      	mov	r1, r7
 801a78a:	9802      	ldr	r0, [sp, #8]
 801a78c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a78e:	f000 fc4d 	bl	801b02c <__mcmp>
 801a792:	462a      	mov	r2, r5
 801a794:	9004      	str	r0, [sp, #16]
 801a796:	4621      	mov	r1, r4
 801a798:	4648      	mov	r0, r9
 801a79a:	f000 fc63 	bl	801b064 <__mdiff>
 801a79e:	68c2      	ldr	r2, [r0, #12]
 801a7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a7a2:	4606      	mov	r6, r0
 801a7a4:	bb02      	cbnz	r2, 801a7e8 <_dtoa_r+0xa40>
 801a7a6:	4601      	mov	r1, r0
 801a7a8:	9802      	ldr	r0, [sp, #8]
 801a7aa:	f000 fc3f 	bl	801b02c <__mcmp>
 801a7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a7b0:	4602      	mov	r2, r0
 801a7b2:	4631      	mov	r1, r6
 801a7b4:	4648      	mov	r0, r9
 801a7b6:	920c      	str	r2, [sp, #48]	@ 0x30
 801a7b8:	9309      	str	r3, [sp, #36]	@ 0x24
 801a7ba:	f000 fa05 	bl	801abc8 <_Bfree>
 801a7be:	9b07      	ldr	r3, [sp, #28]
 801a7c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801a7c2:	9e00      	ldr	r6, [sp, #0]
 801a7c4:	ea42 0103 	orr.w	r1, r2, r3
 801a7c8:	9b06      	ldr	r3, [sp, #24]
 801a7ca:	4319      	orrs	r1, r3
 801a7cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a7ce:	d10d      	bne.n	801a7ec <_dtoa_r+0xa44>
 801a7d0:	2b39      	cmp	r3, #57	@ 0x39
 801a7d2:	d027      	beq.n	801a824 <_dtoa_r+0xa7c>
 801a7d4:	9a04      	ldr	r2, [sp, #16]
 801a7d6:	2a00      	cmp	r2, #0
 801a7d8:	dd01      	ble.n	801a7de <_dtoa_r+0xa36>
 801a7da:	9b03      	ldr	r3, [sp, #12]
 801a7dc:	3331      	adds	r3, #49	@ 0x31
 801a7de:	f88b 3000 	strb.w	r3, [fp]
 801a7e2:	e52e      	b.n	801a242 <_dtoa_r+0x49a>
 801a7e4:	4628      	mov	r0, r5
 801a7e6:	e7b9      	b.n	801a75c <_dtoa_r+0x9b4>
 801a7e8:	2201      	movs	r2, #1
 801a7ea:	e7e2      	b.n	801a7b2 <_dtoa_r+0xa0a>
 801a7ec:	9904      	ldr	r1, [sp, #16]
 801a7ee:	2900      	cmp	r1, #0
 801a7f0:	db04      	blt.n	801a7fc <_dtoa_r+0xa54>
 801a7f2:	9807      	ldr	r0, [sp, #28]
 801a7f4:	4301      	orrs	r1, r0
 801a7f6:	9806      	ldr	r0, [sp, #24]
 801a7f8:	4301      	orrs	r1, r0
 801a7fa:	d120      	bne.n	801a83e <_dtoa_r+0xa96>
 801a7fc:	2a00      	cmp	r2, #0
 801a7fe:	ddee      	ble.n	801a7de <_dtoa_r+0xa36>
 801a800:	9902      	ldr	r1, [sp, #8]
 801a802:	9300      	str	r3, [sp, #0]
 801a804:	2201      	movs	r2, #1
 801a806:	4648      	mov	r0, r9
 801a808:	f000 fba4 	bl	801af54 <__lshift>
 801a80c:	4621      	mov	r1, r4
 801a80e:	9002      	str	r0, [sp, #8]
 801a810:	f000 fc0c 	bl	801b02c <__mcmp>
 801a814:	2800      	cmp	r0, #0
 801a816:	9b00      	ldr	r3, [sp, #0]
 801a818:	dc02      	bgt.n	801a820 <_dtoa_r+0xa78>
 801a81a:	d1e0      	bne.n	801a7de <_dtoa_r+0xa36>
 801a81c:	07da      	lsls	r2, r3, #31
 801a81e:	d5de      	bpl.n	801a7de <_dtoa_r+0xa36>
 801a820:	2b39      	cmp	r3, #57	@ 0x39
 801a822:	d1da      	bne.n	801a7da <_dtoa_r+0xa32>
 801a824:	2339      	movs	r3, #57	@ 0x39
 801a826:	f88b 3000 	strb.w	r3, [fp]
 801a82a:	4633      	mov	r3, r6
 801a82c:	461e      	mov	r6, r3
 801a82e:	3b01      	subs	r3, #1
 801a830:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a834:	2a39      	cmp	r2, #57	@ 0x39
 801a836:	d04e      	beq.n	801a8d6 <_dtoa_r+0xb2e>
 801a838:	3201      	adds	r2, #1
 801a83a:	701a      	strb	r2, [r3, #0]
 801a83c:	e501      	b.n	801a242 <_dtoa_r+0x49a>
 801a83e:	2a00      	cmp	r2, #0
 801a840:	dd03      	ble.n	801a84a <_dtoa_r+0xaa2>
 801a842:	2b39      	cmp	r3, #57	@ 0x39
 801a844:	d0ee      	beq.n	801a824 <_dtoa_r+0xa7c>
 801a846:	3301      	adds	r3, #1
 801a848:	e7c9      	b.n	801a7de <_dtoa_r+0xa36>
 801a84a:	9a00      	ldr	r2, [sp, #0]
 801a84c:	9908      	ldr	r1, [sp, #32]
 801a84e:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a852:	428a      	cmp	r2, r1
 801a854:	d028      	beq.n	801a8a8 <_dtoa_r+0xb00>
 801a856:	9902      	ldr	r1, [sp, #8]
 801a858:	2300      	movs	r3, #0
 801a85a:	220a      	movs	r2, #10
 801a85c:	4648      	mov	r0, r9
 801a85e:	f000 f9d5 	bl	801ac0c <__multadd>
 801a862:	42af      	cmp	r7, r5
 801a864:	9002      	str	r0, [sp, #8]
 801a866:	f04f 0300 	mov.w	r3, #0
 801a86a:	f04f 020a 	mov.w	r2, #10
 801a86e:	4639      	mov	r1, r7
 801a870:	4648      	mov	r0, r9
 801a872:	d107      	bne.n	801a884 <_dtoa_r+0xadc>
 801a874:	f000 f9ca 	bl	801ac0c <__multadd>
 801a878:	4607      	mov	r7, r0
 801a87a:	4605      	mov	r5, r0
 801a87c:	9b00      	ldr	r3, [sp, #0]
 801a87e:	3301      	adds	r3, #1
 801a880:	9300      	str	r3, [sp, #0]
 801a882:	e777      	b.n	801a774 <_dtoa_r+0x9cc>
 801a884:	f000 f9c2 	bl	801ac0c <__multadd>
 801a888:	4629      	mov	r1, r5
 801a88a:	4607      	mov	r7, r0
 801a88c:	2300      	movs	r3, #0
 801a88e:	220a      	movs	r2, #10
 801a890:	4648      	mov	r0, r9
 801a892:	f000 f9bb 	bl	801ac0c <__multadd>
 801a896:	4605      	mov	r5, r0
 801a898:	e7f0      	b.n	801a87c <_dtoa_r+0xad4>
 801a89a:	f1bb 0f00 	cmp.w	fp, #0
 801a89e:	bfcc      	ite	gt
 801a8a0:	465e      	movgt	r6, fp
 801a8a2:	2601      	movle	r6, #1
 801a8a4:	4456      	add	r6, sl
 801a8a6:	2700      	movs	r7, #0
 801a8a8:	9902      	ldr	r1, [sp, #8]
 801a8aa:	9300      	str	r3, [sp, #0]
 801a8ac:	2201      	movs	r2, #1
 801a8ae:	4648      	mov	r0, r9
 801a8b0:	f000 fb50 	bl	801af54 <__lshift>
 801a8b4:	4621      	mov	r1, r4
 801a8b6:	9002      	str	r0, [sp, #8]
 801a8b8:	f000 fbb8 	bl	801b02c <__mcmp>
 801a8bc:	2800      	cmp	r0, #0
 801a8be:	dcb4      	bgt.n	801a82a <_dtoa_r+0xa82>
 801a8c0:	d102      	bne.n	801a8c8 <_dtoa_r+0xb20>
 801a8c2:	9b00      	ldr	r3, [sp, #0]
 801a8c4:	07db      	lsls	r3, r3, #31
 801a8c6:	d4b0      	bmi.n	801a82a <_dtoa_r+0xa82>
 801a8c8:	4633      	mov	r3, r6
 801a8ca:	461e      	mov	r6, r3
 801a8cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a8d0:	2a30      	cmp	r2, #48	@ 0x30
 801a8d2:	d0fa      	beq.n	801a8ca <_dtoa_r+0xb22>
 801a8d4:	e4b5      	b.n	801a242 <_dtoa_r+0x49a>
 801a8d6:	459a      	cmp	sl, r3
 801a8d8:	d1a8      	bne.n	801a82c <_dtoa_r+0xa84>
 801a8da:	2331      	movs	r3, #49	@ 0x31
 801a8dc:	f108 0801 	add.w	r8, r8, #1
 801a8e0:	f88a 3000 	strb.w	r3, [sl]
 801a8e4:	e4ad      	b.n	801a242 <_dtoa_r+0x49a>
 801a8e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a8e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801a944 <_dtoa_r+0xb9c>
 801a8ec:	b11b      	cbz	r3, 801a8f6 <_dtoa_r+0xb4e>
 801a8ee:	f10a 0308 	add.w	r3, sl, #8
 801a8f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a8f4:	6013      	str	r3, [r2, #0]
 801a8f6:	4650      	mov	r0, sl
 801a8f8:	b017      	add	sp, #92	@ 0x5c
 801a8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8fe:	9b07      	ldr	r3, [sp, #28]
 801a900:	2b01      	cmp	r3, #1
 801a902:	f77f ae2e 	ble.w	801a562 <_dtoa_r+0x7ba>
 801a906:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a908:	9308      	str	r3, [sp, #32]
 801a90a:	2001      	movs	r0, #1
 801a90c:	e64d      	b.n	801a5aa <_dtoa_r+0x802>
 801a90e:	f1bb 0f00 	cmp.w	fp, #0
 801a912:	f77f aed9 	ble.w	801a6c8 <_dtoa_r+0x920>
 801a916:	4656      	mov	r6, sl
 801a918:	9802      	ldr	r0, [sp, #8]
 801a91a:	4621      	mov	r1, r4
 801a91c:	f7ff f9bc 	bl	8019c98 <quorem>
 801a920:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801a924:	f806 3b01 	strb.w	r3, [r6], #1
 801a928:	eba6 020a 	sub.w	r2, r6, sl
 801a92c:	4593      	cmp	fp, r2
 801a92e:	ddb4      	ble.n	801a89a <_dtoa_r+0xaf2>
 801a930:	9902      	ldr	r1, [sp, #8]
 801a932:	2300      	movs	r3, #0
 801a934:	220a      	movs	r2, #10
 801a936:	4648      	mov	r0, r9
 801a938:	f000 f968 	bl	801ac0c <__multadd>
 801a93c:	9002      	str	r0, [sp, #8]
 801a93e:	e7eb      	b.n	801a918 <_dtoa_r+0xb70>
 801a940:	0801e38c 	.word	0x0801e38c
 801a944:	0801e327 	.word	0x0801e327

0801a948 <_free_r>:
 801a948:	b538      	push	{r3, r4, r5, lr}
 801a94a:	4605      	mov	r5, r0
 801a94c:	2900      	cmp	r1, #0
 801a94e:	d041      	beq.n	801a9d4 <_free_r+0x8c>
 801a950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a954:	1f0c      	subs	r4, r1, #4
 801a956:	2b00      	cmp	r3, #0
 801a958:	bfb8      	it	lt
 801a95a:	18e4      	addlt	r4, r4, r3
 801a95c:	f000 f8e8 	bl	801ab30 <__malloc_lock>
 801a960:	4a1d      	ldr	r2, [pc, #116]	@ (801a9d8 <_free_r+0x90>)
 801a962:	6813      	ldr	r3, [r2, #0]
 801a964:	b933      	cbnz	r3, 801a974 <_free_r+0x2c>
 801a966:	6063      	str	r3, [r4, #4]
 801a968:	6014      	str	r4, [r2, #0]
 801a96a:	4628      	mov	r0, r5
 801a96c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a970:	f000 b8e4 	b.w	801ab3c <__malloc_unlock>
 801a974:	42a3      	cmp	r3, r4
 801a976:	d908      	bls.n	801a98a <_free_r+0x42>
 801a978:	6820      	ldr	r0, [r4, #0]
 801a97a:	1821      	adds	r1, r4, r0
 801a97c:	428b      	cmp	r3, r1
 801a97e:	bf01      	itttt	eq
 801a980:	6819      	ldreq	r1, [r3, #0]
 801a982:	685b      	ldreq	r3, [r3, #4]
 801a984:	1809      	addeq	r1, r1, r0
 801a986:	6021      	streq	r1, [r4, #0]
 801a988:	e7ed      	b.n	801a966 <_free_r+0x1e>
 801a98a:	461a      	mov	r2, r3
 801a98c:	685b      	ldr	r3, [r3, #4]
 801a98e:	b10b      	cbz	r3, 801a994 <_free_r+0x4c>
 801a990:	42a3      	cmp	r3, r4
 801a992:	d9fa      	bls.n	801a98a <_free_r+0x42>
 801a994:	6811      	ldr	r1, [r2, #0]
 801a996:	1850      	adds	r0, r2, r1
 801a998:	42a0      	cmp	r0, r4
 801a99a:	d10b      	bne.n	801a9b4 <_free_r+0x6c>
 801a99c:	6820      	ldr	r0, [r4, #0]
 801a99e:	4401      	add	r1, r0
 801a9a0:	1850      	adds	r0, r2, r1
 801a9a2:	4283      	cmp	r3, r0
 801a9a4:	6011      	str	r1, [r2, #0]
 801a9a6:	d1e0      	bne.n	801a96a <_free_r+0x22>
 801a9a8:	6818      	ldr	r0, [r3, #0]
 801a9aa:	685b      	ldr	r3, [r3, #4]
 801a9ac:	6053      	str	r3, [r2, #4]
 801a9ae:	4408      	add	r0, r1
 801a9b0:	6010      	str	r0, [r2, #0]
 801a9b2:	e7da      	b.n	801a96a <_free_r+0x22>
 801a9b4:	d902      	bls.n	801a9bc <_free_r+0x74>
 801a9b6:	230c      	movs	r3, #12
 801a9b8:	602b      	str	r3, [r5, #0]
 801a9ba:	e7d6      	b.n	801a96a <_free_r+0x22>
 801a9bc:	6820      	ldr	r0, [r4, #0]
 801a9be:	1821      	adds	r1, r4, r0
 801a9c0:	428b      	cmp	r3, r1
 801a9c2:	bf04      	itt	eq
 801a9c4:	6819      	ldreq	r1, [r3, #0]
 801a9c6:	685b      	ldreq	r3, [r3, #4]
 801a9c8:	6063      	str	r3, [r4, #4]
 801a9ca:	bf04      	itt	eq
 801a9cc:	1809      	addeq	r1, r1, r0
 801a9ce:	6021      	streq	r1, [r4, #0]
 801a9d0:	6054      	str	r4, [r2, #4]
 801a9d2:	e7ca      	b.n	801a96a <_free_r+0x22>
 801a9d4:	bd38      	pop	{r3, r4, r5, pc}
 801a9d6:	bf00      	nop
 801a9d8:	20003ef4 	.word	0x20003ef4

0801a9dc <malloc>:
 801a9dc:	4b02      	ldr	r3, [pc, #8]	@ (801a9e8 <malloc+0xc>)
 801a9de:	4601      	mov	r1, r0
 801a9e0:	6818      	ldr	r0, [r3, #0]
 801a9e2:	f000 b825 	b.w	801aa30 <_malloc_r>
 801a9e6:	bf00      	nop
 801a9e8:	200001ac 	.word	0x200001ac

0801a9ec <sbrk_aligned>:
 801a9ec:	b570      	push	{r4, r5, r6, lr}
 801a9ee:	4e0f      	ldr	r6, [pc, #60]	@ (801aa2c <sbrk_aligned+0x40>)
 801a9f0:	460c      	mov	r4, r1
 801a9f2:	6831      	ldr	r1, [r6, #0]
 801a9f4:	4605      	mov	r5, r0
 801a9f6:	b911      	cbnz	r1, 801a9fe <sbrk_aligned+0x12>
 801a9f8:	f000 fe36 	bl	801b668 <_sbrk_r>
 801a9fc:	6030      	str	r0, [r6, #0]
 801a9fe:	4621      	mov	r1, r4
 801aa00:	4628      	mov	r0, r5
 801aa02:	f000 fe31 	bl	801b668 <_sbrk_r>
 801aa06:	1c43      	adds	r3, r0, #1
 801aa08:	d103      	bne.n	801aa12 <sbrk_aligned+0x26>
 801aa0a:	f04f 34ff 	mov.w	r4, #4294967295
 801aa0e:	4620      	mov	r0, r4
 801aa10:	bd70      	pop	{r4, r5, r6, pc}
 801aa12:	1cc4      	adds	r4, r0, #3
 801aa14:	f024 0403 	bic.w	r4, r4, #3
 801aa18:	42a0      	cmp	r0, r4
 801aa1a:	d0f8      	beq.n	801aa0e <sbrk_aligned+0x22>
 801aa1c:	1a21      	subs	r1, r4, r0
 801aa1e:	4628      	mov	r0, r5
 801aa20:	f000 fe22 	bl	801b668 <_sbrk_r>
 801aa24:	3001      	adds	r0, #1
 801aa26:	d1f2      	bne.n	801aa0e <sbrk_aligned+0x22>
 801aa28:	e7ef      	b.n	801aa0a <sbrk_aligned+0x1e>
 801aa2a:	bf00      	nop
 801aa2c:	20003ef0 	.word	0x20003ef0

0801aa30 <_malloc_r>:
 801aa30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aa34:	1ccd      	adds	r5, r1, #3
 801aa36:	f025 0503 	bic.w	r5, r5, #3
 801aa3a:	3508      	adds	r5, #8
 801aa3c:	2d0c      	cmp	r5, #12
 801aa3e:	bf38      	it	cc
 801aa40:	250c      	movcc	r5, #12
 801aa42:	2d00      	cmp	r5, #0
 801aa44:	4606      	mov	r6, r0
 801aa46:	db01      	blt.n	801aa4c <_malloc_r+0x1c>
 801aa48:	42a9      	cmp	r1, r5
 801aa4a:	d904      	bls.n	801aa56 <_malloc_r+0x26>
 801aa4c:	230c      	movs	r3, #12
 801aa4e:	6033      	str	r3, [r6, #0]
 801aa50:	2000      	movs	r0, #0
 801aa52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aa56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ab2c <_malloc_r+0xfc>
 801aa5a:	f000 f869 	bl	801ab30 <__malloc_lock>
 801aa5e:	f8d8 3000 	ldr.w	r3, [r8]
 801aa62:	461c      	mov	r4, r3
 801aa64:	bb44      	cbnz	r4, 801aab8 <_malloc_r+0x88>
 801aa66:	4629      	mov	r1, r5
 801aa68:	4630      	mov	r0, r6
 801aa6a:	f7ff ffbf 	bl	801a9ec <sbrk_aligned>
 801aa6e:	1c43      	adds	r3, r0, #1
 801aa70:	4604      	mov	r4, r0
 801aa72:	d158      	bne.n	801ab26 <_malloc_r+0xf6>
 801aa74:	f8d8 4000 	ldr.w	r4, [r8]
 801aa78:	4627      	mov	r7, r4
 801aa7a:	2f00      	cmp	r7, #0
 801aa7c:	d143      	bne.n	801ab06 <_malloc_r+0xd6>
 801aa7e:	2c00      	cmp	r4, #0
 801aa80:	d04b      	beq.n	801ab1a <_malloc_r+0xea>
 801aa82:	6823      	ldr	r3, [r4, #0]
 801aa84:	4639      	mov	r1, r7
 801aa86:	4630      	mov	r0, r6
 801aa88:	eb04 0903 	add.w	r9, r4, r3
 801aa8c:	f000 fdec 	bl	801b668 <_sbrk_r>
 801aa90:	4581      	cmp	r9, r0
 801aa92:	d142      	bne.n	801ab1a <_malloc_r+0xea>
 801aa94:	6821      	ldr	r1, [r4, #0]
 801aa96:	1a6d      	subs	r5, r5, r1
 801aa98:	4629      	mov	r1, r5
 801aa9a:	4630      	mov	r0, r6
 801aa9c:	f7ff ffa6 	bl	801a9ec <sbrk_aligned>
 801aaa0:	3001      	adds	r0, #1
 801aaa2:	d03a      	beq.n	801ab1a <_malloc_r+0xea>
 801aaa4:	6823      	ldr	r3, [r4, #0]
 801aaa6:	442b      	add	r3, r5
 801aaa8:	6023      	str	r3, [r4, #0]
 801aaaa:	f8d8 3000 	ldr.w	r3, [r8]
 801aaae:	685a      	ldr	r2, [r3, #4]
 801aab0:	bb62      	cbnz	r2, 801ab0c <_malloc_r+0xdc>
 801aab2:	f8c8 7000 	str.w	r7, [r8]
 801aab6:	e00f      	b.n	801aad8 <_malloc_r+0xa8>
 801aab8:	6822      	ldr	r2, [r4, #0]
 801aaba:	1b52      	subs	r2, r2, r5
 801aabc:	d420      	bmi.n	801ab00 <_malloc_r+0xd0>
 801aabe:	2a0b      	cmp	r2, #11
 801aac0:	d917      	bls.n	801aaf2 <_malloc_r+0xc2>
 801aac2:	1961      	adds	r1, r4, r5
 801aac4:	42a3      	cmp	r3, r4
 801aac6:	6025      	str	r5, [r4, #0]
 801aac8:	bf18      	it	ne
 801aaca:	6059      	strne	r1, [r3, #4]
 801aacc:	6863      	ldr	r3, [r4, #4]
 801aace:	bf08      	it	eq
 801aad0:	f8c8 1000 	streq.w	r1, [r8]
 801aad4:	5162      	str	r2, [r4, r5]
 801aad6:	604b      	str	r3, [r1, #4]
 801aad8:	4630      	mov	r0, r6
 801aada:	f000 f82f 	bl	801ab3c <__malloc_unlock>
 801aade:	f104 000b 	add.w	r0, r4, #11
 801aae2:	1d23      	adds	r3, r4, #4
 801aae4:	f020 0007 	bic.w	r0, r0, #7
 801aae8:	1ac2      	subs	r2, r0, r3
 801aaea:	bf1c      	itt	ne
 801aaec:	1a1b      	subne	r3, r3, r0
 801aaee:	50a3      	strne	r3, [r4, r2]
 801aaf0:	e7af      	b.n	801aa52 <_malloc_r+0x22>
 801aaf2:	6862      	ldr	r2, [r4, #4]
 801aaf4:	42a3      	cmp	r3, r4
 801aaf6:	bf0c      	ite	eq
 801aaf8:	f8c8 2000 	streq.w	r2, [r8]
 801aafc:	605a      	strne	r2, [r3, #4]
 801aafe:	e7eb      	b.n	801aad8 <_malloc_r+0xa8>
 801ab00:	4623      	mov	r3, r4
 801ab02:	6864      	ldr	r4, [r4, #4]
 801ab04:	e7ae      	b.n	801aa64 <_malloc_r+0x34>
 801ab06:	463c      	mov	r4, r7
 801ab08:	687f      	ldr	r7, [r7, #4]
 801ab0a:	e7b6      	b.n	801aa7a <_malloc_r+0x4a>
 801ab0c:	461a      	mov	r2, r3
 801ab0e:	685b      	ldr	r3, [r3, #4]
 801ab10:	42a3      	cmp	r3, r4
 801ab12:	d1fb      	bne.n	801ab0c <_malloc_r+0xdc>
 801ab14:	2300      	movs	r3, #0
 801ab16:	6053      	str	r3, [r2, #4]
 801ab18:	e7de      	b.n	801aad8 <_malloc_r+0xa8>
 801ab1a:	230c      	movs	r3, #12
 801ab1c:	6033      	str	r3, [r6, #0]
 801ab1e:	4630      	mov	r0, r6
 801ab20:	f000 f80c 	bl	801ab3c <__malloc_unlock>
 801ab24:	e794      	b.n	801aa50 <_malloc_r+0x20>
 801ab26:	6005      	str	r5, [r0, #0]
 801ab28:	e7d6      	b.n	801aad8 <_malloc_r+0xa8>
 801ab2a:	bf00      	nop
 801ab2c:	20003ef4 	.word	0x20003ef4

0801ab30 <__malloc_lock>:
 801ab30:	4801      	ldr	r0, [pc, #4]	@ (801ab38 <__malloc_lock+0x8>)
 801ab32:	f7ff b882 	b.w	8019c3a <__retarget_lock_acquire_recursive>
 801ab36:	bf00      	nop
 801ab38:	20003eec 	.word	0x20003eec

0801ab3c <__malloc_unlock>:
 801ab3c:	4801      	ldr	r0, [pc, #4]	@ (801ab44 <__malloc_unlock+0x8>)
 801ab3e:	f7ff b87d 	b.w	8019c3c <__retarget_lock_release_recursive>
 801ab42:	bf00      	nop
 801ab44:	20003eec 	.word	0x20003eec

0801ab48 <_Balloc>:
 801ab48:	b570      	push	{r4, r5, r6, lr}
 801ab4a:	69c6      	ldr	r6, [r0, #28]
 801ab4c:	4604      	mov	r4, r0
 801ab4e:	460d      	mov	r5, r1
 801ab50:	b976      	cbnz	r6, 801ab70 <_Balloc+0x28>
 801ab52:	2010      	movs	r0, #16
 801ab54:	f7ff ff42 	bl	801a9dc <malloc>
 801ab58:	4602      	mov	r2, r0
 801ab5a:	61e0      	str	r0, [r4, #28]
 801ab5c:	b920      	cbnz	r0, 801ab68 <_Balloc+0x20>
 801ab5e:	4b18      	ldr	r3, [pc, #96]	@ (801abc0 <_Balloc+0x78>)
 801ab60:	4818      	ldr	r0, [pc, #96]	@ (801abc4 <_Balloc+0x7c>)
 801ab62:	216b      	movs	r1, #107	@ 0x6b
 801ab64:	f7ff f87a 	bl	8019c5c <__assert_func>
 801ab68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ab6c:	6006      	str	r6, [r0, #0]
 801ab6e:	60c6      	str	r6, [r0, #12]
 801ab70:	69e6      	ldr	r6, [r4, #28]
 801ab72:	68f3      	ldr	r3, [r6, #12]
 801ab74:	b183      	cbz	r3, 801ab98 <_Balloc+0x50>
 801ab76:	69e3      	ldr	r3, [r4, #28]
 801ab78:	68db      	ldr	r3, [r3, #12]
 801ab7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ab7e:	b9b8      	cbnz	r0, 801abb0 <_Balloc+0x68>
 801ab80:	2101      	movs	r1, #1
 801ab82:	fa01 f605 	lsl.w	r6, r1, r5
 801ab86:	1d72      	adds	r2, r6, #5
 801ab88:	0092      	lsls	r2, r2, #2
 801ab8a:	4620      	mov	r0, r4
 801ab8c:	f000 fd83 	bl	801b696 <_calloc_r>
 801ab90:	b160      	cbz	r0, 801abac <_Balloc+0x64>
 801ab92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ab96:	e00e      	b.n	801abb6 <_Balloc+0x6e>
 801ab98:	2221      	movs	r2, #33	@ 0x21
 801ab9a:	2104      	movs	r1, #4
 801ab9c:	4620      	mov	r0, r4
 801ab9e:	f000 fd7a 	bl	801b696 <_calloc_r>
 801aba2:	69e3      	ldr	r3, [r4, #28]
 801aba4:	60f0      	str	r0, [r6, #12]
 801aba6:	68db      	ldr	r3, [r3, #12]
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d1e4      	bne.n	801ab76 <_Balloc+0x2e>
 801abac:	2000      	movs	r0, #0
 801abae:	bd70      	pop	{r4, r5, r6, pc}
 801abb0:	6802      	ldr	r2, [r0, #0]
 801abb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801abb6:	2300      	movs	r3, #0
 801abb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801abbc:	e7f7      	b.n	801abae <_Balloc+0x66>
 801abbe:	bf00      	nop
 801abc0:	0801e248 	.word	0x0801e248
 801abc4:	0801e39d 	.word	0x0801e39d

0801abc8 <_Bfree>:
 801abc8:	b570      	push	{r4, r5, r6, lr}
 801abca:	69c6      	ldr	r6, [r0, #28]
 801abcc:	4605      	mov	r5, r0
 801abce:	460c      	mov	r4, r1
 801abd0:	b976      	cbnz	r6, 801abf0 <_Bfree+0x28>
 801abd2:	2010      	movs	r0, #16
 801abd4:	f7ff ff02 	bl	801a9dc <malloc>
 801abd8:	4602      	mov	r2, r0
 801abda:	61e8      	str	r0, [r5, #28]
 801abdc:	b920      	cbnz	r0, 801abe8 <_Bfree+0x20>
 801abde:	4b09      	ldr	r3, [pc, #36]	@ (801ac04 <_Bfree+0x3c>)
 801abe0:	4809      	ldr	r0, [pc, #36]	@ (801ac08 <_Bfree+0x40>)
 801abe2:	218f      	movs	r1, #143	@ 0x8f
 801abe4:	f7ff f83a 	bl	8019c5c <__assert_func>
 801abe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801abec:	6006      	str	r6, [r0, #0]
 801abee:	60c6      	str	r6, [r0, #12]
 801abf0:	b13c      	cbz	r4, 801ac02 <_Bfree+0x3a>
 801abf2:	69eb      	ldr	r3, [r5, #28]
 801abf4:	6862      	ldr	r2, [r4, #4]
 801abf6:	68db      	ldr	r3, [r3, #12]
 801abf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801abfc:	6021      	str	r1, [r4, #0]
 801abfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ac02:	bd70      	pop	{r4, r5, r6, pc}
 801ac04:	0801e248 	.word	0x0801e248
 801ac08:	0801e39d 	.word	0x0801e39d

0801ac0c <__multadd>:
 801ac0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac10:	690d      	ldr	r5, [r1, #16]
 801ac12:	4607      	mov	r7, r0
 801ac14:	460c      	mov	r4, r1
 801ac16:	461e      	mov	r6, r3
 801ac18:	f101 0c14 	add.w	ip, r1, #20
 801ac1c:	2000      	movs	r0, #0
 801ac1e:	f8dc 3000 	ldr.w	r3, [ip]
 801ac22:	b299      	uxth	r1, r3
 801ac24:	fb02 6101 	mla	r1, r2, r1, r6
 801ac28:	0c1e      	lsrs	r6, r3, #16
 801ac2a:	0c0b      	lsrs	r3, r1, #16
 801ac2c:	fb02 3306 	mla	r3, r2, r6, r3
 801ac30:	b289      	uxth	r1, r1
 801ac32:	3001      	adds	r0, #1
 801ac34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ac38:	4285      	cmp	r5, r0
 801ac3a:	f84c 1b04 	str.w	r1, [ip], #4
 801ac3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ac42:	dcec      	bgt.n	801ac1e <__multadd+0x12>
 801ac44:	b30e      	cbz	r6, 801ac8a <__multadd+0x7e>
 801ac46:	68a3      	ldr	r3, [r4, #8]
 801ac48:	42ab      	cmp	r3, r5
 801ac4a:	dc19      	bgt.n	801ac80 <__multadd+0x74>
 801ac4c:	6861      	ldr	r1, [r4, #4]
 801ac4e:	4638      	mov	r0, r7
 801ac50:	3101      	adds	r1, #1
 801ac52:	f7ff ff79 	bl	801ab48 <_Balloc>
 801ac56:	4680      	mov	r8, r0
 801ac58:	b928      	cbnz	r0, 801ac66 <__multadd+0x5a>
 801ac5a:	4602      	mov	r2, r0
 801ac5c:	4b0c      	ldr	r3, [pc, #48]	@ (801ac90 <__multadd+0x84>)
 801ac5e:	480d      	ldr	r0, [pc, #52]	@ (801ac94 <__multadd+0x88>)
 801ac60:	21ba      	movs	r1, #186	@ 0xba
 801ac62:	f7fe fffb 	bl	8019c5c <__assert_func>
 801ac66:	6922      	ldr	r2, [r4, #16]
 801ac68:	3202      	adds	r2, #2
 801ac6a:	f104 010c 	add.w	r1, r4, #12
 801ac6e:	0092      	lsls	r2, r2, #2
 801ac70:	300c      	adds	r0, #12
 801ac72:	f7fe ffe4 	bl	8019c3e <memcpy>
 801ac76:	4621      	mov	r1, r4
 801ac78:	4638      	mov	r0, r7
 801ac7a:	f7ff ffa5 	bl	801abc8 <_Bfree>
 801ac7e:	4644      	mov	r4, r8
 801ac80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ac84:	3501      	adds	r5, #1
 801ac86:	615e      	str	r6, [r3, #20]
 801ac88:	6125      	str	r5, [r4, #16]
 801ac8a:	4620      	mov	r0, r4
 801ac8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac90:	0801e38c 	.word	0x0801e38c
 801ac94:	0801e39d 	.word	0x0801e39d

0801ac98 <__hi0bits>:
 801ac98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ac9c:	4603      	mov	r3, r0
 801ac9e:	bf36      	itet	cc
 801aca0:	0403      	lslcc	r3, r0, #16
 801aca2:	2000      	movcs	r0, #0
 801aca4:	2010      	movcc	r0, #16
 801aca6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801acaa:	bf3c      	itt	cc
 801acac:	021b      	lslcc	r3, r3, #8
 801acae:	3008      	addcc	r0, #8
 801acb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801acb4:	bf3c      	itt	cc
 801acb6:	011b      	lslcc	r3, r3, #4
 801acb8:	3004      	addcc	r0, #4
 801acba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801acbe:	bf3c      	itt	cc
 801acc0:	009b      	lslcc	r3, r3, #2
 801acc2:	3002      	addcc	r0, #2
 801acc4:	2b00      	cmp	r3, #0
 801acc6:	db05      	blt.n	801acd4 <__hi0bits+0x3c>
 801acc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801accc:	f100 0001 	add.w	r0, r0, #1
 801acd0:	bf08      	it	eq
 801acd2:	2020      	moveq	r0, #32
 801acd4:	4770      	bx	lr

0801acd6 <__lo0bits>:
 801acd6:	6803      	ldr	r3, [r0, #0]
 801acd8:	4602      	mov	r2, r0
 801acda:	f013 0007 	ands.w	r0, r3, #7
 801acde:	d00b      	beq.n	801acf8 <__lo0bits+0x22>
 801ace0:	07d9      	lsls	r1, r3, #31
 801ace2:	d421      	bmi.n	801ad28 <__lo0bits+0x52>
 801ace4:	0798      	lsls	r0, r3, #30
 801ace6:	bf49      	itett	mi
 801ace8:	085b      	lsrmi	r3, r3, #1
 801acea:	089b      	lsrpl	r3, r3, #2
 801acec:	2001      	movmi	r0, #1
 801acee:	6013      	strmi	r3, [r2, #0]
 801acf0:	bf5c      	itt	pl
 801acf2:	6013      	strpl	r3, [r2, #0]
 801acf4:	2002      	movpl	r0, #2
 801acf6:	4770      	bx	lr
 801acf8:	b299      	uxth	r1, r3
 801acfa:	b909      	cbnz	r1, 801ad00 <__lo0bits+0x2a>
 801acfc:	0c1b      	lsrs	r3, r3, #16
 801acfe:	2010      	movs	r0, #16
 801ad00:	b2d9      	uxtb	r1, r3
 801ad02:	b909      	cbnz	r1, 801ad08 <__lo0bits+0x32>
 801ad04:	3008      	adds	r0, #8
 801ad06:	0a1b      	lsrs	r3, r3, #8
 801ad08:	0719      	lsls	r1, r3, #28
 801ad0a:	bf04      	itt	eq
 801ad0c:	091b      	lsreq	r3, r3, #4
 801ad0e:	3004      	addeq	r0, #4
 801ad10:	0799      	lsls	r1, r3, #30
 801ad12:	bf04      	itt	eq
 801ad14:	089b      	lsreq	r3, r3, #2
 801ad16:	3002      	addeq	r0, #2
 801ad18:	07d9      	lsls	r1, r3, #31
 801ad1a:	d403      	bmi.n	801ad24 <__lo0bits+0x4e>
 801ad1c:	085b      	lsrs	r3, r3, #1
 801ad1e:	f100 0001 	add.w	r0, r0, #1
 801ad22:	d003      	beq.n	801ad2c <__lo0bits+0x56>
 801ad24:	6013      	str	r3, [r2, #0]
 801ad26:	4770      	bx	lr
 801ad28:	2000      	movs	r0, #0
 801ad2a:	4770      	bx	lr
 801ad2c:	2020      	movs	r0, #32
 801ad2e:	4770      	bx	lr

0801ad30 <__i2b>:
 801ad30:	b510      	push	{r4, lr}
 801ad32:	460c      	mov	r4, r1
 801ad34:	2101      	movs	r1, #1
 801ad36:	f7ff ff07 	bl	801ab48 <_Balloc>
 801ad3a:	4602      	mov	r2, r0
 801ad3c:	b928      	cbnz	r0, 801ad4a <__i2b+0x1a>
 801ad3e:	4b05      	ldr	r3, [pc, #20]	@ (801ad54 <__i2b+0x24>)
 801ad40:	4805      	ldr	r0, [pc, #20]	@ (801ad58 <__i2b+0x28>)
 801ad42:	f240 1145 	movw	r1, #325	@ 0x145
 801ad46:	f7fe ff89 	bl	8019c5c <__assert_func>
 801ad4a:	2301      	movs	r3, #1
 801ad4c:	6144      	str	r4, [r0, #20]
 801ad4e:	6103      	str	r3, [r0, #16]
 801ad50:	bd10      	pop	{r4, pc}
 801ad52:	bf00      	nop
 801ad54:	0801e38c 	.word	0x0801e38c
 801ad58:	0801e39d 	.word	0x0801e39d

0801ad5c <__multiply>:
 801ad5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad60:	4617      	mov	r7, r2
 801ad62:	690a      	ldr	r2, [r1, #16]
 801ad64:	693b      	ldr	r3, [r7, #16]
 801ad66:	429a      	cmp	r2, r3
 801ad68:	bfa8      	it	ge
 801ad6a:	463b      	movge	r3, r7
 801ad6c:	4689      	mov	r9, r1
 801ad6e:	bfa4      	itt	ge
 801ad70:	460f      	movge	r7, r1
 801ad72:	4699      	movge	r9, r3
 801ad74:	693d      	ldr	r5, [r7, #16]
 801ad76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ad7a:	68bb      	ldr	r3, [r7, #8]
 801ad7c:	6879      	ldr	r1, [r7, #4]
 801ad7e:	eb05 060a 	add.w	r6, r5, sl
 801ad82:	42b3      	cmp	r3, r6
 801ad84:	b085      	sub	sp, #20
 801ad86:	bfb8      	it	lt
 801ad88:	3101      	addlt	r1, #1
 801ad8a:	f7ff fedd 	bl	801ab48 <_Balloc>
 801ad8e:	b930      	cbnz	r0, 801ad9e <__multiply+0x42>
 801ad90:	4602      	mov	r2, r0
 801ad92:	4b41      	ldr	r3, [pc, #260]	@ (801ae98 <__multiply+0x13c>)
 801ad94:	4841      	ldr	r0, [pc, #260]	@ (801ae9c <__multiply+0x140>)
 801ad96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801ad9a:	f7fe ff5f 	bl	8019c5c <__assert_func>
 801ad9e:	f100 0414 	add.w	r4, r0, #20
 801ada2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801ada6:	4623      	mov	r3, r4
 801ada8:	2200      	movs	r2, #0
 801adaa:	4573      	cmp	r3, lr
 801adac:	d320      	bcc.n	801adf0 <__multiply+0x94>
 801adae:	f107 0814 	add.w	r8, r7, #20
 801adb2:	f109 0114 	add.w	r1, r9, #20
 801adb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801adba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801adbe:	9302      	str	r3, [sp, #8]
 801adc0:	1beb      	subs	r3, r5, r7
 801adc2:	3b15      	subs	r3, #21
 801adc4:	f023 0303 	bic.w	r3, r3, #3
 801adc8:	3304      	adds	r3, #4
 801adca:	3715      	adds	r7, #21
 801adcc:	42bd      	cmp	r5, r7
 801adce:	bf38      	it	cc
 801add0:	2304      	movcc	r3, #4
 801add2:	9301      	str	r3, [sp, #4]
 801add4:	9b02      	ldr	r3, [sp, #8]
 801add6:	9103      	str	r1, [sp, #12]
 801add8:	428b      	cmp	r3, r1
 801adda:	d80c      	bhi.n	801adf6 <__multiply+0x9a>
 801addc:	2e00      	cmp	r6, #0
 801adde:	dd03      	ble.n	801ade8 <__multiply+0x8c>
 801ade0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801ade4:	2b00      	cmp	r3, #0
 801ade6:	d055      	beq.n	801ae94 <__multiply+0x138>
 801ade8:	6106      	str	r6, [r0, #16]
 801adea:	b005      	add	sp, #20
 801adec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801adf0:	f843 2b04 	str.w	r2, [r3], #4
 801adf4:	e7d9      	b.n	801adaa <__multiply+0x4e>
 801adf6:	f8b1 a000 	ldrh.w	sl, [r1]
 801adfa:	f1ba 0f00 	cmp.w	sl, #0
 801adfe:	d01f      	beq.n	801ae40 <__multiply+0xe4>
 801ae00:	46c4      	mov	ip, r8
 801ae02:	46a1      	mov	r9, r4
 801ae04:	2700      	movs	r7, #0
 801ae06:	f85c 2b04 	ldr.w	r2, [ip], #4
 801ae0a:	f8d9 3000 	ldr.w	r3, [r9]
 801ae0e:	fa1f fb82 	uxth.w	fp, r2
 801ae12:	b29b      	uxth	r3, r3
 801ae14:	fb0a 330b 	mla	r3, sl, fp, r3
 801ae18:	443b      	add	r3, r7
 801ae1a:	f8d9 7000 	ldr.w	r7, [r9]
 801ae1e:	0c12      	lsrs	r2, r2, #16
 801ae20:	0c3f      	lsrs	r7, r7, #16
 801ae22:	fb0a 7202 	mla	r2, sl, r2, r7
 801ae26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801ae2a:	b29b      	uxth	r3, r3
 801ae2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ae30:	4565      	cmp	r5, ip
 801ae32:	f849 3b04 	str.w	r3, [r9], #4
 801ae36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801ae3a:	d8e4      	bhi.n	801ae06 <__multiply+0xaa>
 801ae3c:	9b01      	ldr	r3, [sp, #4]
 801ae3e:	50e7      	str	r7, [r4, r3]
 801ae40:	9b03      	ldr	r3, [sp, #12]
 801ae42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ae46:	3104      	adds	r1, #4
 801ae48:	f1b9 0f00 	cmp.w	r9, #0
 801ae4c:	d020      	beq.n	801ae90 <__multiply+0x134>
 801ae4e:	6823      	ldr	r3, [r4, #0]
 801ae50:	4647      	mov	r7, r8
 801ae52:	46a4      	mov	ip, r4
 801ae54:	f04f 0a00 	mov.w	sl, #0
 801ae58:	f8b7 b000 	ldrh.w	fp, [r7]
 801ae5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801ae60:	fb09 220b 	mla	r2, r9, fp, r2
 801ae64:	4452      	add	r2, sl
 801ae66:	b29b      	uxth	r3, r3
 801ae68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ae6c:	f84c 3b04 	str.w	r3, [ip], #4
 801ae70:	f857 3b04 	ldr.w	r3, [r7], #4
 801ae74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ae78:	f8bc 3000 	ldrh.w	r3, [ip]
 801ae7c:	fb09 330a 	mla	r3, r9, sl, r3
 801ae80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801ae84:	42bd      	cmp	r5, r7
 801ae86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ae8a:	d8e5      	bhi.n	801ae58 <__multiply+0xfc>
 801ae8c:	9a01      	ldr	r2, [sp, #4]
 801ae8e:	50a3      	str	r3, [r4, r2]
 801ae90:	3404      	adds	r4, #4
 801ae92:	e79f      	b.n	801add4 <__multiply+0x78>
 801ae94:	3e01      	subs	r6, #1
 801ae96:	e7a1      	b.n	801addc <__multiply+0x80>
 801ae98:	0801e38c 	.word	0x0801e38c
 801ae9c:	0801e39d 	.word	0x0801e39d

0801aea0 <__pow5mult>:
 801aea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aea4:	4615      	mov	r5, r2
 801aea6:	f012 0203 	ands.w	r2, r2, #3
 801aeaa:	4607      	mov	r7, r0
 801aeac:	460e      	mov	r6, r1
 801aeae:	d007      	beq.n	801aec0 <__pow5mult+0x20>
 801aeb0:	4c25      	ldr	r4, [pc, #148]	@ (801af48 <__pow5mult+0xa8>)
 801aeb2:	3a01      	subs	r2, #1
 801aeb4:	2300      	movs	r3, #0
 801aeb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801aeba:	f7ff fea7 	bl	801ac0c <__multadd>
 801aebe:	4606      	mov	r6, r0
 801aec0:	10ad      	asrs	r5, r5, #2
 801aec2:	d03d      	beq.n	801af40 <__pow5mult+0xa0>
 801aec4:	69fc      	ldr	r4, [r7, #28]
 801aec6:	b97c      	cbnz	r4, 801aee8 <__pow5mult+0x48>
 801aec8:	2010      	movs	r0, #16
 801aeca:	f7ff fd87 	bl	801a9dc <malloc>
 801aece:	4602      	mov	r2, r0
 801aed0:	61f8      	str	r0, [r7, #28]
 801aed2:	b928      	cbnz	r0, 801aee0 <__pow5mult+0x40>
 801aed4:	4b1d      	ldr	r3, [pc, #116]	@ (801af4c <__pow5mult+0xac>)
 801aed6:	481e      	ldr	r0, [pc, #120]	@ (801af50 <__pow5mult+0xb0>)
 801aed8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801aedc:	f7fe febe 	bl	8019c5c <__assert_func>
 801aee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801aee4:	6004      	str	r4, [r0, #0]
 801aee6:	60c4      	str	r4, [r0, #12]
 801aee8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801aeec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801aef0:	b94c      	cbnz	r4, 801af06 <__pow5mult+0x66>
 801aef2:	f240 2171 	movw	r1, #625	@ 0x271
 801aef6:	4638      	mov	r0, r7
 801aef8:	f7ff ff1a 	bl	801ad30 <__i2b>
 801aefc:	2300      	movs	r3, #0
 801aefe:	f8c8 0008 	str.w	r0, [r8, #8]
 801af02:	4604      	mov	r4, r0
 801af04:	6003      	str	r3, [r0, #0]
 801af06:	f04f 0900 	mov.w	r9, #0
 801af0a:	07eb      	lsls	r3, r5, #31
 801af0c:	d50a      	bpl.n	801af24 <__pow5mult+0x84>
 801af0e:	4631      	mov	r1, r6
 801af10:	4622      	mov	r2, r4
 801af12:	4638      	mov	r0, r7
 801af14:	f7ff ff22 	bl	801ad5c <__multiply>
 801af18:	4631      	mov	r1, r6
 801af1a:	4680      	mov	r8, r0
 801af1c:	4638      	mov	r0, r7
 801af1e:	f7ff fe53 	bl	801abc8 <_Bfree>
 801af22:	4646      	mov	r6, r8
 801af24:	106d      	asrs	r5, r5, #1
 801af26:	d00b      	beq.n	801af40 <__pow5mult+0xa0>
 801af28:	6820      	ldr	r0, [r4, #0]
 801af2a:	b938      	cbnz	r0, 801af3c <__pow5mult+0x9c>
 801af2c:	4622      	mov	r2, r4
 801af2e:	4621      	mov	r1, r4
 801af30:	4638      	mov	r0, r7
 801af32:	f7ff ff13 	bl	801ad5c <__multiply>
 801af36:	6020      	str	r0, [r4, #0]
 801af38:	f8c0 9000 	str.w	r9, [r0]
 801af3c:	4604      	mov	r4, r0
 801af3e:	e7e4      	b.n	801af0a <__pow5mult+0x6a>
 801af40:	4630      	mov	r0, r6
 801af42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801af46:	bf00      	nop
 801af48:	0801e414 	.word	0x0801e414
 801af4c:	0801e248 	.word	0x0801e248
 801af50:	0801e39d 	.word	0x0801e39d

0801af54 <__lshift>:
 801af54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801af58:	460c      	mov	r4, r1
 801af5a:	6849      	ldr	r1, [r1, #4]
 801af5c:	6923      	ldr	r3, [r4, #16]
 801af5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801af62:	68a3      	ldr	r3, [r4, #8]
 801af64:	4607      	mov	r7, r0
 801af66:	4691      	mov	r9, r2
 801af68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801af6c:	f108 0601 	add.w	r6, r8, #1
 801af70:	42b3      	cmp	r3, r6
 801af72:	db0b      	blt.n	801af8c <__lshift+0x38>
 801af74:	4638      	mov	r0, r7
 801af76:	f7ff fde7 	bl	801ab48 <_Balloc>
 801af7a:	4605      	mov	r5, r0
 801af7c:	b948      	cbnz	r0, 801af92 <__lshift+0x3e>
 801af7e:	4602      	mov	r2, r0
 801af80:	4b28      	ldr	r3, [pc, #160]	@ (801b024 <__lshift+0xd0>)
 801af82:	4829      	ldr	r0, [pc, #164]	@ (801b028 <__lshift+0xd4>)
 801af84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801af88:	f7fe fe68 	bl	8019c5c <__assert_func>
 801af8c:	3101      	adds	r1, #1
 801af8e:	005b      	lsls	r3, r3, #1
 801af90:	e7ee      	b.n	801af70 <__lshift+0x1c>
 801af92:	2300      	movs	r3, #0
 801af94:	f100 0114 	add.w	r1, r0, #20
 801af98:	f100 0210 	add.w	r2, r0, #16
 801af9c:	4618      	mov	r0, r3
 801af9e:	4553      	cmp	r3, sl
 801afa0:	db33      	blt.n	801b00a <__lshift+0xb6>
 801afa2:	6920      	ldr	r0, [r4, #16]
 801afa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801afa8:	f104 0314 	add.w	r3, r4, #20
 801afac:	f019 091f 	ands.w	r9, r9, #31
 801afb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801afb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801afb8:	d02b      	beq.n	801b012 <__lshift+0xbe>
 801afba:	f1c9 0e20 	rsb	lr, r9, #32
 801afbe:	468a      	mov	sl, r1
 801afc0:	2200      	movs	r2, #0
 801afc2:	6818      	ldr	r0, [r3, #0]
 801afc4:	fa00 f009 	lsl.w	r0, r0, r9
 801afc8:	4310      	orrs	r0, r2
 801afca:	f84a 0b04 	str.w	r0, [sl], #4
 801afce:	f853 2b04 	ldr.w	r2, [r3], #4
 801afd2:	459c      	cmp	ip, r3
 801afd4:	fa22 f20e 	lsr.w	r2, r2, lr
 801afd8:	d8f3      	bhi.n	801afc2 <__lshift+0x6e>
 801afda:	ebac 0304 	sub.w	r3, ip, r4
 801afde:	3b15      	subs	r3, #21
 801afe0:	f023 0303 	bic.w	r3, r3, #3
 801afe4:	3304      	adds	r3, #4
 801afe6:	f104 0015 	add.w	r0, r4, #21
 801afea:	4560      	cmp	r0, ip
 801afec:	bf88      	it	hi
 801afee:	2304      	movhi	r3, #4
 801aff0:	50ca      	str	r2, [r1, r3]
 801aff2:	b10a      	cbz	r2, 801aff8 <__lshift+0xa4>
 801aff4:	f108 0602 	add.w	r6, r8, #2
 801aff8:	3e01      	subs	r6, #1
 801affa:	4638      	mov	r0, r7
 801affc:	612e      	str	r6, [r5, #16]
 801affe:	4621      	mov	r1, r4
 801b000:	f7ff fde2 	bl	801abc8 <_Bfree>
 801b004:	4628      	mov	r0, r5
 801b006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b00a:	f842 0f04 	str.w	r0, [r2, #4]!
 801b00e:	3301      	adds	r3, #1
 801b010:	e7c5      	b.n	801af9e <__lshift+0x4a>
 801b012:	3904      	subs	r1, #4
 801b014:	f853 2b04 	ldr.w	r2, [r3], #4
 801b018:	f841 2f04 	str.w	r2, [r1, #4]!
 801b01c:	459c      	cmp	ip, r3
 801b01e:	d8f9      	bhi.n	801b014 <__lshift+0xc0>
 801b020:	e7ea      	b.n	801aff8 <__lshift+0xa4>
 801b022:	bf00      	nop
 801b024:	0801e38c 	.word	0x0801e38c
 801b028:	0801e39d 	.word	0x0801e39d

0801b02c <__mcmp>:
 801b02c:	690a      	ldr	r2, [r1, #16]
 801b02e:	4603      	mov	r3, r0
 801b030:	6900      	ldr	r0, [r0, #16]
 801b032:	1a80      	subs	r0, r0, r2
 801b034:	b530      	push	{r4, r5, lr}
 801b036:	d10e      	bne.n	801b056 <__mcmp+0x2a>
 801b038:	3314      	adds	r3, #20
 801b03a:	3114      	adds	r1, #20
 801b03c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801b040:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801b044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801b048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801b04c:	4295      	cmp	r5, r2
 801b04e:	d003      	beq.n	801b058 <__mcmp+0x2c>
 801b050:	d205      	bcs.n	801b05e <__mcmp+0x32>
 801b052:	f04f 30ff 	mov.w	r0, #4294967295
 801b056:	bd30      	pop	{r4, r5, pc}
 801b058:	42a3      	cmp	r3, r4
 801b05a:	d3f3      	bcc.n	801b044 <__mcmp+0x18>
 801b05c:	e7fb      	b.n	801b056 <__mcmp+0x2a>
 801b05e:	2001      	movs	r0, #1
 801b060:	e7f9      	b.n	801b056 <__mcmp+0x2a>
	...

0801b064 <__mdiff>:
 801b064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b068:	4689      	mov	r9, r1
 801b06a:	4606      	mov	r6, r0
 801b06c:	4611      	mov	r1, r2
 801b06e:	4648      	mov	r0, r9
 801b070:	4614      	mov	r4, r2
 801b072:	f7ff ffdb 	bl	801b02c <__mcmp>
 801b076:	1e05      	subs	r5, r0, #0
 801b078:	d112      	bne.n	801b0a0 <__mdiff+0x3c>
 801b07a:	4629      	mov	r1, r5
 801b07c:	4630      	mov	r0, r6
 801b07e:	f7ff fd63 	bl	801ab48 <_Balloc>
 801b082:	4602      	mov	r2, r0
 801b084:	b928      	cbnz	r0, 801b092 <__mdiff+0x2e>
 801b086:	4b3f      	ldr	r3, [pc, #252]	@ (801b184 <__mdiff+0x120>)
 801b088:	f240 2137 	movw	r1, #567	@ 0x237
 801b08c:	483e      	ldr	r0, [pc, #248]	@ (801b188 <__mdiff+0x124>)
 801b08e:	f7fe fde5 	bl	8019c5c <__assert_func>
 801b092:	2301      	movs	r3, #1
 801b094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b098:	4610      	mov	r0, r2
 801b09a:	b003      	add	sp, #12
 801b09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0a0:	bfbc      	itt	lt
 801b0a2:	464b      	movlt	r3, r9
 801b0a4:	46a1      	movlt	r9, r4
 801b0a6:	4630      	mov	r0, r6
 801b0a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b0ac:	bfba      	itte	lt
 801b0ae:	461c      	movlt	r4, r3
 801b0b0:	2501      	movlt	r5, #1
 801b0b2:	2500      	movge	r5, #0
 801b0b4:	f7ff fd48 	bl	801ab48 <_Balloc>
 801b0b8:	4602      	mov	r2, r0
 801b0ba:	b918      	cbnz	r0, 801b0c4 <__mdiff+0x60>
 801b0bc:	4b31      	ldr	r3, [pc, #196]	@ (801b184 <__mdiff+0x120>)
 801b0be:	f240 2145 	movw	r1, #581	@ 0x245
 801b0c2:	e7e3      	b.n	801b08c <__mdiff+0x28>
 801b0c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b0c8:	6926      	ldr	r6, [r4, #16]
 801b0ca:	60c5      	str	r5, [r0, #12]
 801b0cc:	f109 0310 	add.w	r3, r9, #16
 801b0d0:	f109 0514 	add.w	r5, r9, #20
 801b0d4:	f104 0e14 	add.w	lr, r4, #20
 801b0d8:	f100 0b14 	add.w	fp, r0, #20
 801b0dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b0e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b0e4:	9301      	str	r3, [sp, #4]
 801b0e6:	46d9      	mov	r9, fp
 801b0e8:	f04f 0c00 	mov.w	ip, #0
 801b0ec:	9b01      	ldr	r3, [sp, #4]
 801b0ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b0f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b0f6:	9301      	str	r3, [sp, #4]
 801b0f8:	fa1f f38a 	uxth.w	r3, sl
 801b0fc:	4619      	mov	r1, r3
 801b0fe:	b283      	uxth	r3, r0
 801b100:	1acb      	subs	r3, r1, r3
 801b102:	0c00      	lsrs	r0, r0, #16
 801b104:	4463      	add	r3, ip
 801b106:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b10a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b10e:	b29b      	uxth	r3, r3
 801b110:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b114:	4576      	cmp	r6, lr
 801b116:	f849 3b04 	str.w	r3, [r9], #4
 801b11a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b11e:	d8e5      	bhi.n	801b0ec <__mdiff+0x88>
 801b120:	1b33      	subs	r3, r6, r4
 801b122:	3b15      	subs	r3, #21
 801b124:	f023 0303 	bic.w	r3, r3, #3
 801b128:	3415      	adds	r4, #21
 801b12a:	3304      	adds	r3, #4
 801b12c:	42a6      	cmp	r6, r4
 801b12e:	bf38      	it	cc
 801b130:	2304      	movcc	r3, #4
 801b132:	441d      	add	r5, r3
 801b134:	445b      	add	r3, fp
 801b136:	461e      	mov	r6, r3
 801b138:	462c      	mov	r4, r5
 801b13a:	4544      	cmp	r4, r8
 801b13c:	d30e      	bcc.n	801b15c <__mdiff+0xf8>
 801b13e:	f108 0103 	add.w	r1, r8, #3
 801b142:	1b49      	subs	r1, r1, r5
 801b144:	f021 0103 	bic.w	r1, r1, #3
 801b148:	3d03      	subs	r5, #3
 801b14a:	45a8      	cmp	r8, r5
 801b14c:	bf38      	it	cc
 801b14e:	2100      	movcc	r1, #0
 801b150:	440b      	add	r3, r1
 801b152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b156:	b191      	cbz	r1, 801b17e <__mdiff+0x11a>
 801b158:	6117      	str	r7, [r2, #16]
 801b15a:	e79d      	b.n	801b098 <__mdiff+0x34>
 801b15c:	f854 1b04 	ldr.w	r1, [r4], #4
 801b160:	46e6      	mov	lr, ip
 801b162:	0c08      	lsrs	r0, r1, #16
 801b164:	fa1c fc81 	uxtah	ip, ip, r1
 801b168:	4471      	add	r1, lr
 801b16a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b16e:	b289      	uxth	r1, r1
 801b170:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b174:	f846 1b04 	str.w	r1, [r6], #4
 801b178:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b17c:	e7dd      	b.n	801b13a <__mdiff+0xd6>
 801b17e:	3f01      	subs	r7, #1
 801b180:	e7e7      	b.n	801b152 <__mdiff+0xee>
 801b182:	bf00      	nop
 801b184:	0801e38c 	.word	0x0801e38c
 801b188:	0801e39d 	.word	0x0801e39d

0801b18c <__d2b>:
 801b18c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b190:	460f      	mov	r7, r1
 801b192:	2101      	movs	r1, #1
 801b194:	ec59 8b10 	vmov	r8, r9, d0
 801b198:	4616      	mov	r6, r2
 801b19a:	f7ff fcd5 	bl	801ab48 <_Balloc>
 801b19e:	4604      	mov	r4, r0
 801b1a0:	b930      	cbnz	r0, 801b1b0 <__d2b+0x24>
 801b1a2:	4602      	mov	r2, r0
 801b1a4:	4b23      	ldr	r3, [pc, #140]	@ (801b234 <__d2b+0xa8>)
 801b1a6:	4824      	ldr	r0, [pc, #144]	@ (801b238 <__d2b+0xac>)
 801b1a8:	f240 310f 	movw	r1, #783	@ 0x30f
 801b1ac:	f7fe fd56 	bl	8019c5c <__assert_func>
 801b1b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b1b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b1b8:	b10d      	cbz	r5, 801b1be <__d2b+0x32>
 801b1ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b1be:	9301      	str	r3, [sp, #4]
 801b1c0:	f1b8 0300 	subs.w	r3, r8, #0
 801b1c4:	d023      	beq.n	801b20e <__d2b+0x82>
 801b1c6:	4668      	mov	r0, sp
 801b1c8:	9300      	str	r3, [sp, #0]
 801b1ca:	f7ff fd84 	bl	801acd6 <__lo0bits>
 801b1ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b1d2:	b1d0      	cbz	r0, 801b20a <__d2b+0x7e>
 801b1d4:	f1c0 0320 	rsb	r3, r0, #32
 801b1d8:	fa02 f303 	lsl.w	r3, r2, r3
 801b1dc:	430b      	orrs	r3, r1
 801b1de:	40c2      	lsrs	r2, r0
 801b1e0:	6163      	str	r3, [r4, #20]
 801b1e2:	9201      	str	r2, [sp, #4]
 801b1e4:	9b01      	ldr	r3, [sp, #4]
 801b1e6:	61a3      	str	r3, [r4, #24]
 801b1e8:	2b00      	cmp	r3, #0
 801b1ea:	bf0c      	ite	eq
 801b1ec:	2201      	moveq	r2, #1
 801b1ee:	2202      	movne	r2, #2
 801b1f0:	6122      	str	r2, [r4, #16]
 801b1f2:	b1a5      	cbz	r5, 801b21e <__d2b+0x92>
 801b1f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b1f8:	4405      	add	r5, r0
 801b1fa:	603d      	str	r5, [r7, #0]
 801b1fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b200:	6030      	str	r0, [r6, #0]
 801b202:	4620      	mov	r0, r4
 801b204:	b003      	add	sp, #12
 801b206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b20a:	6161      	str	r1, [r4, #20]
 801b20c:	e7ea      	b.n	801b1e4 <__d2b+0x58>
 801b20e:	a801      	add	r0, sp, #4
 801b210:	f7ff fd61 	bl	801acd6 <__lo0bits>
 801b214:	9b01      	ldr	r3, [sp, #4]
 801b216:	6163      	str	r3, [r4, #20]
 801b218:	3020      	adds	r0, #32
 801b21a:	2201      	movs	r2, #1
 801b21c:	e7e8      	b.n	801b1f0 <__d2b+0x64>
 801b21e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b222:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b226:	6038      	str	r0, [r7, #0]
 801b228:	6918      	ldr	r0, [r3, #16]
 801b22a:	f7ff fd35 	bl	801ac98 <__hi0bits>
 801b22e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b232:	e7e5      	b.n	801b200 <__d2b+0x74>
 801b234:	0801e38c 	.word	0x0801e38c
 801b238:	0801e39d 	.word	0x0801e39d

0801b23c <__ssputs_r>:
 801b23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b240:	688e      	ldr	r6, [r1, #8]
 801b242:	461f      	mov	r7, r3
 801b244:	42be      	cmp	r6, r7
 801b246:	680b      	ldr	r3, [r1, #0]
 801b248:	4682      	mov	sl, r0
 801b24a:	460c      	mov	r4, r1
 801b24c:	4690      	mov	r8, r2
 801b24e:	d82d      	bhi.n	801b2ac <__ssputs_r+0x70>
 801b250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b254:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b258:	d026      	beq.n	801b2a8 <__ssputs_r+0x6c>
 801b25a:	6965      	ldr	r5, [r4, #20]
 801b25c:	6909      	ldr	r1, [r1, #16]
 801b25e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b262:	eba3 0901 	sub.w	r9, r3, r1
 801b266:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b26a:	1c7b      	adds	r3, r7, #1
 801b26c:	444b      	add	r3, r9
 801b26e:	106d      	asrs	r5, r5, #1
 801b270:	429d      	cmp	r5, r3
 801b272:	bf38      	it	cc
 801b274:	461d      	movcc	r5, r3
 801b276:	0553      	lsls	r3, r2, #21
 801b278:	d527      	bpl.n	801b2ca <__ssputs_r+0x8e>
 801b27a:	4629      	mov	r1, r5
 801b27c:	f7ff fbd8 	bl	801aa30 <_malloc_r>
 801b280:	4606      	mov	r6, r0
 801b282:	b360      	cbz	r0, 801b2de <__ssputs_r+0xa2>
 801b284:	6921      	ldr	r1, [r4, #16]
 801b286:	464a      	mov	r2, r9
 801b288:	f7fe fcd9 	bl	8019c3e <memcpy>
 801b28c:	89a3      	ldrh	r3, [r4, #12]
 801b28e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b296:	81a3      	strh	r3, [r4, #12]
 801b298:	6126      	str	r6, [r4, #16]
 801b29a:	6165      	str	r5, [r4, #20]
 801b29c:	444e      	add	r6, r9
 801b29e:	eba5 0509 	sub.w	r5, r5, r9
 801b2a2:	6026      	str	r6, [r4, #0]
 801b2a4:	60a5      	str	r5, [r4, #8]
 801b2a6:	463e      	mov	r6, r7
 801b2a8:	42be      	cmp	r6, r7
 801b2aa:	d900      	bls.n	801b2ae <__ssputs_r+0x72>
 801b2ac:	463e      	mov	r6, r7
 801b2ae:	6820      	ldr	r0, [r4, #0]
 801b2b0:	4632      	mov	r2, r6
 801b2b2:	4641      	mov	r1, r8
 801b2b4:	f7fe fc29 	bl	8019b0a <memmove>
 801b2b8:	68a3      	ldr	r3, [r4, #8]
 801b2ba:	1b9b      	subs	r3, r3, r6
 801b2bc:	60a3      	str	r3, [r4, #8]
 801b2be:	6823      	ldr	r3, [r4, #0]
 801b2c0:	4433      	add	r3, r6
 801b2c2:	6023      	str	r3, [r4, #0]
 801b2c4:	2000      	movs	r0, #0
 801b2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b2ca:	462a      	mov	r2, r5
 801b2cc:	f000 fa09 	bl	801b6e2 <_realloc_r>
 801b2d0:	4606      	mov	r6, r0
 801b2d2:	2800      	cmp	r0, #0
 801b2d4:	d1e0      	bne.n	801b298 <__ssputs_r+0x5c>
 801b2d6:	6921      	ldr	r1, [r4, #16]
 801b2d8:	4650      	mov	r0, sl
 801b2da:	f7ff fb35 	bl	801a948 <_free_r>
 801b2de:	230c      	movs	r3, #12
 801b2e0:	f8ca 3000 	str.w	r3, [sl]
 801b2e4:	89a3      	ldrh	r3, [r4, #12]
 801b2e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b2ea:	81a3      	strh	r3, [r4, #12]
 801b2ec:	f04f 30ff 	mov.w	r0, #4294967295
 801b2f0:	e7e9      	b.n	801b2c6 <__ssputs_r+0x8a>
	...

0801b2f4 <_svfiprintf_r>:
 801b2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2f8:	4698      	mov	r8, r3
 801b2fa:	898b      	ldrh	r3, [r1, #12]
 801b2fc:	061b      	lsls	r3, r3, #24
 801b2fe:	b09d      	sub	sp, #116	@ 0x74
 801b300:	4607      	mov	r7, r0
 801b302:	460d      	mov	r5, r1
 801b304:	4614      	mov	r4, r2
 801b306:	d510      	bpl.n	801b32a <_svfiprintf_r+0x36>
 801b308:	690b      	ldr	r3, [r1, #16]
 801b30a:	b973      	cbnz	r3, 801b32a <_svfiprintf_r+0x36>
 801b30c:	2140      	movs	r1, #64	@ 0x40
 801b30e:	f7ff fb8f 	bl	801aa30 <_malloc_r>
 801b312:	6028      	str	r0, [r5, #0]
 801b314:	6128      	str	r0, [r5, #16]
 801b316:	b930      	cbnz	r0, 801b326 <_svfiprintf_r+0x32>
 801b318:	230c      	movs	r3, #12
 801b31a:	603b      	str	r3, [r7, #0]
 801b31c:	f04f 30ff 	mov.w	r0, #4294967295
 801b320:	b01d      	add	sp, #116	@ 0x74
 801b322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b326:	2340      	movs	r3, #64	@ 0x40
 801b328:	616b      	str	r3, [r5, #20]
 801b32a:	2300      	movs	r3, #0
 801b32c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b32e:	2320      	movs	r3, #32
 801b330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b334:	f8cd 800c 	str.w	r8, [sp, #12]
 801b338:	2330      	movs	r3, #48	@ 0x30
 801b33a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b4d8 <_svfiprintf_r+0x1e4>
 801b33e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b342:	f04f 0901 	mov.w	r9, #1
 801b346:	4623      	mov	r3, r4
 801b348:	469a      	mov	sl, r3
 801b34a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b34e:	b10a      	cbz	r2, 801b354 <_svfiprintf_r+0x60>
 801b350:	2a25      	cmp	r2, #37	@ 0x25
 801b352:	d1f9      	bne.n	801b348 <_svfiprintf_r+0x54>
 801b354:	ebba 0b04 	subs.w	fp, sl, r4
 801b358:	d00b      	beq.n	801b372 <_svfiprintf_r+0x7e>
 801b35a:	465b      	mov	r3, fp
 801b35c:	4622      	mov	r2, r4
 801b35e:	4629      	mov	r1, r5
 801b360:	4638      	mov	r0, r7
 801b362:	f7ff ff6b 	bl	801b23c <__ssputs_r>
 801b366:	3001      	adds	r0, #1
 801b368:	f000 80a7 	beq.w	801b4ba <_svfiprintf_r+0x1c6>
 801b36c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b36e:	445a      	add	r2, fp
 801b370:	9209      	str	r2, [sp, #36]	@ 0x24
 801b372:	f89a 3000 	ldrb.w	r3, [sl]
 801b376:	2b00      	cmp	r3, #0
 801b378:	f000 809f 	beq.w	801b4ba <_svfiprintf_r+0x1c6>
 801b37c:	2300      	movs	r3, #0
 801b37e:	f04f 32ff 	mov.w	r2, #4294967295
 801b382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b386:	f10a 0a01 	add.w	sl, sl, #1
 801b38a:	9304      	str	r3, [sp, #16]
 801b38c:	9307      	str	r3, [sp, #28]
 801b38e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b392:	931a      	str	r3, [sp, #104]	@ 0x68
 801b394:	4654      	mov	r4, sl
 801b396:	2205      	movs	r2, #5
 801b398:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b39c:	484e      	ldr	r0, [pc, #312]	@ (801b4d8 <_svfiprintf_r+0x1e4>)
 801b39e:	f7e4 ff3f 	bl	8000220 <memchr>
 801b3a2:	9a04      	ldr	r2, [sp, #16]
 801b3a4:	b9d8      	cbnz	r0, 801b3de <_svfiprintf_r+0xea>
 801b3a6:	06d0      	lsls	r0, r2, #27
 801b3a8:	bf44      	itt	mi
 801b3aa:	2320      	movmi	r3, #32
 801b3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b3b0:	0711      	lsls	r1, r2, #28
 801b3b2:	bf44      	itt	mi
 801b3b4:	232b      	movmi	r3, #43	@ 0x2b
 801b3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b3ba:	f89a 3000 	ldrb.w	r3, [sl]
 801b3be:	2b2a      	cmp	r3, #42	@ 0x2a
 801b3c0:	d015      	beq.n	801b3ee <_svfiprintf_r+0xfa>
 801b3c2:	9a07      	ldr	r2, [sp, #28]
 801b3c4:	4654      	mov	r4, sl
 801b3c6:	2000      	movs	r0, #0
 801b3c8:	f04f 0c0a 	mov.w	ip, #10
 801b3cc:	4621      	mov	r1, r4
 801b3ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b3d2:	3b30      	subs	r3, #48	@ 0x30
 801b3d4:	2b09      	cmp	r3, #9
 801b3d6:	d94b      	bls.n	801b470 <_svfiprintf_r+0x17c>
 801b3d8:	b1b0      	cbz	r0, 801b408 <_svfiprintf_r+0x114>
 801b3da:	9207      	str	r2, [sp, #28]
 801b3dc:	e014      	b.n	801b408 <_svfiprintf_r+0x114>
 801b3de:	eba0 0308 	sub.w	r3, r0, r8
 801b3e2:	fa09 f303 	lsl.w	r3, r9, r3
 801b3e6:	4313      	orrs	r3, r2
 801b3e8:	9304      	str	r3, [sp, #16]
 801b3ea:	46a2      	mov	sl, r4
 801b3ec:	e7d2      	b.n	801b394 <_svfiprintf_r+0xa0>
 801b3ee:	9b03      	ldr	r3, [sp, #12]
 801b3f0:	1d19      	adds	r1, r3, #4
 801b3f2:	681b      	ldr	r3, [r3, #0]
 801b3f4:	9103      	str	r1, [sp, #12]
 801b3f6:	2b00      	cmp	r3, #0
 801b3f8:	bfbb      	ittet	lt
 801b3fa:	425b      	neglt	r3, r3
 801b3fc:	f042 0202 	orrlt.w	r2, r2, #2
 801b400:	9307      	strge	r3, [sp, #28]
 801b402:	9307      	strlt	r3, [sp, #28]
 801b404:	bfb8      	it	lt
 801b406:	9204      	strlt	r2, [sp, #16]
 801b408:	7823      	ldrb	r3, [r4, #0]
 801b40a:	2b2e      	cmp	r3, #46	@ 0x2e
 801b40c:	d10a      	bne.n	801b424 <_svfiprintf_r+0x130>
 801b40e:	7863      	ldrb	r3, [r4, #1]
 801b410:	2b2a      	cmp	r3, #42	@ 0x2a
 801b412:	d132      	bne.n	801b47a <_svfiprintf_r+0x186>
 801b414:	9b03      	ldr	r3, [sp, #12]
 801b416:	1d1a      	adds	r2, r3, #4
 801b418:	681b      	ldr	r3, [r3, #0]
 801b41a:	9203      	str	r2, [sp, #12]
 801b41c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b420:	3402      	adds	r4, #2
 801b422:	9305      	str	r3, [sp, #20]
 801b424:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b4e8 <_svfiprintf_r+0x1f4>
 801b428:	7821      	ldrb	r1, [r4, #0]
 801b42a:	2203      	movs	r2, #3
 801b42c:	4650      	mov	r0, sl
 801b42e:	f7e4 fef7 	bl	8000220 <memchr>
 801b432:	b138      	cbz	r0, 801b444 <_svfiprintf_r+0x150>
 801b434:	9b04      	ldr	r3, [sp, #16]
 801b436:	eba0 000a 	sub.w	r0, r0, sl
 801b43a:	2240      	movs	r2, #64	@ 0x40
 801b43c:	4082      	lsls	r2, r0
 801b43e:	4313      	orrs	r3, r2
 801b440:	3401      	adds	r4, #1
 801b442:	9304      	str	r3, [sp, #16]
 801b444:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b448:	4824      	ldr	r0, [pc, #144]	@ (801b4dc <_svfiprintf_r+0x1e8>)
 801b44a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b44e:	2206      	movs	r2, #6
 801b450:	f7e4 fee6 	bl	8000220 <memchr>
 801b454:	2800      	cmp	r0, #0
 801b456:	d036      	beq.n	801b4c6 <_svfiprintf_r+0x1d2>
 801b458:	4b21      	ldr	r3, [pc, #132]	@ (801b4e0 <_svfiprintf_r+0x1ec>)
 801b45a:	bb1b      	cbnz	r3, 801b4a4 <_svfiprintf_r+0x1b0>
 801b45c:	9b03      	ldr	r3, [sp, #12]
 801b45e:	3307      	adds	r3, #7
 801b460:	f023 0307 	bic.w	r3, r3, #7
 801b464:	3308      	adds	r3, #8
 801b466:	9303      	str	r3, [sp, #12]
 801b468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b46a:	4433      	add	r3, r6
 801b46c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b46e:	e76a      	b.n	801b346 <_svfiprintf_r+0x52>
 801b470:	fb0c 3202 	mla	r2, ip, r2, r3
 801b474:	460c      	mov	r4, r1
 801b476:	2001      	movs	r0, #1
 801b478:	e7a8      	b.n	801b3cc <_svfiprintf_r+0xd8>
 801b47a:	2300      	movs	r3, #0
 801b47c:	3401      	adds	r4, #1
 801b47e:	9305      	str	r3, [sp, #20]
 801b480:	4619      	mov	r1, r3
 801b482:	f04f 0c0a 	mov.w	ip, #10
 801b486:	4620      	mov	r0, r4
 801b488:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b48c:	3a30      	subs	r2, #48	@ 0x30
 801b48e:	2a09      	cmp	r2, #9
 801b490:	d903      	bls.n	801b49a <_svfiprintf_r+0x1a6>
 801b492:	2b00      	cmp	r3, #0
 801b494:	d0c6      	beq.n	801b424 <_svfiprintf_r+0x130>
 801b496:	9105      	str	r1, [sp, #20]
 801b498:	e7c4      	b.n	801b424 <_svfiprintf_r+0x130>
 801b49a:	fb0c 2101 	mla	r1, ip, r1, r2
 801b49e:	4604      	mov	r4, r0
 801b4a0:	2301      	movs	r3, #1
 801b4a2:	e7f0      	b.n	801b486 <_svfiprintf_r+0x192>
 801b4a4:	ab03      	add	r3, sp, #12
 801b4a6:	9300      	str	r3, [sp, #0]
 801b4a8:	462a      	mov	r2, r5
 801b4aa:	4b0e      	ldr	r3, [pc, #56]	@ (801b4e4 <_svfiprintf_r+0x1f0>)
 801b4ac:	a904      	add	r1, sp, #16
 801b4ae:	4638      	mov	r0, r7
 801b4b0:	f7fd fe18 	bl	80190e4 <_printf_float>
 801b4b4:	1c42      	adds	r2, r0, #1
 801b4b6:	4606      	mov	r6, r0
 801b4b8:	d1d6      	bne.n	801b468 <_svfiprintf_r+0x174>
 801b4ba:	89ab      	ldrh	r3, [r5, #12]
 801b4bc:	065b      	lsls	r3, r3, #25
 801b4be:	f53f af2d 	bmi.w	801b31c <_svfiprintf_r+0x28>
 801b4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b4c4:	e72c      	b.n	801b320 <_svfiprintf_r+0x2c>
 801b4c6:	ab03      	add	r3, sp, #12
 801b4c8:	9300      	str	r3, [sp, #0]
 801b4ca:	462a      	mov	r2, r5
 801b4cc:	4b05      	ldr	r3, [pc, #20]	@ (801b4e4 <_svfiprintf_r+0x1f0>)
 801b4ce:	a904      	add	r1, sp, #16
 801b4d0:	4638      	mov	r0, r7
 801b4d2:	f7fe f89f 	bl	8019614 <_printf_i>
 801b4d6:	e7ed      	b.n	801b4b4 <_svfiprintf_r+0x1c0>
 801b4d8:	0801e3f6 	.word	0x0801e3f6
 801b4dc:	0801e400 	.word	0x0801e400
 801b4e0:	080190e5 	.word	0x080190e5
 801b4e4:	0801b23d 	.word	0x0801b23d
 801b4e8:	0801e3fc 	.word	0x0801e3fc

0801b4ec <__sflush_r>:
 801b4ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b4f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b4f4:	0716      	lsls	r6, r2, #28
 801b4f6:	4605      	mov	r5, r0
 801b4f8:	460c      	mov	r4, r1
 801b4fa:	d454      	bmi.n	801b5a6 <__sflush_r+0xba>
 801b4fc:	684b      	ldr	r3, [r1, #4]
 801b4fe:	2b00      	cmp	r3, #0
 801b500:	dc02      	bgt.n	801b508 <__sflush_r+0x1c>
 801b502:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b504:	2b00      	cmp	r3, #0
 801b506:	dd48      	ble.n	801b59a <__sflush_r+0xae>
 801b508:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b50a:	2e00      	cmp	r6, #0
 801b50c:	d045      	beq.n	801b59a <__sflush_r+0xae>
 801b50e:	2300      	movs	r3, #0
 801b510:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b514:	682f      	ldr	r7, [r5, #0]
 801b516:	6a21      	ldr	r1, [r4, #32]
 801b518:	602b      	str	r3, [r5, #0]
 801b51a:	d030      	beq.n	801b57e <__sflush_r+0x92>
 801b51c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b51e:	89a3      	ldrh	r3, [r4, #12]
 801b520:	0759      	lsls	r1, r3, #29
 801b522:	d505      	bpl.n	801b530 <__sflush_r+0x44>
 801b524:	6863      	ldr	r3, [r4, #4]
 801b526:	1ad2      	subs	r2, r2, r3
 801b528:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b52a:	b10b      	cbz	r3, 801b530 <__sflush_r+0x44>
 801b52c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b52e:	1ad2      	subs	r2, r2, r3
 801b530:	2300      	movs	r3, #0
 801b532:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b534:	6a21      	ldr	r1, [r4, #32]
 801b536:	4628      	mov	r0, r5
 801b538:	47b0      	blx	r6
 801b53a:	1c43      	adds	r3, r0, #1
 801b53c:	89a3      	ldrh	r3, [r4, #12]
 801b53e:	d106      	bne.n	801b54e <__sflush_r+0x62>
 801b540:	6829      	ldr	r1, [r5, #0]
 801b542:	291d      	cmp	r1, #29
 801b544:	d82b      	bhi.n	801b59e <__sflush_r+0xb2>
 801b546:	4a2a      	ldr	r2, [pc, #168]	@ (801b5f0 <__sflush_r+0x104>)
 801b548:	40ca      	lsrs	r2, r1
 801b54a:	07d6      	lsls	r6, r2, #31
 801b54c:	d527      	bpl.n	801b59e <__sflush_r+0xb2>
 801b54e:	2200      	movs	r2, #0
 801b550:	6062      	str	r2, [r4, #4]
 801b552:	04d9      	lsls	r1, r3, #19
 801b554:	6922      	ldr	r2, [r4, #16]
 801b556:	6022      	str	r2, [r4, #0]
 801b558:	d504      	bpl.n	801b564 <__sflush_r+0x78>
 801b55a:	1c42      	adds	r2, r0, #1
 801b55c:	d101      	bne.n	801b562 <__sflush_r+0x76>
 801b55e:	682b      	ldr	r3, [r5, #0]
 801b560:	b903      	cbnz	r3, 801b564 <__sflush_r+0x78>
 801b562:	6560      	str	r0, [r4, #84]	@ 0x54
 801b564:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b566:	602f      	str	r7, [r5, #0]
 801b568:	b1b9      	cbz	r1, 801b59a <__sflush_r+0xae>
 801b56a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b56e:	4299      	cmp	r1, r3
 801b570:	d002      	beq.n	801b578 <__sflush_r+0x8c>
 801b572:	4628      	mov	r0, r5
 801b574:	f7ff f9e8 	bl	801a948 <_free_r>
 801b578:	2300      	movs	r3, #0
 801b57a:	6363      	str	r3, [r4, #52]	@ 0x34
 801b57c:	e00d      	b.n	801b59a <__sflush_r+0xae>
 801b57e:	2301      	movs	r3, #1
 801b580:	4628      	mov	r0, r5
 801b582:	47b0      	blx	r6
 801b584:	4602      	mov	r2, r0
 801b586:	1c50      	adds	r0, r2, #1
 801b588:	d1c9      	bne.n	801b51e <__sflush_r+0x32>
 801b58a:	682b      	ldr	r3, [r5, #0]
 801b58c:	2b00      	cmp	r3, #0
 801b58e:	d0c6      	beq.n	801b51e <__sflush_r+0x32>
 801b590:	2b1d      	cmp	r3, #29
 801b592:	d001      	beq.n	801b598 <__sflush_r+0xac>
 801b594:	2b16      	cmp	r3, #22
 801b596:	d11e      	bne.n	801b5d6 <__sflush_r+0xea>
 801b598:	602f      	str	r7, [r5, #0]
 801b59a:	2000      	movs	r0, #0
 801b59c:	e022      	b.n	801b5e4 <__sflush_r+0xf8>
 801b59e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b5a2:	b21b      	sxth	r3, r3
 801b5a4:	e01b      	b.n	801b5de <__sflush_r+0xf2>
 801b5a6:	690f      	ldr	r7, [r1, #16]
 801b5a8:	2f00      	cmp	r7, #0
 801b5aa:	d0f6      	beq.n	801b59a <__sflush_r+0xae>
 801b5ac:	0793      	lsls	r3, r2, #30
 801b5ae:	680e      	ldr	r6, [r1, #0]
 801b5b0:	bf08      	it	eq
 801b5b2:	694b      	ldreq	r3, [r1, #20]
 801b5b4:	600f      	str	r7, [r1, #0]
 801b5b6:	bf18      	it	ne
 801b5b8:	2300      	movne	r3, #0
 801b5ba:	eba6 0807 	sub.w	r8, r6, r7
 801b5be:	608b      	str	r3, [r1, #8]
 801b5c0:	f1b8 0f00 	cmp.w	r8, #0
 801b5c4:	dde9      	ble.n	801b59a <__sflush_r+0xae>
 801b5c6:	6a21      	ldr	r1, [r4, #32]
 801b5c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b5ca:	4643      	mov	r3, r8
 801b5cc:	463a      	mov	r2, r7
 801b5ce:	4628      	mov	r0, r5
 801b5d0:	47b0      	blx	r6
 801b5d2:	2800      	cmp	r0, #0
 801b5d4:	dc08      	bgt.n	801b5e8 <__sflush_r+0xfc>
 801b5d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b5da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b5de:	81a3      	strh	r3, [r4, #12]
 801b5e0:	f04f 30ff 	mov.w	r0, #4294967295
 801b5e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b5e8:	4407      	add	r7, r0
 801b5ea:	eba8 0800 	sub.w	r8, r8, r0
 801b5ee:	e7e7      	b.n	801b5c0 <__sflush_r+0xd4>
 801b5f0:	20400001 	.word	0x20400001

0801b5f4 <_fflush_r>:
 801b5f4:	b538      	push	{r3, r4, r5, lr}
 801b5f6:	690b      	ldr	r3, [r1, #16]
 801b5f8:	4605      	mov	r5, r0
 801b5fa:	460c      	mov	r4, r1
 801b5fc:	b913      	cbnz	r3, 801b604 <_fflush_r+0x10>
 801b5fe:	2500      	movs	r5, #0
 801b600:	4628      	mov	r0, r5
 801b602:	bd38      	pop	{r3, r4, r5, pc}
 801b604:	b118      	cbz	r0, 801b60e <_fflush_r+0x1a>
 801b606:	6a03      	ldr	r3, [r0, #32]
 801b608:	b90b      	cbnz	r3, 801b60e <_fflush_r+0x1a>
 801b60a:	f7fe f9ad 	bl	8019968 <__sinit>
 801b60e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b612:	2b00      	cmp	r3, #0
 801b614:	d0f3      	beq.n	801b5fe <_fflush_r+0xa>
 801b616:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b618:	07d0      	lsls	r0, r2, #31
 801b61a:	d404      	bmi.n	801b626 <_fflush_r+0x32>
 801b61c:	0599      	lsls	r1, r3, #22
 801b61e:	d402      	bmi.n	801b626 <_fflush_r+0x32>
 801b620:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b622:	f7fe fb0a 	bl	8019c3a <__retarget_lock_acquire_recursive>
 801b626:	4628      	mov	r0, r5
 801b628:	4621      	mov	r1, r4
 801b62a:	f7ff ff5f 	bl	801b4ec <__sflush_r>
 801b62e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b630:	07da      	lsls	r2, r3, #31
 801b632:	4605      	mov	r5, r0
 801b634:	d4e4      	bmi.n	801b600 <_fflush_r+0xc>
 801b636:	89a3      	ldrh	r3, [r4, #12]
 801b638:	059b      	lsls	r3, r3, #22
 801b63a:	d4e1      	bmi.n	801b600 <_fflush_r+0xc>
 801b63c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b63e:	f7fe fafd 	bl	8019c3c <__retarget_lock_release_recursive>
 801b642:	e7dd      	b.n	801b600 <_fflush_r+0xc>

0801b644 <fiprintf>:
 801b644:	b40e      	push	{r1, r2, r3}
 801b646:	b503      	push	{r0, r1, lr}
 801b648:	4601      	mov	r1, r0
 801b64a:	ab03      	add	r3, sp, #12
 801b64c:	4805      	ldr	r0, [pc, #20]	@ (801b664 <fiprintf+0x20>)
 801b64e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b652:	6800      	ldr	r0, [r0, #0]
 801b654:	9301      	str	r3, [sp, #4]
 801b656:	f000 f8a9 	bl	801b7ac <_vfiprintf_r>
 801b65a:	b002      	add	sp, #8
 801b65c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b660:	b003      	add	sp, #12
 801b662:	4770      	bx	lr
 801b664:	200001ac 	.word	0x200001ac

0801b668 <_sbrk_r>:
 801b668:	b538      	push	{r3, r4, r5, lr}
 801b66a:	4d06      	ldr	r5, [pc, #24]	@ (801b684 <_sbrk_r+0x1c>)
 801b66c:	2300      	movs	r3, #0
 801b66e:	4604      	mov	r4, r0
 801b670:	4608      	mov	r0, r1
 801b672:	602b      	str	r3, [r5, #0]
 801b674:	f7ea fb3e 	bl	8005cf4 <_sbrk>
 801b678:	1c43      	adds	r3, r0, #1
 801b67a:	d102      	bne.n	801b682 <_sbrk_r+0x1a>
 801b67c:	682b      	ldr	r3, [r5, #0]
 801b67e:	b103      	cbz	r3, 801b682 <_sbrk_r+0x1a>
 801b680:	6023      	str	r3, [r4, #0]
 801b682:	bd38      	pop	{r3, r4, r5, pc}
 801b684:	20003ee8 	.word	0x20003ee8

0801b688 <abort>:
 801b688:	b508      	push	{r3, lr}
 801b68a:	2006      	movs	r0, #6
 801b68c:	f000 fa62 	bl	801bb54 <raise>
 801b690:	2001      	movs	r0, #1
 801b692:	f7ea fab7 	bl	8005c04 <_exit>

0801b696 <_calloc_r>:
 801b696:	b570      	push	{r4, r5, r6, lr}
 801b698:	fba1 5402 	umull	r5, r4, r1, r2
 801b69c:	b934      	cbnz	r4, 801b6ac <_calloc_r+0x16>
 801b69e:	4629      	mov	r1, r5
 801b6a0:	f7ff f9c6 	bl	801aa30 <_malloc_r>
 801b6a4:	4606      	mov	r6, r0
 801b6a6:	b928      	cbnz	r0, 801b6b4 <_calloc_r+0x1e>
 801b6a8:	4630      	mov	r0, r6
 801b6aa:	bd70      	pop	{r4, r5, r6, pc}
 801b6ac:	220c      	movs	r2, #12
 801b6ae:	6002      	str	r2, [r0, #0]
 801b6b0:	2600      	movs	r6, #0
 801b6b2:	e7f9      	b.n	801b6a8 <_calloc_r+0x12>
 801b6b4:	462a      	mov	r2, r5
 801b6b6:	4621      	mov	r1, r4
 801b6b8:	f7fe fa41 	bl	8019b3e <memset>
 801b6bc:	e7f4      	b.n	801b6a8 <_calloc_r+0x12>

0801b6be <__ascii_mbtowc>:
 801b6be:	b082      	sub	sp, #8
 801b6c0:	b901      	cbnz	r1, 801b6c4 <__ascii_mbtowc+0x6>
 801b6c2:	a901      	add	r1, sp, #4
 801b6c4:	b142      	cbz	r2, 801b6d8 <__ascii_mbtowc+0x1a>
 801b6c6:	b14b      	cbz	r3, 801b6dc <__ascii_mbtowc+0x1e>
 801b6c8:	7813      	ldrb	r3, [r2, #0]
 801b6ca:	600b      	str	r3, [r1, #0]
 801b6cc:	7812      	ldrb	r2, [r2, #0]
 801b6ce:	1e10      	subs	r0, r2, #0
 801b6d0:	bf18      	it	ne
 801b6d2:	2001      	movne	r0, #1
 801b6d4:	b002      	add	sp, #8
 801b6d6:	4770      	bx	lr
 801b6d8:	4610      	mov	r0, r2
 801b6da:	e7fb      	b.n	801b6d4 <__ascii_mbtowc+0x16>
 801b6dc:	f06f 0001 	mvn.w	r0, #1
 801b6e0:	e7f8      	b.n	801b6d4 <__ascii_mbtowc+0x16>

0801b6e2 <_realloc_r>:
 801b6e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b6e6:	4607      	mov	r7, r0
 801b6e8:	4614      	mov	r4, r2
 801b6ea:	460d      	mov	r5, r1
 801b6ec:	b921      	cbnz	r1, 801b6f8 <_realloc_r+0x16>
 801b6ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b6f2:	4611      	mov	r1, r2
 801b6f4:	f7ff b99c 	b.w	801aa30 <_malloc_r>
 801b6f8:	b92a      	cbnz	r2, 801b706 <_realloc_r+0x24>
 801b6fa:	f7ff f925 	bl	801a948 <_free_r>
 801b6fe:	4625      	mov	r5, r4
 801b700:	4628      	mov	r0, r5
 801b702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b706:	f000 fa41 	bl	801bb8c <_malloc_usable_size_r>
 801b70a:	4284      	cmp	r4, r0
 801b70c:	4606      	mov	r6, r0
 801b70e:	d802      	bhi.n	801b716 <_realloc_r+0x34>
 801b710:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b714:	d8f4      	bhi.n	801b700 <_realloc_r+0x1e>
 801b716:	4621      	mov	r1, r4
 801b718:	4638      	mov	r0, r7
 801b71a:	f7ff f989 	bl	801aa30 <_malloc_r>
 801b71e:	4680      	mov	r8, r0
 801b720:	b908      	cbnz	r0, 801b726 <_realloc_r+0x44>
 801b722:	4645      	mov	r5, r8
 801b724:	e7ec      	b.n	801b700 <_realloc_r+0x1e>
 801b726:	42b4      	cmp	r4, r6
 801b728:	4622      	mov	r2, r4
 801b72a:	4629      	mov	r1, r5
 801b72c:	bf28      	it	cs
 801b72e:	4632      	movcs	r2, r6
 801b730:	f7fe fa85 	bl	8019c3e <memcpy>
 801b734:	4629      	mov	r1, r5
 801b736:	4638      	mov	r0, r7
 801b738:	f7ff f906 	bl	801a948 <_free_r>
 801b73c:	e7f1      	b.n	801b722 <_realloc_r+0x40>

0801b73e <__ascii_wctomb>:
 801b73e:	4603      	mov	r3, r0
 801b740:	4608      	mov	r0, r1
 801b742:	b141      	cbz	r1, 801b756 <__ascii_wctomb+0x18>
 801b744:	2aff      	cmp	r2, #255	@ 0xff
 801b746:	d904      	bls.n	801b752 <__ascii_wctomb+0x14>
 801b748:	228a      	movs	r2, #138	@ 0x8a
 801b74a:	601a      	str	r2, [r3, #0]
 801b74c:	f04f 30ff 	mov.w	r0, #4294967295
 801b750:	4770      	bx	lr
 801b752:	700a      	strb	r2, [r1, #0]
 801b754:	2001      	movs	r0, #1
 801b756:	4770      	bx	lr

0801b758 <__sfputc_r>:
 801b758:	6893      	ldr	r3, [r2, #8]
 801b75a:	3b01      	subs	r3, #1
 801b75c:	2b00      	cmp	r3, #0
 801b75e:	b410      	push	{r4}
 801b760:	6093      	str	r3, [r2, #8]
 801b762:	da08      	bge.n	801b776 <__sfputc_r+0x1e>
 801b764:	6994      	ldr	r4, [r2, #24]
 801b766:	42a3      	cmp	r3, r4
 801b768:	db01      	blt.n	801b76e <__sfputc_r+0x16>
 801b76a:	290a      	cmp	r1, #10
 801b76c:	d103      	bne.n	801b776 <__sfputc_r+0x1e>
 801b76e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b772:	f000 b933 	b.w	801b9dc <__swbuf_r>
 801b776:	6813      	ldr	r3, [r2, #0]
 801b778:	1c58      	adds	r0, r3, #1
 801b77a:	6010      	str	r0, [r2, #0]
 801b77c:	7019      	strb	r1, [r3, #0]
 801b77e:	4608      	mov	r0, r1
 801b780:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b784:	4770      	bx	lr

0801b786 <__sfputs_r>:
 801b786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b788:	4606      	mov	r6, r0
 801b78a:	460f      	mov	r7, r1
 801b78c:	4614      	mov	r4, r2
 801b78e:	18d5      	adds	r5, r2, r3
 801b790:	42ac      	cmp	r4, r5
 801b792:	d101      	bne.n	801b798 <__sfputs_r+0x12>
 801b794:	2000      	movs	r0, #0
 801b796:	e007      	b.n	801b7a8 <__sfputs_r+0x22>
 801b798:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b79c:	463a      	mov	r2, r7
 801b79e:	4630      	mov	r0, r6
 801b7a0:	f7ff ffda 	bl	801b758 <__sfputc_r>
 801b7a4:	1c43      	adds	r3, r0, #1
 801b7a6:	d1f3      	bne.n	801b790 <__sfputs_r+0xa>
 801b7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b7ac <_vfiprintf_r>:
 801b7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7b0:	460d      	mov	r5, r1
 801b7b2:	b09d      	sub	sp, #116	@ 0x74
 801b7b4:	4614      	mov	r4, r2
 801b7b6:	4698      	mov	r8, r3
 801b7b8:	4606      	mov	r6, r0
 801b7ba:	b118      	cbz	r0, 801b7c4 <_vfiprintf_r+0x18>
 801b7bc:	6a03      	ldr	r3, [r0, #32]
 801b7be:	b90b      	cbnz	r3, 801b7c4 <_vfiprintf_r+0x18>
 801b7c0:	f7fe f8d2 	bl	8019968 <__sinit>
 801b7c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b7c6:	07d9      	lsls	r1, r3, #31
 801b7c8:	d405      	bmi.n	801b7d6 <_vfiprintf_r+0x2a>
 801b7ca:	89ab      	ldrh	r3, [r5, #12]
 801b7cc:	059a      	lsls	r2, r3, #22
 801b7ce:	d402      	bmi.n	801b7d6 <_vfiprintf_r+0x2a>
 801b7d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b7d2:	f7fe fa32 	bl	8019c3a <__retarget_lock_acquire_recursive>
 801b7d6:	89ab      	ldrh	r3, [r5, #12]
 801b7d8:	071b      	lsls	r3, r3, #28
 801b7da:	d501      	bpl.n	801b7e0 <_vfiprintf_r+0x34>
 801b7dc:	692b      	ldr	r3, [r5, #16]
 801b7de:	b99b      	cbnz	r3, 801b808 <_vfiprintf_r+0x5c>
 801b7e0:	4629      	mov	r1, r5
 801b7e2:	4630      	mov	r0, r6
 801b7e4:	f000 f938 	bl	801ba58 <__swsetup_r>
 801b7e8:	b170      	cbz	r0, 801b808 <_vfiprintf_r+0x5c>
 801b7ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b7ec:	07dc      	lsls	r4, r3, #31
 801b7ee:	d504      	bpl.n	801b7fa <_vfiprintf_r+0x4e>
 801b7f0:	f04f 30ff 	mov.w	r0, #4294967295
 801b7f4:	b01d      	add	sp, #116	@ 0x74
 801b7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b7fa:	89ab      	ldrh	r3, [r5, #12]
 801b7fc:	0598      	lsls	r0, r3, #22
 801b7fe:	d4f7      	bmi.n	801b7f0 <_vfiprintf_r+0x44>
 801b800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b802:	f7fe fa1b 	bl	8019c3c <__retarget_lock_release_recursive>
 801b806:	e7f3      	b.n	801b7f0 <_vfiprintf_r+0x44>
 801b808:	2300      	movs	r3, #0
 801b80a:	9309      	str	r3, [sp, #36]	@ 0x24
 801b80c:	2320      	movs	r3, #32
 801b80e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b812:	f8cd 800c 	str.w	r8, [sp, #12]
 801b816:	2330      	movs	r3, #48	@ 0x30
 801b818:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b9c8 <_vfiprintf_r+0x21c>
 801b81c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b820:	f04f 0901 	mov.w	r9, #1
 801b824:	4623      	mov	r3, r4
 801b826:	469a      	mov	sl, r3
 801b828:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b82c:	b10a      	cbz	r2, 801b832 <_vfiprintf_r+0x86>
 801b82e:	2a25      	cmp	r2, #37	@ 0x25
 801b830:	d1f9      	bne.n	801b826 <_vfiprintf_r+0x7a>
 801b832:	ebba 0b04 	subs.w	fp, sl, r4
 801b836:	d00b      	beq.n	801b850 <_vfiprintf_r+0xa4>
 801b838:	465b      	mov	r3, fp
 801b83a:	4622      	mov	r2, r4
 801b83c:	4629      	mov	r1, r5
 801b83e:	4630      	mov	r0, r6
 801b840:	f7ff ffa1 	bl	801b786 <__sfputs_r>
 801b844:	3001      	adds	r0, #1
 801b846:	f000 80a7 	beq.w	801b998 <_vfiprintf_r+0x1ec>
 801b84a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b84c:	445a      	add	r2, fp
 801b84e:	9209      	str	r2, [sp, #36]	@ 0x24
 801b850:	f89a 3000 	ldrb.w	r3, [sl]
 801b854:	2b00      	cmp	r3, #0
 801b856:	f000 809f 	beq.w	801b998 <_vfiprintf_r+0x1ec>
 801b85a:	2300      	movs	r3, #0
 801b85c:	f04f 32ff 	mov.w	r2, #4294967295
 801b860:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b864:	f10a 0a01 	add.w	sl, sl, #1
 801b868:	9304      	str	r3, [sp, #16]
 801b86a:	9307      	str	r3, [sp, #28]
 801b86c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b870:	931a      	str	r3, [sp, #104]	@ 0x68
 801b872:	4654      	mov	r4, sl
 801b874:	2205      	movs	r2, #5
 801b876:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b87a:	4853      	ldr	r0, [pc, #332]	@ (801b9c8 <_vfiprintf_r+0x21c>)
 801b87c:	f7e4 fcd0 	bl	8000220 <memchr>
 801b880:	9a04      	ldr	r2, [sp, #16]
 801b882:	b9d8      	cbnz	r0, 801b8bc <_vfiprintf_r+0x110>
 801b884:	06d1      	lsls	r1, r2, #27
 801b886:	bf44      	itt	mi
 801b888:	2320      	movmi	r3, #32
 801b88a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b88e:	0713      	lsls	r3, r2, #28
 801b890:	bf44      	itt	mi
 801b892:	232b      	movmi	r3, #43	@ 0x2b
 801b894:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b898:	f89a 3000 	ldrb.w	r3, [sl]
 801b89c:	2b2a      	cmp	r3, #42	@ 0x2a
 801b89e:	d015      	beq.n	801b8cc <_vfiprintf_r+0x120>
 801b8a0:	9a07      	ldr	r2, [sp, #28]
 801b8a2:	4654      	mov	r4, sl
 801b8a4:	2000      	movs	r0, #0
 801b8a6:	f04f 0c0a 	mov.w	ip, #10
 801b8aa:	4621      	mov	r1, r4
 801b8ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b8b0:	3b30      	subs	r3, #48	@ 0x30
 801b8b2:	2b09      	cmp	r3, #9
 801b8b4:	d94b      	bls.n	801b94e <_vfiprintf_r+0x1a2>
 801b8b6:	b1b0      	cbz	r0, 801b8e6 <_vfiprintf_r+0x13a>
 801b8b8:	9207      	str	r2, [sp, #28]
 801b8ba:	e014      	b.n	801b8e6 <_vfiprintf_r+0x13a>
 801b8bc:	eba0 0308 	sub.w	r3, r0, r8
 801b8c0:	fa09 f303 	lsl.w	r3, r9, r3
 801b8c4:	4313      	orrs	r3, r2
 801b8c6:	9304      	str	r3, [sp, #16]
 801b8c8:	46a2      	mov	sl, r4
 801b8ca:	e7d2      	b.n	801b872 <_vfiprintf_r+0xc6>
 801b8cc:	9b03      	ldr	r3, [sp, #12]
 801b8ce:	1d19      	adds	r1, r3, #4
 801b8d0:	681b      	ldr	r3, [r3, #0]
 801b8d2:	9103      	str	r1, [sp, #12]
 801b8d4:	2b00      	cmp	r3, #0
 801b8d6:	bfbb      	ittet	lt
 801b8d8:	425b      	neglt	r3, r3
 801b8da:	f042 0202 	orrlt.w	r2, r2, #2
 801b8de:	9307      	strge	r3, [sp, #28]
 801b8e0:	9307      	strlt	r3, [sp, #28]
 801b8e2:	bfb8      	it	lt
 801b8e4:	9204      	strlt	r2, [sp, #16]
 801b8e6:	7823      	ldrb	r3, [r4, #0]
 801b8e8:	2b2e      	cmp	r3, #46	@ 0x2e
 801b8ea:	d10a      	bne.n	801b902 <_vfiprintf_r+0x156>
 801b8ec:	7863      	ldrb	r3, [r4, #1]
 801b8ee:	2b2a      	cmp	r3, #42	@ 0x2a
 801b8f0:	d132      	bne.n	801b958 <_vfiprintf_r+0x1ac>
 801b8f2:	9b03      	ldr	r3, [sp, #12]
 801b8f4:	1d1a      	adds	r2, r3, #4
 801b8f6:	681b      	ldr	r3, [r3, #0]
 801b8f8:	9203      	str	r2, [sp, #12]
 801b8fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b8fe:	3402      	adds	r4, #2
 801b900:	9305      	str	r3, [sp, #20]
 801b902:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b9d8 <_vfiprintf_r+0x22c>
 801b906:	7821      	ldrb	r1, [r4, #0]
 801b908:	2203      	movs	r2, #3
 801b90a:	4650      	mov	r0, sl
 801b90c:	f7e4 fc88 	bl	8000220 <memchr>
 801b910:	b138      	cbz	r0, 801b922 <_vfiprintf_r+0x176>
 801b912:	9b04      	ldr	r3, [sp, #16]
 801b914:	eba0 000a 	sub.w	r0, r0, sl
 801b918:	2240      	movs	r2, #64	@ 0x40
 801b91a:	4082      	lsls	r2, r0
 801b91c:	4313      	orrs	r3, r2
 801b91e:	3401      	adds	r4, #1
 801b920:	9304      	str	r3, [sp, #16]
 801b922:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b926:	4829      	ldr	r0, [pc, #164]	@ (801b9cc <_vfiprintf_r+0x220>)
 801b928:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b92c:	2206      	movs	r2, #6
 801b92e:	f7e4 fc77 	bl	8000220 <memchr>
 801b932:	2800      	cmp	r0, #0
 801b934:	d03f      	beq.n	801b9b6 <_vfiprintf_r+0x20a>
 801b936:	4b26      	ldr	r3, [pc, #152]	@ (801b9d0 <_vfiprintf_r+0x224>)
 801b938:	bb1b      	cbnz	r3, 801b982 <_vfiprintf_r+0x1d6>
 801b93a:	9b03      	ldr	r3, [sp, #12]
 801b93c:	3307      	adds	r3, #7
 801b93e:	f023 0307 	bic.w	r3, r3, #7
 801b942:	3308      	adds	r3, #8
 801b944:	9303      	str	r3, [sp, #12]
 801b946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b948:	443b      	add	r3, r7
 801b94a:	9309      	str	r3, [sp, #36]	@ 0x24
 801b94c:	e76a      	b.n	801b824 <_vfiprintf_r+0x78>
 801b94e:	fb0c 3202 	mla	r2, ip, r2, r3
 801b952:	460c      	mov	r4, r1
 801b954:	2001      	movs	r0, #1
 801b956:	e7a8      	b.n	801b8aa <_vfiprintf_r+0xfe>
 801b958:	2300      	movs	r3, #0
 801b95a:	3401      	adds	r4, #1
 801b95c:	9305      	str	r3, [sp, #20]
 801b95e:	4619      	mov	r1, r3
 801b960:	f04f 0c0a 	mov.w	ip, #10
 801b964:	4620      	mov	r0, r4
 801b966:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b96a:	3a30      	subs	r2, #48	@ 0x30
 801b96c:	2a09      	cmp	r2, #9
 801b96e:	d903      	bls.n	801b978 <_vfiprintf_r+0x1cc>
 801b970:	2b00      	cmp	r3, #0
 801b972:	d0c6      	beq.n	801b902 <_vfiprintf_r+0x156>
 801b974:	9105      	str	r1, [sp, #20]
 801b976:	e7c4      	b.n	801b902 <_vfiprintf_r+0x156>
 801b978:	fb0c 2101 	mla	r1, ip, r1, r2
 801b97c:	4604      	mov	r4, r0
 801b97e:	2301      	movs	r3, #1
 801b980:	e7f0      	b.n	801b964 <_vfiprintf_r+0x1b8>
 801b982:	ab03      	add	r3, sp, #12
 801b984:	9300      	str	r3, [sp, #0]
 801b986:	462a      	mov	r2, r5
 801b988:	4b12      	ldr	r3, [pc, #72]	@ (801b9d4 <_vfiprintf_r+0x228>)
 801b98a:	a904      	add	r1, sp, #16
 801b98c:	4630      	mov	r0, r6
 801b98e:	f7fd fba9 	bl	80190e4 <_printf_float>
 801b992:	4607      	mov	r7, r0
 801b994:	1c78      	adds	r0, r7, #1
 801b996:	d1d6      	bne.n	801b946 <_vfiprintf_r+0x19a>
 801b998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b99a:	07d9      	lsls	r1, r3, #31
 801b99c:	d405      	bmi.n	801b9aa <_vfiprintf_r+0x1fe>
 801b99e:	89ab      	ldrh	r3, [r5, #12]
 801b9a0:	059a      	lsls	r2, r3, #22
 801b9a2:	d402      	bmi.n	801b9aa <_vfiprintf_r+0x1fe>
 801b9a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b9a6:	f7fe f949 	bl	8019c3c <__retarget_lock_release_recursive>
 801b9aa:	89ab      	ldrh	r3, [r5, #12]
 801b9ac:	065b      	lsls	r3, r3, #25
 801b9ae:	f53f af1f 	bmi.w	801b7f0 <_vfiprintf_r+0x44>
 801b9b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b9b4:	e71e      	b.n	801b7f4 <_vfiprintf_r+0x48>
 801b9b6:	ab03      	add	r3, sp, #12
 801b9b8:	9300      	str	r3, [sp, #0]
 801b9ba:	462a      	mov	r2, r5
 801b9bc:	4b05      	ldr	r3, [pc, #20]	@ (801b9d4 <_vfiprintf_r+0x228>)
 801b9be:	a904      	add	r1, sp, #16
 801b9c0:	4630      	mov	r0, r6
 801b9c2:	f7fd fe27 	bl	8019614 <_printf_i>
 801b9c6:	e7e4      	b.n	801b992 <_vfiprintf_r+0x1e6>
 801b9c8:	0801e3f6 	.word	0x0801e3f6
 801b9cc:	0801e400 	.word	0x0801e400
 801b9d0:	080190e5 	.word	0x080190e5
 801b9d4:	0801b787 	.word	0x0801b787
 801b9d8:	0801e3fc 	.word	0x0801e3fc

0801b9dc <__swbuf_r>:
 801b9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b9de:	460e      	mov	r6, r1
 801b9e0:	4614      	mov	r4, r2
 801b9e2:	4605      	mov	r5, r0
 801b9e4:	b118      	cbz	r0, 801b9ee <__swbuf_r+0x12>
 801b9e6:	6a03      	ldr	r3, [r0, #32]
 801b9e8:	b90b      	cbnz	r3, 801b9ee <__swbuf_r+0x12>
 801b9ea:	f7fd ffbd 	bl	8019968 <__sinit>
 801b9ee:	69a3      	ldr	r3, [r4, #24]
 801b9f0:	60a3      	str	r3, [r4, #8]
 801b9f2:	89a3      	ldrh	r3, [r4, #12]
 801b9f4:	071a      	lsls	r2, r3, #28
 801b9f6:	d501      	bpl.n	801b9fc <__swbuf_r+0x20>
 801b9f8:	6923      	ldr	r3, [r4, #16]
 801b9fa:	b943      	cbnz	r3, 801ba0e <__swbuf_r+0x32>
 801b9fc:	4621      	mov	r1, r4
 801b9fe:	4628      	mov	r0, r5
 801ba00:	f000 f82a 	bl	801ba58 <__swsetup_r>
 801ba04:	b118      	cbz	r0, 801ba0e <__swbuf_r+0x32>
 801ba06:	f04f 37ff 	mov.w	r7, #4294967295
 801ba0a:	4638      	mov	r0, r7
 801ba0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ba0e:	6823      	ldr	r3, [r4, #0]
 801ba10:	6922      	ldr	r2, [r4, #16]
 801ba12:	1a98      	subs	r0, r3, r2
 801ba14:	6963      	ldr	r3, [r4, #20]
 801ba16:	b2f6      	uxtb	r6, r6
 801ba18:	4283      	cmp	r3, r0
 801ba1a:	4637      	mov	r7, r6
 801ba1c:	dc05      	bgt.n	801ba2a <__swbuf_r+0x4e>
 801ba1e:	4621      	mov	r1, r4
 801ba20:	4628      	mov	r0, r5
 801ba22:	f7ff fde7 	bl	801b5f4 <_fflush_r>
 801ba26:	2800      	cmp	r0, #0
 801ba28:	d1ed      	bne.n	801ba06 <__swbuf_r+0x2a>
 801ba2a:	68a3      	ldr	r3, [r4, #8]
 801ba2c:	3b01      	subs	r3, #1
 801ba2e:	60a3      	str	r3, [r4, #8]
 801ba30:	6823      	ldr	r3, [r4, #0]
 801ba32:	1c5a      	adds	r2, r3, #1
 801ba34:	6022      	str	r2, [r4, #0]
 801ba36:	701e      	strb	r6, [r3, #0]
 801ba38:	6962      	ldr	r2, [r4, #20]
 801ba3a:	1c43      	adds	r3, r0, #1
 801ba3c:	429a      	cmp	r2, r3
 801ba3e:	d004      	beq.n	801ba4a <__swbuf_r+0x6e>
 801ba40:	89a3      	ldrh	r3, [r4, #12]
 801ba42:	07db      	lsls	r3, r3, #31
 801ba44:	d5e1      	bpl.n	801ba0a <__swbuf_r+0x2e>
 801ba46:	2e0a      	cmp	r6, #10
 801ba48:	d1df      	bne.n	801ba0a <__swbuf_r+0x2e>
 801ba4a:	4621      	mov	r1, r4
 801ba4c:	4628      	mov	r0, r5
 801ba4e:	f7ff fdd1 	bl	801b5f4 <_fflush_r>
 801ba52:	2800      	cmp	r0, #0
 801ba54:	d0d9      	beq.n	801ba0a <__swbuf_r+0x2e>
 801ba56:	e7d6      	b.n	801ba06 <__swbuf_r+0x2a>

0801ba58 <__swsetup_r>:
 801ba58:	b538      	push	{r3, r4, r5, lr}
 801ba5a:	4b29      	ldr	r3, [pc, #164]	@ (801bb00 <__swsetup_r+0xa8>)
 801ba5c:	4605      	mov	r5, r0
 801ba5e:	6818      	ldr	r0, [r3, #0]
 801ba60:	460c      	mov	r4, r1
 801ba62:	b118      	cbz	r0, 801ba6c <__swsetup_r+0x14>
 801ba64:	6a03      	ldr	r3, [r0, #32]
 801ba66:	b90b      	cbnz	r3, 801ba6c <__swsetup_r+0x14>
 801ba68:	f7fd ff7e 	bl	8019968 <__sinit>
 801ba6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ba70:	0719      	lsls	r1, r3, #28
 801ba72:	d422      	bmi.n	801baba <__swsetup_r+0x62>
 801ba74:	06da      	lsls	r2, r3, #27
 801ba76:	d407      	bmi.n	801ba88 <__swsetup_r+0x30>
 801ba78:	2209      	movs	r2, #9
 801ba7a:	602a      	str	r2, [r5, #0]
 801ba7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ba80:	81a3      	strh	r3, [r4, #12]
 801ba82:	f04f 30ff 	mov.w	r0, #4294967295
 801ba86:	e033      	b.n	801baf0 <__swsetup_r+0x98>
 801ba88:	0758      	lsls	r0, r3, #29
 801ba8a:	d512      	bpl.n	801bab2 <__swsetup_r+0x5a>
 801ba8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ba8e:	b141      	cbz	r1, 801baa2 <__swsetup_r+0x4a>
 801ba90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ba94:	4299      	cmp	r1, r3
 801ba96:	d002      	beq.n	801ba9e <__swsetup_r+0x46>
 801ba98:	4628      	mov	r0, r5
 801ba9a:	f7fe ff55 	bl	801a948 <_free_r>
 801ba9e:	2300      	movs	r3, #0
 801baa0:	6363      	str	r3, [r4, #52]	@ 0x34
 801baa2:	89a3      	ldrh	r3, [r4, #12]
 801baa4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801baa8:	81a3      	strh	r3, [r4, #12]
 801baaa:	2300      	movs	r3, #0
 801baac:	6063      	str	r3, [r4, #4]
 801baae:	6923      	ldr	r3, [r4, #16]
 801bab0:	6023      	str	r3, [r4, #0]
 801bab2:	89a3      	ldrh	r3, [r4, #12]
 801bab4:	f043 0308 	orr.w	r3, r3, #8
 801bab8:	81a3      	strh	r3, [r4, #12]
 801baba:	6923      	ldr	r3, [r4, #16]
 801babc:	b94b      	cbnz	r3, 801bad2 <__swsetup_r+0x7a>
 801babe:	89a3      	ldrh	r3, [r4, #12]
 801bac0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801bac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bac8:	d003      	beq.n	801bad2 <__swsetup_r+0x7a>
 801baca:	4621      	mov	r1, r4
 801bacc:	4628      	mov	r0, r5
 801bace:	f000 f88b 	bl	801bbe8 <__smakebuf_r>
 801bad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bad6:	f013 0201 	ands.w	r2, r3, #1
 801bada:	d00a      	beq.n	801baf2 <__swsetup_r+0x9a>
 801badc:	2200      	movs	r2, #0
 801bade:	60a2      	str	r2, [r4, #8]
 801bae0:	6962      	ldr	r2, [r4, #20]
 801bae2:	4252      	negs	r2, r2
 801bae4:	61a2      	str	r2, [r4, #24]
 801bae6:	6922      	ldr	r2, [r4, #16]
 801bae8:	b942      	cbnz	r2, 801bafc <__swsetup_r+0xa4>
 801baea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801baee:	d1c5      	bne.n	801ba7c <__swsetup_r+0x24>
 801baf0:	bd38      	pop	{r3, r4, r5, pc}
 801baf2:	0799      	lsls	r1, r3, #30
 801baf4:	bf58      	it	pl
 801baf6:	6962      	ldrpl	r2, [r4, #20]
 801baf8:	60a2      	str	r2, [r4, #8]
 801bafa:	e7f4      	b.n	801bae6 <__swsetup_r+0x8e>
 801bafc:	2000      	movs	r0, #0
 801bafe:	e7f7      	b.n	801baf0 <__swsetup_r+0x98>
 801bb00:	200001ac 	.word	0x200001ac

0801bb04 <_raise_r>:
 801bb04:	291f      	cmp	r1, #31
 801bb06:	b538      	push	{r3, r4, r5, lr}
 801bb08:	4605      	mov	r5, r0
 801bb0a:	460c      	mov	r4, r1
 801bb0c:	d904      	bls.n	801bb18 <_raise_r+0x14>
 801bb0e:	2316      	movs	r3, #22
 801bb10:	6003      	str	r3, [r0, #0]
 801bb12:	f04f 30ff 	mov.w	r0, #4294967295
 801bb16:	bd38      	pop	{r3, r4, r5, pc}
 801bb18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801bb1a:	b112      	cbz	r2, 801bb22 <_raise_r+0x1e>
 801bb1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bb20:	b94b      	cbnz	r3, 801bb36 <_raise_r+0x32>
 801bb22:	4628      	mov	r0, r5
 801bb24:	f000 f830 	bl	801bb88 <_getpid_r>
 801bb28:	4622      	mov	r2, r4
 801bb2a:	4601      	mov	r1, r0
 801bb2c:	4628      	mov	r0, r5
 801bb2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bb32:	f000 b817 	b.w	801bb64 <_kill_r>
 801bb36:	2b01      	cmp	r3, #1
 801bb38:	d00a      	beq.n	801bb50 <_raise_r+0x4c>
 801bb3a:	1c59      	adds	r1, r3, #1
 801bb3c:	d103      	bne.n	801bb46 <_raise_r+0x42>
 801bb3e:	2316      	movs	r3, #22
 801bb40:	6003      	str	r3, [r0, #0]
 801bb42:	2001      	movs	r0, #1
 801bb44:	e7e7      	b.n	801bb16 <_raise_r+0x12>
 801bb46:	2100      	movs	r1, #0
 801bb48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801bb4c:	4620      	mov	r0, r4
 801bb4e:	4798      	blx	r3
 801bb50:	2000      	movs	r0, #0
 801bb52:	e7e0      	b.n	801bb16 <_raise_r+0x12>

0801bb54 <raise>:
 801bb54:	4b02      	ldr	r3, [pc, #8]	@ (801bb60 <raise+0xc>)
 801bb56:	4601      	mov	r1, r0
 801bb58:	6818      	ldr	r0, [r3, #0]
 801bb5a:	f7ff bfd3 	b.w	801bb04 <_raise_r>
 801bb5e:	bf00      	nop
 801bb60:	200001ac 	.word	0x200001ac

0801bb64 <_kill_r>:
 801bb64:	b538      	push	{r3, r4, r5, lr}
 801bb66:	4d07      	ldr	r5, [pc, #28]	@ (801bb84 <_kill_r+0x20>)
 801bb68:	2300      	movs	r3, #0
 801bb6a:	4604      	mov	r4, r0
 801bb6c:	4608      	mov	r0, r1
 801bb6e:	4611      	mov	r1, r2
 801bb70:	602b      	str	r3, [r5, #0]
 801bb72:	f7ea f837 	bl	8005be4 <_kill>
 801bb76:	1c43      	adds	r3, r0, #1
 801bb78:	d102      	bne.n	801bb80 <_kill_r+0x1c>
 801bb7a:	682b      	ldr	r3, [r5, #0]
 801bb7c:	b103      	cbz	r3, 801bb80 <_kill_r+0x1c>
 801bb7e:	6023      	str	r3, [r4, #0]
 801bb80:	bd38      	pop	{r3, r4, r5, pc}
 801bb82:	bf00      	nop
 801bb84:	20003ee8 	.word	0x20003ee8

0801bb88 <_getpid_r>:
 801bb88:	f7ea b824 	b.w	8005bd4 <_getpid>

0801bb8c <_malloc_usable_size_r>:
 801bb8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bb90:	1f18      	subs	r0, r3, #4
 801bb92:	2b00      	cmp	r3, #0
 801bb94:	bfbc      	itt	lt
 801bb96:	580b      	ldrlt	r3, [r1, r0]
 801bb98:	18c0      	addlt	r0, r0, r3
 801bb9a:	4770      	bx	lr

0801bb9c <__swhatbuf_r>:
 801bb9c:	b570      	push	{r4, r5, r6, lr}
 801bb9e:	460c      	mov	r4, r1
 801bba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bba4:	2900      	cmp	r1, #0
 801bba6:	b096      	sub	sp, #88	@ 0x58
 801bba8:	4615      	mov	r5, r2
 801bbaa:	461e      	mov	r6, r3
 801bbac:	da0d      	bge.n	801bbca <__swhatbuf_r+0x2e>
 801bbae:	89a3      	ldrh	r3, [r4, #12]
 801bbb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801bbb4:	f04f 0100 	mov.w	r1, #0
 801bbb8:	bf14      	ite	ne
 801bbba:	2340      	movne	r3, #64	@ 0x40
 801bbbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801bbc0:	2000      	movs	r0, #0
 801bbc2:	6031      	str	r1, [r6, #0]
 801bbc4:	602b      	str	r3, [r5, #0]
 801bbc6:	b016      	add	sp, #88	@ 0x58
 801bbc8:	bd70      	pop	{r4, r5, r6, pc}
 801bbca:	466a      	mov	r2, sp
 801bbcc:	f000 f848 	bl	801bc60 <_fstat_r>
 801bbd0:	2800      	cmp	r0, #0
 801bbd2:	dbec      	blt.n	801bbae <__swhatbuf_r+0x12>
 801bbd4:	9901      	ldr	r1, [sp, #4]
 801bbd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801bbda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801bbde:	4259      	negs	r1, r3
 801bbe0:	4159      	adcs	r1, r3
 801bbe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801bbe6:	e7eb      	b.n	801bbc0 <__swhatbuf_r+0x24>

0801bbe8 <__smakebuf_r>:
 801bbe8:	898b      	ldrh	r3, [r1, #12]
 801bbea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801bbec:	079d      	lsls	r5, r3, #30
 801bbee:	4606      	mov	r6, r0
 801bbf0:	460c      	mov	r4, r1
 801bbf2:	d507      	bpl.n	801bc04 <__smakebuf_r+0x1c>
 801bbf4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801bbf8:	6023      	str	r3, [r4, #0]
 801bbfa:	6123      	str	r3, [r4, #16]
 801bbfc:	2301      	movs	r3, #1
 801bbfe:	6163      	str	r3, [r4, #20]
 801bc00:	b003      	add	sp, #12
 801bc02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bc04:	ab01      	add	r3, sp, #4
 801bc06:	466a      	mov	r2, sp
 801bc08:	f7ff ffc8 	bl	801bb9c <__swhatbuf_r>
 801bc0c:	9f00      	ldr	r7, [sp, #0]
 801bc0e:	4605      	mov	r5, r0
 801bc10:	4639      	mov	r1, r7
 801bc12:	4630      	mov	r0, r6
 801bc14:	f7fe ff0c 	bl	801aa30 <_malloc_r>
 801bc18:	b948      	cbnz	r0, 801bc2e <__smakebuf_r+0x46>
 801bc1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bc1e:	059a      	lsls	r2, r3, #22
 801bc20:	d4ee      	bmi.n	801bc00 <__smakebuf_r+0x18>
 801bc22:	f023 0303 	bic.w	r3, r3, #3
 801bc26:	f043 0302 	orr.w	r3, r3, #2
 801bc2a:	81a3      	strh	r3, [r4, #12]
 801bc2c:	e7e2      	b.n	801bbf4 <__smakebuf_r+0xc>
 801bc2e:	89a3      	ldrh	r3, [r4, #12]
 801bc30:	6020      	str	r0, [r4, #0]
 801bc32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bc36:	81a3      	strh	r3, [r4, #12]
 801bc38:	9b01      	ldr	r3, [sp, #4]
 801bc3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801bc3e:	b15b      	cbz	r3, 801bc58 <__smakebuf_r+0x70>
 801bc40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bc44:	4630      	mov	r0, r6
 801bc46:	f000 f81d 	bl	801bc84 <_isatty_r>
 801bc4a:	b128      	cbz	r0, 801bc58 <__smakebuf_r+0x70>
 801bc4c:	89a3      	ldrh	r3, [r4, #12]
 801bc4e:	f023 0303 	bic.w	r3, r3, #3
 801bc52:	f043 0301 	orr.w	r3, r3, #1
 801bc56:	81a3      	strh	r3, [r4, #12]
 801bc58:	89a3      	ldrh	r3, [r4, #12]
 801bc5a:	431d      	orrs	r5, r3
 801bc5c:	81a5      	strh	r5, [r4, #12]
 801bc5e:	e7cf      	b.n	801bc00 <__smakebuf_r+0x18>

0801bc60 <_fstat_r>:
 801bc60:	b538      	push	{r3, r4, r5, lr}
 801bc62:	4d07      	ldr	r5, [pc, #28]	@ (801bc80 <_fstat_r+0x20>)
 801bc64:	2300      	movs	r3, #0
 801bc66:	4604      	mov	r4, r0
 801bc68:	4608      	mov	r0, r1
 801bc6a:	4611      	mov	r1, r2
 801bc6c:	602b      	str	r3, [r5, #0]
 801bc6e:	f7ea f819 	bl	8005ca4 <_fstat>
 801bc72:	1c43      	adds	r3, r0, #1
 801bc74:	d102      	bne.n	801bc7c <_fstat_r+0x1c>
 801bc76:	682b      	ldr	r3, [r5, #0]
 801bc78:	b103      	cbz	r3, 801bc7c <_fstat_r+0x1c>
 801bc7a:	6023      	str	r3, [r4, #0]
 801bc7c:	bd38      	pop	{r3, r4, r5, pc}
 801bc7e:	bf00      	nop
 801bc80:	20003ee8 	.word	0x20003ee8

0801bc84 <_isatty_r>:
 801bc84:	b538      	push	{r3, r4, r5, lr}
 801bc86:	4d06      	ldr	r5, [pc, #24]	@ (801bca0 <_isatty_r+0x1c>)
 801bc88:	2300      	movs	r3, #0
 801bc8a:	4604      	mov	r4, r0
 801bc8c:	4608      	mov	r0, r1
 801bc8e:	602b      	str	r3, [r5, #0]
 801bc90:	f7ea f818 	bl	8005cc4 <_isatty>
 801bc94:	1c43      	adds	r3, r0, #1
 801bc96:	d102      	bne.n	801bc9e <_isatty_r+0x1a>
 801bc98:	682b      	ldr	r3, [r5, #0]
 801bc9a:	b103      	cbz	r3, 801bc9e <_isatty_r+0x1a>
 801bc9c:	6023      	str	r3, [r4, #0]
 801bc9e:	bd38      	pop	{r3, r4, r5, pc}
 801bca0:	20003ee8 	.word	0x20003ee8

0801bca4 <_init>:
 801bca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bca6:	bf00      	nop
 801bca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bcaa:	bc08      	pop	{r3}
 801bcac:	469e      	mov	lr, r3
 801bcae:	4770      	bx	lr

0801bcb0 <_fini>:
 801bcb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bcb2:	bf00      	nop
 801bcb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bcb6:	bc08      	pop	{r3}
 801bcb8:	469e      	mov	lr, r3
 801bcba:	4770      	bx	lr
