Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun May 18 12:02:36 2025
| Host         : Dawgburt-2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-14  Critical Warning  LUT on the clock tree                                             3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         135         
LUTAR-1    Warning           LUT drives async reset alert                                      5           
SYNTH-10   Warning           Wide multiplier                                                   4           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     22          
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                 16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (84)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (84)
--------------------------------
 There are 84 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.481        0.000                      0                53563        0.055        0.000                      0                53563        0.264        0.000                       0                 16416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_wiz_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0       {0.000 20.000}       40.000          25.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkout0                  {0.000 2.500}        5.000           200.000         
  clkout1                  {0.000 5.000}        10.000          100.000         
    clk_core               {0.000 40.000}       80.000          12.500          
    clkfb                  {0.000 5.000}        10.000          100.000         
  clkout2                  {0.000 2.500}        5.000           200.000         
  clkout3                  {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb      {0.000 5.000}        10.000          100.000         
tck_dmi                    {0.000 50.000}       100.000         10.000          
tck_dtmcs                  {0.000 50.000}       100.000         10.000          
tck_idcode                 {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             8.967        0.000                      0                   64        0.264        0.000                      0                   64        6.167        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                        37.845        0.000                       0                     3  
sys_clk_pin                      8.732        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                        1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                        0.481        0.000                      0                 8571        0.070        0.000                      0                 8571        3.000        0.000                       0                  3128  
    clk_core                    13.597        0.000                      0                33831        0.061        0.000                      0                33831       38.750        0.000                       0                 13035  
    clkfb                                                                                                                                                                    8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                    2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                    2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                        8.751        0.000                       0                     2  
tck_dmi                         98.662        0.000                      0                   31        0.162        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                       97.971        0.000                      0                   81        0.165        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                      98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             3.229        0.000                      0                  154        1.059        0.000                      0                  154  
clkout1       clk_core            3.031        0.000                      0                   87        0.055        0.000                      0                   87  
tck_dtmcs     clk_core           12.558        0.000                      0                    2        0.929        0.000                      0                    2  
clk_core      tck_dtmcs          10.919        0.000                      0                   32        1.636        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                49.540        0.000                      0                10617        0.730        0.000                      0                10617  
**async_default**  clkout1            clkout1                  0.728        0.000                      0                  324        1.714        0.000                      0                  324  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        tck_dtmcs     clk_core      
(none)                      clkout0       
(none)                      clkout1       
(none)        clkout1       clkout1       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_core                                  
(none)               clk_out1_clk_wiz_0                        
(none)               clkfb                                     
(none)               clkfbout_clk_wiz_0                        
(none)               clkout0                                   
(none)               clkout1                                   
(none)               clkout2                                   
(none)               clkout3                                   
(none)               subfragments_pll_fb                       
(none)                                    clk_core             
(none)                                    clkout1              
(none)                                    clkout2              
(none)                                    sys_clk_pin          
(none)                                    tck_dmi              
(none)                                    tck_dtmcs            
(none)                                    tck_idcode           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in1
  To Clock:  clk_wiz_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.058ns (28.726%)  route 2.625ns (71.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 10.484 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.598     1.364    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.583    10.484    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[4]/C
                         clock pessimism              0.489    10.973    
                         clock uncertainty           -0.119    10.855    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    10.331    swervolf/vga/vga_dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.058ns (28.726%)  route 2.625ns (71.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 10.484 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.598     1.364    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.583    10.484    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[5]/C
                         clock pessimism              0.489    10.973    
                         clock uncertainty           -0.119    10.855    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    10.331    swervolf/vga/vga_dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.058ns (28.726%)  route 2.625ns (71.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 10.484 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.598     1.364    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.583    10.484    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[6]/C
                         clock pessimism              0.489    10.973    
                         clock uncertainty           -0.119    10.855    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    10.331    swervolf/vga/vga_dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.058ns (28.726%)  route 2.625ns (71.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 10.484 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.598     1.364    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.583    10.484    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[7]/C
                         clock pessimism              0.489    10.973    
                         clock uncertainty           -0.119    10.855    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    10.331    swervolf/vga/vga_dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.058ns (29.116%)  route 2.576ns (70.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 10.485 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.549     1.315    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.584    10.485    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[10]/C
                         clock pessimism              0.489    10.974    
                         clock uncertainty           -0.119    10.856    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    10.332    swervolf/vga/vga_dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.058ns (29.116%)  route 2.576ns (70.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 10.485 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.549     1.315    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.584    10.485    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[11]/C
                         clock pessimism              0.489    10.974    
                         clock uncertainty           -0.119    10.856    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    10.332    swervolf/vga/vga_dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.058ns (29.116%)  route 2.576ns (70.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 10.485 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.549     1.315    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.584    10.485    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[8]/C
                         clock pessimism              0.489    10.974    
                         clock uncertainty           -0.119    10.856    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    10.332    swervolf/vga/vga_dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.058ns (29.116%)  route 2.576ns (70.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 10.485 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.549     1.315    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.584    10.485    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[9]/C
                         clock pessimism              0.489    10.974    
                         clock uncertainty           -0.119    10.856    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524    10.332    swervolf/vga/vga_dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.058ns (29.424%)  route 2.538ns (70.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 10.483 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.511     1.277    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.582    10.483    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[0]/C
                         clock pessimism              0.489    10.972    
                         clock uncertainty           -0.119    10.854    
    SLICE_X2Y133         FDRE (Setup_fdre_C_R)       -0.524    10.330    swervolf/vga/vga_dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.058ns (29.424%)  route 2.538ns (70.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 10.483 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.703    -2.319    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.837    -1.026    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X4Y136         LUT4 (Prop_lut4_I2_O)        0.152    -0.874 r  swervolf/vga/vga_dtg/pixel_column[0]_i_3/O
                         net (fo=2, routed)           0.452    -0.422    swervolf/vga/vga_dtg/pixel_column[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.326    -0.096 r  swervolf/vga/vga_dtg/pixel_row[0]_i_3/O
                         net (fo=1, routed)           0.738     0.642    swervolf/vga/vga_dtg/pixel_row[0]_i_3_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.124     0.766 r  swervolf/vga/vga_dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.511     1.277    swervolf/vga/vga_dtg/pixel_row0
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    14.495    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.582    10.483    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[1]/C
                         clock pessimism              0.489    10.972    
                         clock uncertainty           -0.119    10.854    
    SLICE_X2Y133         FDRE (Setup_fdre_C_R)       -0.524    10.330    swervolf/vga/vga_dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  9.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.821    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  swervolf/vga/vga_dtg/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.559    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[3]
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.451 r  swervolf/vga/vga_dtg/pixel_column_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.451    swervolf/vga/vga_dtg/pixel_column_reg[0]_i_2_n_4
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -1.248    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[3]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105    -0.716    swervolf/vga/vga_dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.656 r  swervolf/vga/vga_dtg/pixel_row_reg[6]/Q
                         net (fo=3, routed)           0.137    -0.519    swervolf/vga/vga_dtg/pixel_row_reg_n_0_[6]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.409 r  swervolf/vga/vga_dtg/pixel_row_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.409    swervolf/vga/vga_dtg/pixel_row_reg[4]_i_1_n_5
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.865    -1.246    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y134         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[6]/C
                         clock pessimism              0.426    -0.820    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.686    swervolf/vga/vga_dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.656 r  swervolf/vga/vga_dtg/pixel_row_reg[10]/Q
                         net (fo=3, routed)           0.138    -0.518    swervolf/vga/vga_dtg/pixel_row_reg_n_0_[10]
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.408 r  swervolf/vga/vga_dtg/pixel_row_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.408    swervolf/vga/vga_dtg/pixel_row_reg[8]_i_1_n_5
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -1.245    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[10]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.134    -0.686    swervolf/vga/vga_dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.821    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.657 r  swervolf/vga/vga_dtg/pixel_row_reg[2]/Q
                         net (fo=3, routed)           0.139    -0.518    swervolf/vga/vga_dtg/pixel_row_reg_n_0_[2]
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.408 r  swervolf/vga/vga_dtg/pixel_row_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.408    swervolf/vga/vga_dtg/pixel_row_reg[0]_i_2_n_5
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.864    -1.247    swervolf/vga/vga_dtg/clk_out1
    SLICE_X2Y133         FDRE                                         r  swervolf/vga/vga_dtg/pixel_row_reg[2]/C
                         clock pessimism              0.426    -0.821    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.134    -0.687    swervolf/vga/vga_dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.821    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  swervolf/vga/vga_dtg/pixel_column_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.546    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[2]
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.435 r  swervolf/vga/vga_dtg/pixel_column_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.435    swervolf/vga/vga_dtg/pixel_column_reg[0]_i_2_n_5
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -1.248    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y135         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[2]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105    -0.716    swervolf/vga/vga_dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.249ns (63.937%)  route 0.140ns (36.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.821    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y136         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  swervolf/vga/vga_dtg/pixel_column_reg[7]/Q
                         net (fo=5, routed)           0.140    -0.539    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[7]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.431 r  swervolf/vga/vga_dtg/pixel_column_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.431    swervolf/vga/vga_dtg/pixel_column_reg[4]_i_1_n_4
    SLICE_X5Y136         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -1.248    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y136         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[7]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105    -0.716    swervolf/vga/vga_dtg/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.249ns (63.926%)  route 0.141ns (36.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  swervolf/vga/vga_dtg/pixel_column_reg[11]/Q
                         net (fo=4, routed)           0.141    -0.538    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[11]
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.430 r  swervolf/vga/vga_dtg/pixel_column_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.430    swervolf/vga/vga_dtg/pixel_column_reg[8]_i_1_n_4
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -1.247    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[11]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105    -0.715    swervolf/vga/vga_dtg/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.256ns (65.264%)  route 0.136ns (34.736%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  swervolf/vga/vga_dtg/pixel_column_reg[8]/Q
                         net (fo=4, routed)           0.136    -0.543    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[8]
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.428 r  swervolf/vga/vga_dtg/pixel_column_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.428    swervolf/vga/vga_dtg/pixel_column_reg[8]_i_1_n_7
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -1.247    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[8]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105    -0.715    swervolf/vga/vga_dtg/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.847%)  route 0.143ns (36.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  swervolf/vga/vga_dtg/pixel_column_reg[10]/Q
                         net (fo=4, routed)           0.143    -0.536    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[10]
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.425 r  swervolf/vga/vga_dtg/pixel_column_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.425    swervolf/vga/vga_dtg/pixel_column_reg[8]_i_1_n_5
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -1.247    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y137         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[10]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105    -0.715    swervolf/vga/vga_dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 swervolf/vga/vga_dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/vga/vga_dtg/pixel_column_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.960%)  route 0.144ns (36.040%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.821    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y136         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  swervolf/vga/vga_dtg/pixel_column_reg[4]/Q
                         net (fo=5, routed)           0.144    -0.536    swervolf/vga/vga_dtg/pixel_column_reg_n_0_[4]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.421 r  swervolf/vga/vga_dtg/pixel_column_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.421    swervolf/vga/vga_dtg/pixel_column_reg[4]_i_1_n_7
    SLICE_X5Y136         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -1.248    swervolf/vga/vga_dtg/clk_out1
    SLICE_X5Y136         FDRE                                         r  swervolf/vga/vga_dtg/pixel_column_reg[4]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105    -0.716    swervolf/vga/vga_dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y20   clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X0Y136     swervolf/vga/vga_dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X0Y128     swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y136     swervolf/vga/vga_dtg/horiz_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y136     swervolf/vga/vga_dtg/horiz_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y128     swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y128     swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y136     swervolf/vga/vga_dtg/horiz_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y136     swervolf/vga/vga_dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y128     swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X0Y128     swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     swervolf/vga/vga_dtg/pixel_column_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y137     swervolf/vga/vga_dtg/pixel_column_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.381 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.007    ddr2/ldc/subfragments_reset0
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.237    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.067    12.739    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.456     3.319 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     3.976    ddr2/ldc/subfragments_reset2
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.259    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.061    12.767    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.456     3.319 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     3.929    ddr2/ldc/subfragments_reset3
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.259    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.058    12.770    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478     3.341 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.723    ddr2/ldc/subfragments_reset5
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.259    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)       -0.216    12.612    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.518     3.381 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     3.901    ddr2/ldc/subfragments_reset6
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.259    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)       -0.028    12.800    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.456     3.319 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.840    ddr2/ldc/subfragments_reset1
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.259    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)       -0.081    12.747    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.605 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.381     2.863    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.456     3.319 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.651    ddr2/ldc/subfragments_reset4
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193    12.605    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.237    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)       -0.016    12.790    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     0.989 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.101    ddr2/ldc/subfragments_reset4
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.269     0.861    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.060     0.921    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     0.989 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.159    ddr2/ldc/subfragments_reset1
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.282     0.848    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.066     0.914    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.148     0.996 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.115    ddr2/ldc/subfragments_reset5
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.282     0.848    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)        -0.001     0.847    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     0.989 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.190    ddr2/ldc/subfragments_reset3
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.282     0.848    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.072     0.920    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     1.012 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.182    ddr2/ldc/subfragments_reset6
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.282     0.848    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.063     0.911    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     1.012 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.236    ddr2/ldc/subfragments_reset0
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.269     0.861    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.070     0.931    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.598     0.848    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     0.989 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.316    ddr2/ldc/subfragments_reset2
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X89Y142        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.282     0.848    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.070     0.918    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y142   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y142   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y142   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y142   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y142   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y142   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y142   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y142   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y142   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y142   ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y142   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y142   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y142   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.518     6.863 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     7.053    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595     7.996    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.349     8.345    
                         clock uncertainty           -0.053     8.292    
    SLICE_X84Y76         FDPE (Setup_fdpe_C_D)       -0.016     8.276    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.766ns (30.746%)  route 1.725ns (69.254%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     6.343    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.518     6.861 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914     7.775    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.811     8.710    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         LUT4 (Prop_lut4_I1_O)        0.124     8.834 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.834    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.311    11.307    
                         clock uncertainty           -0.053    11.254    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.031    11.285    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.518%)  route 1.116ns (63.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     6.343    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.518     6.861 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914     7.775    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.202     8.101    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.349    11.343    
                         clock uncertainty           -0.053    11.290    
    SLICE_X84Y75         FDSE (Setup_fdse_C_CE)      -0.169    11.121    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.518%)  route 1.116ns (63.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     6.343    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.518     6.861 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914     7.775    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.202     8.101    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.343    
                         clock uncertainty           -0.053    11.290    
    SLICE_X84Y75         FDSE (Setup_fdse_C_CE)      -0.169    11.121    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.518%)  route 1.116ns (63.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     6.343    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.518     6.861 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914     7.775    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.202     8.101    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.343    
                         clock uncertainty           -0.053    11.290    
    SLICE_X84Y75         FDSE (Setup_fdse_C_CE)      -0.169    11.121    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.518%)  route 1.116ns (63.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     6.343    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.518     6.861 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.914     7.775    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.899 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.202     8.101    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.343    
                         clock uncertainty           -0.053    11.290    
    SLICE_X84Y75         FDSE (Setup_fdse_C_CE)      -0.169    11.121    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.478ns (46.400%)  route 0.552ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.552     7.375    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.321    
                         clock uncertainty           -0.053    11.268    
    SLICE_X84Y75         FDSE (Setup_fdse_C_S)       -0.695    10.573    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.478ns (46.400%)  route 0.552ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.552     7.375    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.327    11.321    
                         clock uncertainty           -0.053    11.268    
    SLICE_X84Y75         FDSE (Setup_fdse_C_S)       -0.695    10.573    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.478ns (46.400%)  route 0.552ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.552     7.375    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.327    11.321    
                         clock uncertainty           -0.053    11.268    
    SLICE_X84Y75         FDSE (Setup_fdse_C_S)       -0.695    10.573    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.478ns (46.400%)  route 0.552ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 10.994 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.478     6.823 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.552     7.375    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.593    10.994    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.327    11.321    
                         clock uncertainty           -0.053    11.268    
    SLICE_X84Y75         FDSE (Setup_fdse_C_S)       -0.695    10.573    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.164     2.037 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.093    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.549     1.873    
    SLICE_X84Y76         FDPE (Hold_fdpe_C_D)         0.060     1.933    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     1.872    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.164     2.036 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.232     2.268    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT4 (Prop_lut4_I0_O)        0.044     2.312 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.312    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.872    
    SLICE_X84Y75         FDSE (Hold_fdse_C_D)         0.131     2.003    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     1.872    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.164     2.036 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.232     2.268    ddr2/ldc/reset_counter[2]
    SLICE_X84Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.313 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.313    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.872    
    SLICE_X84Y75         FDSE (Hold_fdse_C_D)         0.121     1.993    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ddr2/ldc/ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.141     2.014 r  ddr2/ldc/ic_reset_reg/Q
                         net (fo=2, routed)           0.231     2.246    ddr2/ldc/ic_reset
    SLICE_X87Y75         LUT4 (Prop_lut4_I2_O)        0.045     2.291 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.291    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.549     1.873    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.092     1.965    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.249ns (51.973%)  route 0.230ns (48.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     1.872    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.148     2.020 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.230     2.250    ddr2/ldc/reset_counter[1]
    SLICE_X84Y75         LUT2 (Prop_lut2_I1_O)        0.101     2.351 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.351    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.872    
    SLICE_X84Y75         FDSE (Hold_fdse_C_D)         0.131     2.003    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.400%)  route 0.335ns (61.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.593     1.872    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDSE (Prop_fdse_C_Q)         0.164     2.036 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.335     2.372    ddr2/ldc/reset_counter[0]
    SLICE_X84Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.417 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.417    ddr2/ldc/reset_counter0[0]
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.872    
    SLICE_X84Y75         FDSE (Hold_fdse_C_D)         0.120     1.992    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.547%)  route 0.246ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.246     2.268    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.885    
    SLICE_X84Y75         FDSE (Hold_fdse_C_S)        -0.044     1.841    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.547%)  route 0.246ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.246     2.268    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.885    
    SLICE_X84Y75         FDSE (Hold_fdse_C_S)        -0.044     1.841    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.547%)  route 0.246ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.246     2.268    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.885    
    SLICE_X84Y75         FDSE (Hold_fdse_C_S)        -0.044     1.841    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.547%)  route 0.246ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDPE (Prop_fdpe_C_Q)         0.148     2.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.246     2.268    ddr2/ldc/iodelay_rst
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.862     2.422    ddr2/ldc/iodelay_clk
    SLICE_X84Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.885    
    SLICE_X84Y75         FDSE (Hold_fdse_C_S)        -0.044     1.841    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y76     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y76     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X87Y75     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y76     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X84Y75     ddr2/ldc/reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 2.947ns (33.818%)  route 5.767ns (66.182%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.077ns = ( 16.077 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.803     6.436    ddr2/ldc/BUFG_1_0
    SLICE_X59Y5          FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.419     6.855 r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/Q
                         net (fo=1, routed)           1.122     7.977    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[4]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.299     8.276 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.276    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.826 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.826    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.097 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.900     9.997    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.373    10.370 r  ddr2/ldc/sdram_choose_req_grant[0]_i_21/O
                         net (fo=1, routed)           0.344    10.714    ddr2/ldc/sdram_choose_req_grant[0]_i_21_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.838 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.945    11.783    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X68Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.907 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.907    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X68Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    12.119 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.414    12.533    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.299    12.832 f  ddr2/ldc/subfragments_bankmachine0_state[2]_i_6/O
                         net (fo=6, routed)           0.976    13.808    ddr2/ldc/subfragments_bankmachine0_state[2]_i_6_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.124    13.932 f  ddr2/ldc/subfragments_new_master_wdata_ready0_i_5/O
                         net (fo=4, routed)           0.675    14.607    ddr2/ldc/subfragments_new_master_wdata_ready0_i_5_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.152    14.759 r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.391    15.150    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0
    SLICE_X51Y1          FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.677    16.077    ddr2/ldc/BUFG_1_0
    SLICE_X51Y1          FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/C
                         clock pessimism              0.247    16.325    
                         clock uncertainty           -0.057    16.268    
    SLICE_X51Y1          FDRE (Setup_fdre_C_R)       -0.637    15.631    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -15.150    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 2.912ns (33.559%)  route 5.765ns (66.441%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.803     6.436    ddr2/ldc/BUFG_1_0
    SLICE_X59Y5          FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.419     6.855 r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/Q
                         net (fo=1, routed)           1.122     7.977    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[4]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.299     8.276 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.276    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.826 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.826    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.097 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.900     9.997    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.373    10.370 r  ddr2/ldc/sdram_choose_req_grant[0]_i_21/O
                         net (fo=1, routed)           0.344    10.714    ddr2/ldc/sdram_choose_req_grant[0]_i_21_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.838 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.945    11.783    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X68Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.907 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.907    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X68Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    12.119 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.395    12.514    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X69Y2          LUT6 (Prop_lut6_I5_O)        0.299    12.813 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.917    13.730    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.854 f  ddr2/ldc/sdram_bankmachine1_twtpcon_count[1]_i_2/O
                         net (fo=4, routed)           0.595    14.449    ddr2/ldc/sdram_bankmachine1_twtpcon_count[1]_i_2_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.117    14.566 r  ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.547    15.113    ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0
    SLICE_X48Y1          FDRE                                         r  ddr2/ldc/sdram_bankmachine1_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.679    16.079    ddr2/ldc/BUFG_1_0
    SLICE_X48Y1          FDRE                                         r  ddr2/ldc/sdram_bankmachine1_twtpcon_ready_reg/C
                         clock pessimism              0.247    16.327    
                         clock uncertainty           -0.057    16.270    
    SLICE_X48Y1          FDRE (Setup_fdre_C_R)       -0.636    15.634    ddr2/ldc/sdram_bankmachine1_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_offset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 16.073 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.321    15.085    ddr2/ldc/FDPE_3_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.673    16.073    ddr2/ldc/BUFG_1_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[10]/C
                         clock pessimism              0.239    16.312    
                         clock uncertainty           -0.057    16.256    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.604    15.652    ddr2/ldc/read_beat_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_offset_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 16.073 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.321    15.085    ddr2/ldc/FDPE_3_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.673    16.073    ddr2/ldc/BUFG_1_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[11]/C
                         clock pessimism              0.239    16.312    
                         clock uncertainty           -0.057    16.256    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.604    15.652    ddr2/ldc/read_beat_offset_reg[11]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_offset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 16.073 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.321    15.085    ddr2/ldc/FDPE_3_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.673    16.073    ddr2/ldc/BUFG_1_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[8]/C
                         clock pessimism              0.239    16.312    
                         clock uncertainty           -0.057    16.256    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.604    15.652    ddr2/ldc/read_beat_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_offset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 16.073 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.321    15.085    ddr2/ldc/FDPE_3_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.673    16.073    ddr2/ldc/BUFG_1_0
    SLICE_X47Y14         FDRE                                         r  ddr2/ldc/read_beat_offset_reg[9]/C
                         clock pessimism              0.239    16.312    
                         clock uncertainty           -0.057    16.256    
    SLICE_X47Y14         FDRE (Setup_fdre_C_R)       -0.604    15.652    ddr2/ldc/read_beat_offset_reg[9]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.919ns (32.712%)  route 6.004ns (67.288%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.803     6.436    ddr2/ldc/BUFG_1_0
    SLICE_X59Y5          FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.419     6.855 r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/Q
                         net (fo=1, routed)           1.122     7.977    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[4]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.299     8.276 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.276    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.826 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.826    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.097 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.900     9.997    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.373    10.370 r  ddr2/ldc/sdram_choose_req_grant[0]_i_21/O
                         net (fo=1, routed)           0.344    10.714    ddr2/ldc/sdram_choose_req_grant[0]_i_21_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.838 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.945    11.783    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X68Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.907 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.907    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X68Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    12.119 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.395    12.514    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X69Y2          LUT6 (Prop_lut6_I5_O)        0.299    12.813 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.993    13.806    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.930 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.516    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    14.640 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.719    15.359    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.666    16.066    ddr2/ldc/BUFG_1_0
    SLICE_X60Y17         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.336    16.403    
                         clock uncertainty           -0.057    16.346    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    16.177    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.919ns (32.712%)  route 6.004ns (67.288%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.803     6.436    ddr2/ldc/BUFG_1_0
    SLICE_X59Y5          FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.419     6.855 r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/Q
                         net (fo=1, routed)           1.122     7.977    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[4]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.299     8.276 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.276    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.826 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.826    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.097 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.900     9.997    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.373    10.370 r  ddr2/ldc/sdram_choose_req_grant[0]_i_21/O
                         net (fo=1, routed)           0.344    10.714    ddr2/ldc/sdram_choose_req_grant[0]_i_21_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.838 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.945    11.783    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X68Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.907 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.907    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X68Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    12.119 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.395    12.514    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X69Y2          LUT6 (Prop_lut6_I5_O)        0.299    12.813 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.993    13.806    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.930 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.516    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    14.640 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.719    15.359    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.666    16.066    ddr2/ldc/BUFG_1_0
    SLICE_X60Y17         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.336    16.403    
                         clock uncertainty           -0.057    16.346    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    16.177    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.919ns (32.712%)  route 6.004ns (67.288%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.803     6.436    ddr2/ldc/BUFG_1_0
    SLICE_X59Y5          FDRE                                         r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.419     6.855 r  ddr2/ldc/sdram_bankmachine2_row_reg[4]/Q
                         net (fo=1, routed)           1.122     7.977    ddr2/ldc/sdram_bankmachine2_row_reg_n_0_[4]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.299     8.276 r  ddr2/ldc/subfragments_bankmachine2_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.276    ddr2/ldc/subfragments_bankmachine2_state[2]_i_14_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.826 r  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.826    ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.097 f  ddr2/ldc/subfragments_bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.900     9.997    ddr2/ldc/sdram_bankmachine2_row_hit
    SLICE_X62Y2          LUT5 (Prop_lut5_I2_O)        0.373    10.370 r  ddr2/ldc/sdram_choose_req_grant[0]_i_21/O
                         net (fo=1, routed)           0.344    10.714    ddr2/ldc/sdram_choose_req_grant[0]_i_21_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I2_O)        0.124    10.838 f  ddr2/ldc/sdram_choose_req_grant[0]_i_10/O
                         net (fo=7, routed)           0.945    11.783    ddr2/ldc/sdram_choose_req_grant[0]_i_10_n_0
    SLICE_X68Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.907 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.907    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X68Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    12.119 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.395    12.514    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X69Y2          LUT6 (Prop_lut6_I5_O)        0.299    12.813 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.993    13.806    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.930 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.586    14.516    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.124    14.640 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.719    15.359    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.666    16.066    ddr2/ldc/BUFG_1_0
    SLICE_X60Y17         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.336    16.403    
                         clock uncertainty           -0.057    16.346    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    16.177    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 ddr2/ldc/write_w_buffer_level0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.901ns (23.118%)  route 6.322ns (76.882%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.065ns = ( 16.065 - 10.000 ) 
    Source Clock Delay      (SCD):    6.419ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.786     6.419    ddr2/ldc/BUFG_1_0
    SLICE_X53Y19         FDRE                                         r  ddr2/ldc/write_w_buffer_level0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     6.875 r  ddr2/ldc/write_w_buffer_level0_reg[0]/Q
                         net (fo=8, routed)           1.057     7.932    ddr2/ldc/write_w_buffer_level0_reg[0]
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.150     8.082 f  ddr2/ldc/storage_10_reg_0_i_83/O
                         net (fo=2, routed)           0.809     8.891    ddr2/ldc/storage_10_reg_0_i_83_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I1_O)        0.328     9.219 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=257, routed)         0.642     9.862    ddr2/ldc/grant_reg_1
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.124     9.986 f  ddr2/ldc/subfragments_roundrobin1_grant_i_4/O
                         net (fo=12, routed)          1.011    10.997    ddr2/ldc/subfragments_roundrobin1_grant_i_4_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I0_O)        0.152    11.149 r  ddr2/ldc/subfragments_roundrobin5_grant_i_2/O
                         net (fo=3, routed)           0.315    11.463    ddr2/ldc/subfragments_roundrobin5_grant_i_2_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.326    11.789 r  ddr2/ldc/storage_10_reg_0_i_78/O
                         net (fo=2, routed)           0.602    12.392    ddr2/ldc/storage_10_reg_0_i_78_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.516 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.609    13.124    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.789    14.037    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.117    14.154 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.487    14.642    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  ddr2/ldc/read_beat_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.665    16.065    ddr2/ldc/BUFG_1_0
    SLICE_X50Y19         FDRE                                         r  ddr2/ldc/read_beat_count_reg[6]/C
                         clock pessimism              0.247    16.313    
                         clock uncertainty           -0.057    16.256    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.732    15.524    ddr2/ldc/read_beat_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.249%)  route 0.259ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.630     1.910    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X47Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.141     2.051 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/Q
                         net (fo=2, routed)           0.259     2.310    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q[36]
    SLICE_X52Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X52Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism             -0.289     2.170    
    SLICE_X52Y13         FDCE (Hold_fdce_C_D)         0.070     2.240    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMD32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_9_reg_0_15_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.880%)  route 0.263ns (65.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.633     1.913    ddr2/ldc/BUFG_1_0
    SLICE_X68Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y9          FDRE (Prop_fdre_C_Q)         0.141     2.054 r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.263     2.317    ddr2/ldc/storage_9_reg_0_15_18_21/ADDRD0
    SLICE_X70Y10         RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.908     2.468    ddr2/ldc/storage_9_reg_0_15_18_21/WCLK
    SLICE_X70Y10         RAMS32                                       r  ddr2/ldc/storage_9_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.540     1.928    
    SLICE_X70Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.238    ddr2/ldc/storage_9_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_w_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.092%)  route 0.157ns (48.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.628     1.908    ddr2/ldc/BUFG_1_0
    SLICE_X62Y17         FDRE                                         r  ddr2/ldc/write_w_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.164     2.072 r  ddr2/ldc/write_w_buffer_produce_reg[0]/Q
                         net (fo=6, routed)           0.157     2.229    ddr2/ldc/write_w_buffer_produce_reg[0]
    RAMB18_X1Y7          RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.944     2.504    ddr2/ldc/BUFG_1_0
    RAMB18_X1Y7          RAMB18E1                                     r  ddr2/ldc/storage_10_reg_1/CLKBWRCLK
                         clock pessimism             -0.539     1.965    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.148    ddr2/ldc/storage_10_reg_1
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7     ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7     ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6     ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1     ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y26    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.597ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.475ns  (logic 13.860ns (20.850%)  route 52.615ns (79.150%))
  Logic Levels:           64  (CARRY4=8 LUT2=5 LUT3=7 LUT4=7 LUT5=12 LUT6=25)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.965ns = ( 89.965 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    64.876    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    65.000 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    65.446    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.570 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    67.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    67.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    68.128    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    68.252 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    68.718    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    68.842 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    70.647    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    70.771 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    71.654    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    72.204 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    72.204    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    72.527 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[1]
                         net (fo=6, routed)           1.158    73.685    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.306    73.991 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26/O
                         net (fo=1, routed)           0.000    73.991    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.541 f  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           0.644    75.185    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    75.309 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__594/O
                         net (fo=2, routed)           0.862    76.171    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/sel_red1_3
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124    76.295 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106/O
                         net (fo=1, routed)           0.425    76.720    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.124    76.844 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__588/O
                         net (fo=1, routed)           0.000    76.844    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X2Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768    89.965    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X2Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.437    
                         clock uncertainty           -0.075    90.362    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)        0.079    90.441    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         90.441    
                         arrival time                         -76.844    
  -------------------------------------------------------------------
                         slack                                 13.597    

Slack (MET) :             14.084ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.113ns  (logic 13.041ns (20.028%)  route 52.072ns (79.972%))
  Logic Levels:           62  (CARRY4=8 LUT2=5 LUT3=6 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.910ns = ( 89.910 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 f  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 f  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 r  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.864    64.859    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[7]_4
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124    64.983 r  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[7]_i_1__134/O
                         net (fo=4, routed)           1.370    66.353    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/din0[0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    66.477 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6/O
                         net (fo=3, routed)           1.301    67.778    swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.124    67.902 f  swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__204/O
                         net (fo=8, routed)           0.299    68.201    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_4
    SLICE_X65Y72         LUT5 (Prop_lut5_I4_O)        0.124    68.325 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i__i_1__0/O
                         net (fo=1, routed)           0.154    68.479    swervolf/rvtop/mem/dout_reg[1]_10
    SLICE_X65Y72         LUT6 (Prop_lut6_I0_O)        0.124    68.603 r  swervolf/rvtop/mem/i_/O
                         net (fo=550, routed)         1.110    69.713    swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/ic_b_rw_addr[0]_162[0]
    SLICE_X73Y78         LUT6 (Prop_lut6_I0_O)        0.124    69.837 r  swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___0_i_20__1/O
                         net (fo=1, routed)           0.000    69.837    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_0[0]
    SLICE_X73Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.369 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    70.369    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.483 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    70.483    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.640 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_1__2/CO[1]
                         net (fo=5, routed)           0.911    71.551    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/CO[0]
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.329    71.880 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.746    72.626    swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X71Y73         LUT4 (Prop_lut4_I3_O)        0.150    72.776 r  swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.706    75.482    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WE
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.713    89.910    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WCLK
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
                         clock pessimism              0.472    90.382    
                         clock uncertainty           -0.075    90.307    
    SLICE_X76Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    89.566    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         89.566    
                         arrival time                         -75.482    
  -------------------------------------------------------------------
                         slack                                 14.084    

Slack (MET) :             14.084ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.113ns  (logic 13.041ns (20.028%)  route 52.072ns (79.972%))
  Logic Levels:           62  (CARRY4=8 LUT2=5 LUT3=6 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.910ns = ( 89.910 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 f  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 f  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 r  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.864    64.859    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[7]_4
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124    64.983 r  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[7]_i_1__134/O
                         net (fo=4, routed)           1.370    66.353    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/din0[0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    66.477 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6/O
                         net (fo=3, routed)           1.301    67.778    swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.124    67.902 f  swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__204/O
                         net (fo=8, routed)           0.299    68.201    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_4
    SLICE_X65Y72         LUT5 (Prop_lut5_I4_O)        0.124    68.325 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i__i_1__0/O
                         net (fo=1, routed)           0.154    68.479    swervolf/rvtop/mem/dout_reg[1]_10
    SLICE_X65Y72         LUT6 (Prop_lut6_I0_O)        0.124    68.603 r  swervolf/rvtop/mem/i_/O
                         net (fo=550, routed)         1.110    69.713    swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/ic_b_rw_addr[0]_162[0]
    SLICE_X73Y78         LUT6 (Prop_lut6_I0_O)        0.124    69.837 r  swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___0_i_20__1/O
                         net (fo=1, routed)           0.000    69.837    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_0[0]
    SLICE_X73Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.369 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    70.369    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.483 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    70.483    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.640 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_1__2/CO[1]
                         net (fo=5, routed)           0.911    71.551    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/CO[0]
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.329    71.880 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.746    72.626    swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X71Y73         LUT4 (Prop_lut4_I3_O)        0.150    72.776 r  swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.706    75.482    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WE
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.713    89.910    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WCLK
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_B/CLK
                         clock pessimism              0.472    90.382    
                         clock uncertainty           -0.075    90.307    
    SLICE_X76Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    89.566    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         89.566    
                         arrival time                         -75.482    
  -------------------------------------------------------------------
                         slack                                 14.084    

Slack (MET) :             14.084ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.113ns  (logic 13.041ns (20.028%)  route 52.072ns (79.972%))
  Logic Levels:           62  (CARRY4=8 LUT2=5 LUT3=6 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.910ns = ( 89.910 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 f  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 f  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 r  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.864    64.859    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[7]_4
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124    64.983 r  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[7]_i_1__134/O
                         net (fo=4, routed)           1.370    66.353    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/din0[0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    66.477 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6/O
                         net (fo=3, routed)           1.301    67.778    swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.124    67.902 f  swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__204/O
                         net (fo=8, routed)           0.299    68.201    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_4
    SLICE_X65Y72         LUT5 (Prop_lut5_I4_O)        0.124    68.325 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i__i_1__0/O
                         net (fo=1, routed)           0.154    68.479    swervolf/rvtop/mem/dout_reg[1]_10
    SLICE_X65Y72         LUT6 (Prop_lut6_I0_O)        0.124    68.603 r  swervolf/rvtop/mem/i_/O
                         net (fo=550, routed)         1.110    69.713    swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/ic_b_rw_addr[0]_162[0]
    SLICE_X73Y78         LUT6 (Prop_lut6_I0_O)        0.124    69.837 r  swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___0_i_20__1/O
                         net (fo=1, routed)           0.000    69.837    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_0[0]
    SLICE_X73Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.369 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    70.369    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.483 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    70.483    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.640 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_1__2/CO[1]
                         net (fo=5, routed)           0.911    71.551    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/CO[0]
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.329    71.880 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.746    72.626    swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X71Y73         LUT4 (Prop_lut4_I3_O)        0.150    72.776 r  swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.706    75.482    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WE
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.713    89.910    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WCLK
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_C/CLK
                         clock pessimism              0.472    90.382    
                         clock uncertainty           -0.075    90.307    
    SLICE_X76Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    89.566    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         89.566    
                         arrival time                         -75.482    
  -------------------------------------------------------------------
                         slack                                 14.084    

Slack (MET) :             14.084ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.113ns  (logic 13.041ns (20.028%)  route 52.072ns (79.972%))
  Logic Levels:           62  (CARRY4=8 LUT2=5 LUT3=6 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.910ns = ( 89.910 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 f  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 f  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 r  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.864    64.859    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[7]_4
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124    64.983 r  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[7]_i_1__134/O
                         net (fo=4, routed)           1.370    66.353    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/din0[0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    66.477 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6/O
                         net (fo=3, routed)           1.301    67.778    swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.124    67.902 f  swervolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__204/O
                         net (fo=8, routed)           0.299    68.201    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_4
    SLICE_X65Y72         LUT5 (Prop_lut5_I4_O)        0.124    68.325 r  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i__i_1__0/O
                         net (fo=1, routed)           0.154    68.479    swervolf/rvtop/mem/dout_reg[1]_10
    SLICE_X65Y72         LUT6 (Prop_lut6_I0_O)        0.124    68.603 r  swervolf/rvtop/mem/i_/O
                         net (fo=550, routed)         1.110    69.713    swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/ic_b_rw_addr[0]_162[0]
    SLICE_X73Y78         LUT6 (Prop_lut6_I0_O)        0.124    69.837 r  swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___0_i_20__1/O
                         net (fo=1, routed)           0.000    69.837    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_0[0]
    SLICE_X73Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.369 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    70.369    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_7__1_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.483 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    70.483    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_3__1_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.640 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___0_i_1__2/CO[1]
                         net (fo=5, routed)           0.911    71.551    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/CO[0]
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.329    71.880 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_6/O
                         net (fo=2, routed)           0.746    72.626    swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X71Y73         LUT4 (Prop_lut4_I3_O)        0.150    72.776 r  swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.706    75.482    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WE
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.713    89.910    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/WCLK
    SLICE_X76Y31         RAMS64E                                      r  swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_D/CLK
                         clock pessimism              0.472    90.382    
                         clock uncertainty           -0.075    90.307    
    SLICE_X76Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    89.566    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         89.566    
                         arrival time                         -75.482    
  -------------------------------------------------------------------
                         slack                                 14.084    

Slack (MET) :             14.155ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.352ns  (logic 12.916ns (19.764%)  route 52.436ns (80.236%))
  Logic Levels:           61  (CARRY4=6 LUT2=5 LUT3=8 LUT4=6 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.888ns = ( 89.888 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    64.876    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    65.000 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    65.446    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.570 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    67.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    67.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    68.128    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    68.252 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    68.718    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    68.842 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    71.050    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    71.174 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.204    72.378    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    72.502 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1/O
                         net (fo=1, routed)           0.000    72.502    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    73.072 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.453    73.524    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.313    73.837 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.680    74.517    swervolf/rvtop/mem/dout_reg[0]_11
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.150    74.667 r  swervolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.054    75.721    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y1          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.691    89.888    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X11Y1          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.360    
                         clock uncertainty           -0.075    90.285    
    SLICE_X11Y1          FDCE (Setup_fdce_C_CE)      -0.409    89.876    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.876    
                         arrival time                         -75.721    
  -------------------------------------------------------------------
                         slack                                 14.155    

Slack (MET) :             14.163ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.014ns  (logic 12.991ns (19.982%)  route 52.023ns (80.018%))
  Logic Levels:           61  (CARRY4=8 LUT2=5 LUT3=7 LUT4=6 LUT5=13 LUT6=22)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.924ns = ( 89.924 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    64.876    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    65.000 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    65.446    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.570 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    67.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    67.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    68.128    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    68.252 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    68.718    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    68.842 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    70.647    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    70.771 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    71.654    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    72.204 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    72.204    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.321 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    72.321    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.560 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[2]
                         net (fo=6, routed)           1.301    73.861    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[2]
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.326    74.187 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_2__1/O
                         net (fo=4, routed)           1.196    75.383    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1_3[7]
    RAMB18_X0Y5          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.726    89.924    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism              0.472    90.396    
                         clock uncertainty           -0.075    90.321    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    89.547    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         89.547    
                         arrival time                         -75.383    
  -------------------------------------------------------------------
                         slack                                 14.163    

Slack (MET) :             14.167ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.012ns  (logic 12.991ns (19.982%)  route 52.021ns (80.018%))
  Logic Levels:           61  (CARRY4=8 LUT2=5 LUT3=7 LUT4=6 LUT5=13 LUT6=22)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.926ns = ( 89.926 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    64.876    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    65.000 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    65.446    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.570 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    67.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    67.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    68.128    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    68.252 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    68.718    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    68.842 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    70.647    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    70.771 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    71.654    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    72.204 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    72.204    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.321 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    72.321    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.560 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[2]
                         net (fo=6, routed)           1.301    73.861    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[2]
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.326    74.187 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_2__1/O
                         net (fo=4, routed)           1.195    75.382    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1_3[7]
    RAMB18_X0Y5          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.728    89.926    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1/CLKBWRCLK
                         clock pessimism              0.472    90.398    
                         clock uncertainty           -0.075    90.323    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    89.549    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         89.549    
                         arrival time                         -75.382    
  -------------------------------------------------------------------
                         slack                                 14.167    

Slack (MET) :             14.184ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.355ns  (logic 12.916ns (19.763%)  route 52.439ns (80.237%))
  Logic Levels:           61  (CARRY4=6 LUT2=5 LUT3=8 LUT4=6 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 89.884 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    64.876    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    65.000 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    65.446    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.570 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    67.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    67.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    68.128    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    68.252 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    68.718    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    68.842 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    71.050    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    71.174 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.204    72.378    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    72.502 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1/O
                         net (fo=1, routed)           0.000    72.502    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    73.072 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.453    73.524    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.313    73.837 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.680    74.517    swervolf/rvtop/mem/dout_reg[0]_11
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.150    74.667 r  swervolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.057    75.724    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X8Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.687    89.884    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X8Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]/C
                         clock pessimism              0.472    90.356    
                         clock uncertainty           -0.075    90.281    
    SLICE_X8Y9           FDCE (Setup_fdce_C_CE)      -0.373    89.908    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         89.908    
                         arrival time                         -75.724    
  -------------------------------------------------------------------
                         slack                                 14.184    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.350ns  (logic 12.916ns (19.764%)  route 52.434ns (80.236%))
  Logic Levels:           61  (CARRY4=6 LUT2=5 LUT3=8 LUT4=6 LUT5=13 LUT6=23)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 89.886 - 80.000 ) 
    Source Clock Delay      (SCD):    10.370ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.708    10.370    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X74Y84         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDCE (Prop_fdce_C_Q)         0.518    10.888 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          0.637    11.524    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X74Y83         LUT2 (Prop_lut2_I0_O)        0.150    11.674 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         1.595    13.269    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X67Y79         LUT6 (Prop_lut6_I0_O)        0.348    13.617 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7/O
                         net (fo=1, routed)           0.403    14.020    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_7_n_0
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.144 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_2/O
                         net (fo=9, routed)           0.739    14.883    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_18
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.124    15.007 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.424    16.431    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.152    16.583 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___175_i_1/O
                         net (fo=5, routed)           0.838    17.421    swervolf/rvtop/veer/ifu/aln_n_146
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326    17.747 f  swervolf/rvtop/veer/ifu/i___175/O
                         net (fo=4, routed)           0.646    18.393    swervolf/rvtop/veer/ifu/i___175_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.150    18.543 f  swervolf/rvtop/veer/ifu/i___166/O
                         net (fo=6, routed)           0.912    19.455    swervolf/rvtop/veer/ifu/i___166_n_0
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.326    19.781 r  swervolf/rvtop/veer/ifu/i___165/O
                         net (fo=8, routed)           0.668    20.448    swervolf/rvtop/veer/ifu/i___165_n_0
    SLICE_X66Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.572 f  swervolf/rvtop/veer/ifu/i___164/O
                         net (fo=5, routed)           1.250    21.822    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[34]_0
    SLICE_X66Y82         LUT5 (Prop_lut5_I2_O)        0.124    21.946 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___19_i_1/O
                         net (fo=7, routed)           1.460    23.406    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[30]
    SLICE_X33Y76         LUT5 (Prop_lut5_I2_O)        0.124    23.530 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___81_i_3__0/O
                         net (fo=18, routed)          0.773    24.303    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec_i0_predict_p_d[toffset][11]
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.153    24.456 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36/O
                         net (fo=1, routed)           0.268    24.724    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_36_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.327    25.051 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26/O
                         net (fo=1, routed)           0.154    25.205    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_26_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I3_O)        0.124    25.329 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.416    25.746    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124    25.870 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.582    26.451    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I1_O)        0.118    26.569 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.097    28.666    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.326    28.992 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    28.992    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X65Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.524 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.449    30.974    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.098 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.572    31.669    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I4_O)        0.124    31.793 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.463    32.257    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    32.381 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.946    33.327    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.451 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.424    34.875    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.150    35.025 r  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.569    35.594    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X10Y69         LUT6 (Prop_lut6_I1_O)        0.328    35.922 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.670    36.592    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.152    36.744 f  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          0.580    37.324    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X11Y71         LUT4 (Prop_lut4_I0_O)        0.348    37.672 f  swervolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.522    39.194    swervolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X27Y49         LUT5 (Prop_lut5_I4_O)        0.124    39.318 r  swervolf/rvtop/veer/exu/dout[19]_i_3__0/O
                         net (fo=3, routed)           2.065    41.384    swervolf/rvtop/veer/exu/dout_reg[19]
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    41.508 r  swervolf/rvtop/veer/exu/dout[19]_i_1__1/O
                         net (fo=24, routed)          2.279    43.787    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[19]
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.150    43.937 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4/O
                         net (fo=1, routed)           0.441    44.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_13__4_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I4_O)        0.326    44.704 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_5__4/O
                         net (fo=2, routed)           0.465    45.169    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[22]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.124    45.293 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4/O
                         net (fo=1, routed)           0.000    45.293    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_9__4_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    45.691 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.691    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.805    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.139 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    47.172    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    47.475 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    47.475    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.045 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    48.638    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    48.951 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    49.686    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    49.804 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    51.900    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    52.226 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    52.696    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    52.820 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    53.270    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    53.394 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    54.325    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    54.444 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    55.247    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    55.579 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    56.200    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    56.324 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    56.923    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    57.047 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    57.533    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    57.657 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    58.872    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    58.996 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    59.510    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    59.634 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    60.891    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    61.044 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    61.472    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    61.799 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    62.871    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    62.995 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    64.876    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    65.000 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    65.446    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.570 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    67.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    67.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    68.128    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    68.252 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    68.718    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    68.842 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    71.050    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    71.174 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.204    72.378    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    72.502 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1/O
                         net (fo=1, routed)           0.000    72.502    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    73.072 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.453    73.524    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.313    73.837 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.680    74.517    swervolf/rvtop/mem/dout_reg[0]_11
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.150    74.667 r  swervolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.052    75.719    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X10Y8          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.689    89.886    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X10Y8          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[20]/C
                         clock pessimism              0.472    90.358    
                         clock uncertainty           -0.075    90.283    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    89.910    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         89.910    
                         arrival time                         -75.719    
  -------------------------------------------------------------------
                         slack                                 14.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/spi2/spcr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi2/dat_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.555%)  route 0.188ns (45.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.620     3.268    swervolf/spi2/clk_core_BUFG
    SLICE_X51Y20         FDRE                                         r  swervolf/spi2/spcr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     3.396 r  swervolf/spi2/spcr_reg[6]/Q
                         net (fo=15, routed)          0.188     3.584    swervolf/spi2/rfifo/dat_o_reg[7][5]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.098     3.682 r  swervolf/spi2/rfifo/dat_o[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.682    swervolf/spi2/rfifo_n_9
    SLICE_X52Y20         FDRE                                         r  swervolf/spi2/dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.891     4.152    swervolf/spi2/clk_core_BUFG
    SLICE_X52Y20         FDRE                                         r  swervolf/spi2/dat_o_reg[6]/C
                         clock pessimism             -0.622     3.530    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.091     3.621    swervolf/spi2/dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/axi2wb/o_wb_dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi/sper_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.827%)  route 0.238ns (59.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.616     3.264    swervolf/axi2wb/clk_core_BUFG
    SLICE_X54Y23         FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     3.428 r  swervolf/axi2wb/o_wb_dat_reg[4]/Q
                         net (fo=25, routed)          0.238     3.666    swervolf/spi/sper_reg[7]_0[4]
    SLICE_X48Y22         FDRE                                         r  swervolf/spi/sper_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.892     4.153    swervolf/spi/clk_core_BUFG
    SLICE_X48Y22         FDRE                                         r  swervolf/spi/sper_reg[4]/C
                         clock pessimism             -0.622     3.531    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.070     3.601    swervolf/spi/sper_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.680%)  route 0.240ns (56.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.556     3.203    swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y114        FDCE                                         r  swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_fdce_C_Q)         0.141     3.344 f  swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/Q
                         net (fo=7, routed)           0.240     3.584    swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/Q[2]
    SLICE_X49Y113        LUT5 (Prop_lut5_I3_O)        0.045     3.629 r  swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout[14]_i_1__79/O
                         net (fo=1, routed)           0.000     3.629    swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/din0[14]
    SLICE_X49Y113        FDCE                                         r  swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.827     4.089    swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y113        FDCE                                         r  swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                         clock pessimism             -0.618     3.470    
    SLICE_X49Y113        FDCE (Hold_fdce_C_D)         0.091     3.561    swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 swervolf/spi2/wfifo/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi2/wfifo/mem_reg_0_3_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.851%)  route 0.276ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/spi2/wfifo/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/spi2/wfifo/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/spi2/wfifo/wp_reg[0]/Q
                         net (fo=19, routed)          0.276     3.681    swervolf/spi2/wfifo/mem_reg_0_3_6_7/A0
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.888     4.149    swervolf/spi2/wfifo/mem_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.851     3.298    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.608    swervolf/spi2/wfifo/mem_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 swervolf/spi2/wfifo/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi2/wfifo/mem_reg_0_3_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.851%)  route 0.276ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/spi2/wfifo/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/spi2/wfifo/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/spi2/wfifo/wp_reg[0]/Q
                         net (fo=19, routed)          0.276     3.681    swervolf/spi2/wfifo/mem_reg_0_3_6_7/A0
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.888     4.149    swervolf/spi2/wfifo/mem_reg_0_3_6_7/WCLK
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.851     3.298    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.608    swervolf/spi2/wfifo/mem_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 swervolf/spi2/wfifo/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.851%)  route 0.276ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/spi2/wfifo/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/spi2/wfifo/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/spi2/wfifo/wp_reg[0]/Q
                         net (fo=19, routed)          0.276     3.681    swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/A0
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.888     4.149    swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/WCLK
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.851     3.298    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.608    swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 swervolf/spi2/wfifo/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.851%)  route 0.276ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/spi2/wfifo/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/spi2/wfifo/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/spi2/wfifo/wp_reg[0]/Q
                         net (fo=19, routed)          0.276     3.681    swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/A0
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.888     4.149    swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/WCLK
    SLICE_X50Y23         RAMD32                                       r  swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.851     3.298    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.608    swervolf/spi2/wfifo/mem_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.genblock.dff/genblock.dffs/dout_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/axi2wb/o_wb_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.479%)  route 0.251ns (54.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.622     3.270    swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y31         FDCE                                         r  swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.genblock.dff/genblock.dffs/dout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164     3.434 r  swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/obuf_dataff/genblock.genblock.dff/genblock.dffs/dout_reg[34]/Q
                         net (fo=2, routed)           0.251     3.684    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/lsu_wdata[34]
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.045     3.729 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/o_wb_dat[2]_i_1/O
                         net (fo=1, routed)           0.000     3.729    swervolf/axi2wb/o_wb_dat_reg[31]_4[2]
    SLICE_X56Y25         FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.887     4.148    swervolf/axi2wb/clk_core_BUFG
    SLICE_X56Y25         FDRE                                         r  swervolf/axi2wb/o_wb_dat_reg[2]/C
                         clock pessimism             -0.622     3.526    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.120     3.646    swervolf/axi2wb/o_wb_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 swervolf/spi2/ss_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/spi2/dat_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.353%)  route 0.264ns (58.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.616     3.264    swervolf/spi2/clk_core_BUFG
    SLICE_X51Y24         FDRE                                         r  swervolf/spi2/ss_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     3.405 r  swervolf/spi2/ss_r_reg[0]/Q
                         net (fo=3, routed)           0.264     3.669    swervolf/axi2wb/ss_r_13
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.045     3.714 r  swervolf/axi2wb/dat_o[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.714    swervolf/spi2/D[0]
    SLICE_X55Y23         FDRE                                         r  swervolf/spi2/dat_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.887     4.148    swervolf/spi2/clk_core_BUFG
    SLICE_X55Y23         FDRE                                         r  swervolf/spi2/dat_o_reg[0]/C
                         clock pessimism             -0.622     3.526    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.091     3.617    swervolf/spi2/dat_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.076%)  route 0.267ns (58.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.624     3.272    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.141     3.413 r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/Q
                         net (fo=17, routed)          0.267     3.680    tap/dout_reg[31]_1[22]
    SLICE_X55Y32         LUT6 (Prop_lut6_I4_O)        0.045     3.725 r  tap/dout[26]_i_1__76/O
                         net (fo=1, routed)           0.000     3.725    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_0
    SLICE_X55Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.894     4.155    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X55Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism             -0.622     3.533    
    SLICE_X55Y32         FDCE (Hold_fdce_C_D)         0.091     3.624    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y5     swervolf/bootrom/ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y5     swervolf/bootrom/ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y6     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y18    swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y5     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y16    swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y7     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y17    swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y4     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y19    swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y31    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y31    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X66Y49    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y31    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y31    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.662ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.326%)  route 0.766ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 103.248 - 100.000 ) 
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.700     3.635    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.766     4.857    tap/dmi[24]
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.248    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.387   103.635    
                         clock uncertainty           -0.035   103.600    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)       -0.081   103.519    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        103.519    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 98.662    

Slack (MET) :             98.731ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.637    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.518     4.155 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.613     4.768    tap/dmi[30]
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583   103.249    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.366   103.615    
                         clock uncertainty           -0.035   103.580    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.081   103.499    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.499    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 98.731    

Slack (MET) :             98.740ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.358%)  route 0.624ns (54.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.637    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.518     4.155 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.624     4.779    tap/dmi[3]
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583   103.249    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.366   103.615    
                         clock uncertainty           -0.035   103.580    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.061   103.519    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        103.519    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 98.740    

Slack (MET) :             98.790ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 103.250 - 100.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.703     3.638    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDSE (Prop_fdse_C_Q)         0.518     4.156 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.612     4.768    tap/dmi[5]
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.250    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.388   103.638    
                         clock uncertainty           -0.035   103.603    
    SLICE_X6Y115         FDSE (Setup_fdse_C_D)       -0.045   103.558    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.558    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 98.790    

Slack (MET) :             98.792ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.365%)  route 0.624ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 103.249 - 100.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.637    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.518     4.155 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.624     4.779    tap/dmi[31]
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583   103.249    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.388   103.637    
                         clock uncertainty           -0.035   103.602    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)       -0.031   103.571    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.571    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 98.792    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.634    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.456     4.090 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.645     4.735    tap/dmi[19]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.246    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)       -0.061   103.538    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.538    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 98.803    

Slack (MET) :             98.804ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.634    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     4.152 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.612     4.764    tap/dmi[17]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.246    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.031   103.568    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.568    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 98.804    

Slack (MET) :             98.805ns  (required time - arrival time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.759%)  route 0.614ns (54.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.634    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     4.152 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.614     4.766    tap/dmi[28]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.246    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.028   103.571    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                        103.571    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                 98.805    

Slack (MET) :             98.806ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.306%)  route 0.622ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.634    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.456     4.090 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.622     4.712    tap/dmi[14]
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.246    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)       -0.081   103.518    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        103.518    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                 98.806    

Slack (MET) :             98.826ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.549%)  route 0.616ns (57.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 103.246 - 100.000 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.634    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.456     4.090 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.616     4.706    tap/dmi[11]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.246    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.388   103.634    
                         clock uncertainty           -0.035   103.599    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)       -0.067   103.532    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.532    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                 98.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.331    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.101     1.573    tap/dmi[12]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.374     1.345    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.066     1.411    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.331    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.113     1.585    tap/dmi[20]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.375     1.344    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.072     1.416    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.333    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.110     1.584    tap/dmi[1]
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.374     1.348    
    SLICE_X6Y115         FDSE (Hold_fdse_C_D)         0.059     1.407    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.331    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.104     1.575    tap/dmi[18]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.374     1.345    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.052     1.397    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.333    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.113     1.587    tap/dmi[2]
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.720    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.388     1.333    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.070     1.403    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.331    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.495 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.100     1.595    tap/dmi[27]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.374     1.345    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.066     1.411    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.333    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164     1.497 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.110     1.607    tap/dmi[7]
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.374     1.348    
    SLICE_X6Y115         FDSE (Hold_fdse_C_D)         0.063     1.411    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.331    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.169     1.641    tap/dmi[26]
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.353     1.369    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.072     1.441    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.331    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.161     1.633    tap/dmi[8]
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.720    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.374     1.347    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.063     1.410    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.370%)  route 0.168ns (50.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.332    tap/dmi_tck
    SLICE_X2Y118         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.496 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.168     1.664    tap/dmi[21]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.353     1.366    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.070     1.436    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X6Y115   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y118   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y118   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y115   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y115   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y115   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y115   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.971ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.606ns (30.814%)  route 1.361ns (69.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.784     3.573    tap/dtmcs_tck
    SLICE_X52Y30         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.456     4.029 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.361     5.390    tap/dtmcs[1]
    SLICE_X51Y33         LUT3 (Prop_lut3_I0_O)        0.150     5.540 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.540    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666   103.209    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.262   103.471    
                         clock uncertainty           -0.035   103.436    
    SLICE_X51Y33         FDRE (Setup_fdre_C_D)        0.075   103.511    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.511    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                 97.971    

Slack (MET) :             98.051ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.667ns (35.551%)  route 1.209ns (64.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 103.202 - 100.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.787     3.576    tap/dtmcs_tck
    SLICE_X46Y26         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.518     4.094 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.209     5.303    tap/dtmcs[34]
    SLICE_X57Y32         LUT3 (Prop_lut3_I2_O)        0.149     5.452 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.452    tap/dtmcs[33]_i_2_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659   103.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.262   103.464    
                         clock uncertainty           -0.035   103.429    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.075   103.504    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.504    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                 98.051    

Slack (MET) :             98.080ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.456ns (26.600%)  route 1.258ns (73.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 103.208 - 100.000 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.784     3.573    tap/dtmcs_tck
    SLICE_X52Y30         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.456     4.029 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.258     5.287    tap/dtmcs[1]
    SLICE_X51Y32         FDRE                                         r  tap/dtmcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.208    tap/dtmcs_tck
    SLICE_X51Y32         FDRE                                         r  tap/dtmcs_reg[0]/C
                         clock pessimism              0.262   103.470    
                         clock uncertainty           -0.035   103.435    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)       -0.067   103.368    tap/dtmcs_reg[0]
  -------------------------------------------------------------------
                         required time                        103.368    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                 98.080    

Slack (MET) :             98.188ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.419ns (28.809%)  route 1.035ns (71.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 103.192 - 100.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.779     3.568    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.419     3.987 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.035     5.022    tap/dtmcs[15]
    SLICE_X52Y24         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.649   103.192    tap/dtmcs_tck
    SLICE_X52Y24         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism              0.334   103.526    
                         clock uncertainty           -0.035   103.491    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)       -0.280   103.211    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                        103.211    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 98.188    

Slack (MET) :             98.260ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.718ns (41.421%)  route 1.015ns (58.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 103.202 - 100.000 ) 
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.419     3.996 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           1.015     5.012    tap/dtmcs[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I2_O)        0.299     5.311 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.311    tap/dtmcs[26]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659   103.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.375   103.577    
                         clock uncertainty           -0.035   103.542    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.029   103.571    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.571    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 98.260    

Slack (MET) :             98.355ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.608ns (38.852%)  route 0.957ns (61.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 103.192 - 100.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.785     3.574    tap/dtmcs_tck
    SLICE_X48Y25         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.456     4.030 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.957     4.987    tap/dtmcs[8]
    SLICE_X53Y25         LUT3 (Prop_lut3_I2_O)        0.152     5.139 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.139    tap/dtmcs[7]_i_1_n_0
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.649   103.192    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.262   103.454    
                         clock uncertainty           -0.035   103.419    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)        0.075   103.494    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.494    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 98.355    

Slack (MET) :             98.360ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.608ns (38.538%)  route 0.970ns (61.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.779     3.568    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     4.024 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.970     4.994    tap/dtmcs[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I2_O)        0.152     5.146 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     5.146    tap/dtmcs[13]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.204    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.262   103.466    
                         clock uncertainty           -0.035   103.431    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.075   103.506    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.506    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                 98.360    

Slack (MET) :             98.379ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.685%)  route 0.983ns (68.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 103.192 - 100.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.779     3.568    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     4.024 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.983     5.007    tap/dtmcs[14]
    SLICE_X52Y24         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.649   103.192    tap/dtmcs_tck
    SLICE_X52Y24         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism              0.334   103.526    
                         clock uncertainty           -0.035   103.491    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)       -0.105   103.386    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                        103.386    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 98.379    

Slack (MET) :             98.414ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.561%)  route 0.829ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 103.197 - 100.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.779     3.568    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.419     3.987 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           0.829     4.817    tap/dtmcs[19]
    SLICE_X52Y28         FDRE                                         r  tap/dtmcs_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.654   103.197    tap/dtmcs_tck
    SLICE_X52Y28         FDRE                                         r  tap/dtmcs_r_reg[19]/C
                         clock pessimism              0.351   103.548    
                         clock uncertainty           -0.035   103.513    
    SLICE_X52Y28         FDRE (Setup_fdre_C_D)       -0.282   103.231    tap/dtmcs_r_reg[19]
  -------------------------------------------------------------------
                         required time                        103.231    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 98.414    

Slack (MET) :             98.417ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.033%)  route 0.968ns (67.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 103.198 - 100.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.779     3.568    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     4.024 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.968     4.992    tap/dtmcs[2]
    SLICE_X52Y30         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.655   103.198    tap/dtmcs_tck
    SLICE_X52Y30         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.351   103.549    
                         clock uncertainty           -0.035   103.514    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.105   103.409    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.409    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                 98.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.184ns (34.592%)  route 0.348ns (65.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.617     1.285    tap/dtmcs_tck
    SLICE_X48Y25         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.426 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.348     1.774    tap/dtmcs[8]
    SLICE_X53Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.817 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     1.817    tap/dtmcs[7]_i_1_n_0
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.886     1.661    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism             -0.116     1.545    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.107     1.652    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.184ns (34.221%)  route 0.354ns (65.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.618     1.286    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.427 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.354     1.781    tap/dtmcs[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I2_O)        0.043     1.824 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     1.824    tap/dtmcs[13]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.667    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism             -0.116     1.551    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.107     1.658    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.615     1.283    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.424 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.110     1.534    tap/dtmcs[4]
    SLICE_X52Y25         FDRE                                         r  tap/dtmcs_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.886     1.661    tap/dtmcs_tck
    SLICE_X52Y25         FDRE                                         r  tap/dtmcs_r_reg[4]/C
                         clock pessimism             -0.365     1.296    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.055     1.351    tap/dtmcs_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.623     1.291    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.123     1.555    tap/dtmcs[28]
    SLICE_X57Y33         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.896     1.671    tap/dtmcs_tck
    SLICE_X57Y33         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.365     1.306    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.066     1.372    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.914%)  route 0.160ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.288    tap/dtmcs_tck
    SLICE_X43Y26         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.160     1.588    tap/dtmcs[35]
    SLICE_X46Y26         FDRE                                         r  tap/dtmcs_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.890     1.665    tap/dtmcs_tck
    SLICE_X46Y26         FDRE                                         r  tap/dtmcs_reg[34]/C
                         clock pessimism             -0.345     1.320    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.085     1.405    tap/dtmcs_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.623     1.291    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.432 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.122     1.554    tap/dtmcs[26]
    SLICE_X57Y31         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.894     1.669    tap/dtmcs_tck
    SLICE_X57Y31         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.365     1.304    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.066     1.370    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.288    tap/dtmcs_tck
    SLICE_X43Y26         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.120     1.549    tap/dtmcs[37]
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.891     1.666    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.366     1.300    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.063     1.363    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.288    tap/dtmcs_tck
    SLICE_X43Y26         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.121     1.550    tap/dtmcs[38]
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.891     1.666    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
                         clock pessimism             -0.366     1.300    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.063     1.363    tap/dtmcs_r_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.161%)  route 0.129ns (47.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.622     1.290    tap/dtmcs_tck
    SLICE_X40Y27         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.129     1.560    tap/dtmcs[40]
    SLICE_X40Y26         FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.668    tap/dtmcs_tck
    SLICE_X40Y26         FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.367     1.301    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070     1.371    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.215%)  route 0.129ns (47.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.288    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.129     1.558    tap/dtmcs[10]
    SLICE_X49Y25         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.889     1.664    tap/dtmcs_tck
    SLICE_X49Y25         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.366     1.298    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.070     1.368    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y33   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y25   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y27   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y27   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y27   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y24   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y24   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y24   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y28   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y33   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y33   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y25   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y25   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y33   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y33   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y25   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y25   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y27   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 100.899 - 100.000 ) 
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.049     1.049    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.505 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.029    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.153 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.153    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899   100.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.150   101.049    
                         clock uncertainty           -0.035   101.014    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.043    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.043    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.412     0.412    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.553 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.740    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.785 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.064     0.412    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.503    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.518ns (21.947%)  route 1.842ns (78.053%))
  Logic Levels:           0  
  Clock Path Skew:        -4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.068ns = ( 16.068 - 10.000 ) 
    Source Clock Delay      (SCD):    10.460ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.798    10.460    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X62Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.518    10.978 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.842    12.820    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X49Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.668    16.068    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X49Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.300    
                         clock uncertainty           -0.185    16.116    
    SLICE_X49Y18         FDCE (Setup_fdce_C_D)       -0.067    16.049    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.408%)  route 1.674ns (78.592%))
  Logic Levels:           0  
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.059ns = ( 16.059 - 10.000 ) 
    Source Clock Delay      (SCD):    10.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.794    10.456    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X59Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.456    10.912 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.674    12.586    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X50Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.659    16.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X50Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.291    
                         clock uncertainty           -0.185    16.107    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)       -0.031    16.076    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.773ns (37.945%)  route 1.264ns (62.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 16.072 - 10.000 ) 
    Source Clock Delay      (SCD):    10.458ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.796    10.458    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X42Y19         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.478    10.936 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           1.264    12.200    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[29]
    SLICE_X43Y17         LUT4 (Prop_lut4_I1_O)        0.295    12.495 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000    12.495    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[29]
    SLICE_X43Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.672    16.072    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X43Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.232    16.304    
                         clock uncertainty           -0.185    16.120    
    SLICE_X43Y17         FDCE (Setup_fdce_C_D)        0.032    16.152    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.715ns (38.634%)  route 1.136ns (61.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    10.452ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.790    10.452    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.419    10.871 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           1.136    12.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][49]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.296    12.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    12.302    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[48]
    SLICE_X64Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.666    16.066    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.232    16.298    
                         clock uncertainty           -0.185    16.114    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.031    16.145    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.145    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.718ns (39.328%)  route 1.108ns (60.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 16.081 - 10.000 ) 
    Source Clock Delay      (SCD):    10.472ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.810    10.472    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X32Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.419    10.891 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           1.108    11.998    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][7]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.299    12.297 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[33]_i_1/O
                         net (fo=1, routed)           0.000    12.297    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[7]
    SLICE_X40Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.681    16.081    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X40Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.232    16.313    
                         clock uncertainty           -0.185    16.129    
    SLICE_X40Y10         FDCE (Setup_fdce_C_D)        0.031    16.160    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         16.160    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.718ns (39.116%)  route 1.118ns (60.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.809    10.471    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X32Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.419    10.890 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           1.118    12.007    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][11]
    SLICE_X38Y11         LUT4 (Prop_lut4_I0_O)        0.299    12.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000    12.306    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[11]
    SLICE_X38Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X38Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.232    16.312    
                         clock uncertainty           -0.185    16.128    
    SLICE_X38Y11         FDCE (Setup_fdce_C_D)        0.077    16.205    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.773ns (42.418%)  route 1.049ns (57.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 16.062 - 10.000 ) 
    Source Clock Delay      (SCD):    10.445ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.783    10.445    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478    10.923 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][60]/Q
                         net (fo=1, routed)           1.049    11.972    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][60]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.295    12.267 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[60]_i_1/O
                         net (fo=1, routed)           0.000    12.267    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[59]
    SLICE_X62Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.662    16.062    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.232    16.294    
                         clock uncertainty           -0.185    16.110    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.081    16.191    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         16.191    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.779ns (44.762%)  route 0.961ns (55.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.078ns = ( 16.078 - 10.000 ) 
    Source Clock Delay      (SCD):    10.467ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.805    10.467    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X38Y14         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.478    10.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][58]/Q
                         net (fo=1, routed)           0.961    11.906    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[26]
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.301    12.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[58]_i_1/O
                         net (fo=1, routed)           0.000    12.207    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[26]
    SLICE_X40Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.678    16.078    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X40Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism              0.232    16.310    
                         clock uncertainty           -0.185    16.126    
    SLICE_X40Y14         FDCE (Setup_fdce_C_D)        0.031    16.157    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         16.157    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.779ns (45.054%)  route 0.950ns (54.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.079ns = ( 16.079 - 10.000 ) 
    Source Clock Delay      (SCD):    10.468ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.806    10.468    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X38Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.478    10.946 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           0.950    11.896    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[12]
    SLICE_X40Y12         LUT4 (Prop_lut4_I1_O)        0.301    12.197 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000    12.197    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[12]
    SLICE_X40Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.679    16.079    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X40Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.232    16.311    
                         clock uncertainty           -0.185    16.127    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.032    16.159    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         16.159    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.496%)  route 1.070ns (62.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns = ( 16.069 - 10.000 ) 
    Source Clock Delay      (SCD):    10.455ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X66Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y18         FDRE (Prop_fdre_C_Q)         0.518    10.973 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/Q
                         net (fo=1, routed)           1.070    12.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][18]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124    12.167 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[18]_i_1/O
                         net (fo=1, routed)           0.000    12.167    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[17]
    SLICE_X64Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.669    16.069    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.232    16.301    
                         clock uncertainty           -0.185    16.117    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.029    16.146    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         16.146    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  3.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.624     3.272    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y30         FDRE (Prop_fdre_C_Q)         0.141     3.413 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           0.057     3.470    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X68Y30         LUT4 (Prop_lut4_I0_O)        0.045     3.515 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000     3.515    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X68Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.900     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.280     2.179    
                         clock uncertainty            0.185     2.364    
    SLICE_X68Y30         FDCE (Hold_fdce_C_D)         0.092     2.456    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.623     3.271    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     3.412 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           0.057     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.045     3.514 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[65]_i_1/O
                         net (fo=1, routed)           0.000     3.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[64]
    SLICE_X64Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.280     2.178    
                         clock uncertainty            0.185     2.363    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.092     2.455    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.626     3.274    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X45Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     3.415 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           0.058     3.473    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[22]
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.045     3.518 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000     3.518    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[22]
    SLICE_X44Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.901     2.461    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X44Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.280     2.180    
                         clock uncertainty            0.185     2.365    
    SLICE_X44Y17         FDCE (Hold_fdce_C_D)         0.091     2.456    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.618     3.266    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     3.430 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           0.050     3.480    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.525 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     3.525    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.892     2.452    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.280     2.171    
                         clock uncertainty            0.185     2.356    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092     2.448    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X56Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     3.429 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           0.050     3.479    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][44]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.524 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.524    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[43]
    SLICE_X57Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.890     2.450    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X57Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.280     2.169    
                         clock uncertainty            0.185     2.354    
    SLICE_X57Y23         FDCE (Hold_fdce_C_D)         0.092     2.446    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.636%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.632     3.280    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X32Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     3.421 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           0.111     3.532    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[10]
    SLICE_X34Y12         LUT4 (Prop_lut4_I1_O)        0.045     3.577 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000     3.577    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[10]
    SLICE_X34Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.907     2.467    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.280     2.186    
                         clock uncertainty            0.185     2.371    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.121     2.492    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.390%)  route 0.112ns (37.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.625     3.273    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X45Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     3.414 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][50]/Q
                         net (fo=1, routed)           0.112     3.526    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][24]
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.045     3.571 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000     3.571    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[24]
    SLICE_X46Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X46Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.280     2.178    
                         clock uncertainty            0.185     2.363    
    SLICE_X46Y17         FDCE (Hold_fdce_C_D)         0.121     2.484    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.618     3.266    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X53Y22         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     3.407 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/Q
                         net (fo=1, routed)           0.114     3.521    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][3]
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.566 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.566    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[2]
    SLICE_X56Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.892     2.452    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism             -0.280     2.171    
                         clock uncertainty            0.185     2.356    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.121     2.477    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.628     3.276    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X44Y15         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     3.417 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           0.086     3.503    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[10]
    SLICE_X45Y15         LUT4 (Prop_lut4_I1_O)        0.045     3.548 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.548    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[10]
    SLICE_X45Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X45Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.280     2.182    
                         clock uncertainty            0.185     2.367    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.091     2.458    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.727%)  route 0.115ns (38.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.632     3.280    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X33Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     3.421 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][47]/Q
                         net (fo=1, routed)           0.115     3.536    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][15]
    SLICE_X34Y14         LUT4 (Prop_lut4_I0_O)        0.045     3.581 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[47]_i_1/O
                         net (fo=1, routed)           0.000     3.581    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[15]
    SLICE_X34Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.906     2.466    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.280     2.185    
                         clock uncertainty            0.185     2.370    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.120     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  1.091    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        10.480ns  (logic 0.580ns (5.535%)  route 9.900ns (94.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.921ns = ( 89.921 - 80.000 ) 
    Source Clock Delay      (SCD):    6.489ns = ( 76.489 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.856    76.489    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y44         FDRE (Prop_fdre_C_Q)         0.456    76.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           9.900    86.844    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X81Y46         LUT4 (Prop_lut4_I0_O)        0.124    86.968 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    86.968    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[30]
    SLICE_X81Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.724    89.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.232    90.153    
                         clock uncertainty           -0.185    89.968    
    SLICE_X81Y46         FDCE (Setup_fdce_C_D)        0.031    89.999    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         89.999    
                         arrival time                         -86.968    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        10.237ns  (logic 0.580ns (5.666%)  route 9.657ns (94.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.917ns = ( 89.917 - 80.000 ) 
    Source Clock Delay      (SCD):    6.486ns = ( 76.486 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.853    76.486    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y38         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_fdre_C_Q)         0.456    76.942 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/Q
                         net (fo=1, routed)           9.657    86.598    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][24]
    SLICE_X81Y37         LUT4 (Prop_lut4_I3_O)        0.124    86.722 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    86.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X81Y37         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.720    89.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y37         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism              0.232    90.149    
                         clock uncertainty           -0.185    89.964    
    SLICE_X81Y37         FDCE (Setup_fdce_C_D)        0.029    89.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         89.993    
                         arrival time                         -86.722    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        10.151ns  (logic 0.580ns (5.714%)  route 9.571ns (94.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.916ns = ( 89.916 - 80.000 ) 
    Source Clock Delay      (SCD):    6.484ns = ( 76.484 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.851    76.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y35         FDRE (Prop_fdre_C_Q)         0.456    76.940 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           9.571    86.510    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][20]
    SLICE_X81Y36         LUT4 (Prop_lut4_I0_O)        0.124    86.634 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    86.634    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[17]
    SLICE_X81Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.719    89.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism              0.232    90.148    
                         clock uncertainty           -0.185    89.963    
    SLICE_X81Y36         FDCE (Setup_fdce_C_D)        0.029    89.992    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         89.992    
                         arrival time                         -86.634    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        9.340ns  (logic 0.580ns (6.210%)  route 8.760ns (93.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.921ns = ( 89.921 - 80.000 ) 
    Source Clock Delay      (SCD):    6.489ns = ( 76.489 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.856    76.489    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y45         FDRE (Prop_fdre_C_Q)         0.456    76.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/Q
                         net (fo=1, routed)           8.760    85.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][15]
    SLICE_X79Y45         LUT4 (Prop_lut4_I3_O)        0.124    85.828 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    85.828    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[12]
    SLICE_X79Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.724    89.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism              0.232    90.153    
                         clock uncertainty           -0.185    89.968    
    SLICE_X79Y45         FDCE (Setup_fdce_C_D)        0.029    89.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         89.997    
                         arrival time                         -85.828    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        9.223ns  (logic 0.580ns (6.289%)  route 8.643ns (93.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.920ns = ( 89.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.488ns = ( 76.488 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.855    76.488    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y43         FDRE (Prop_fdre_C_Q)         0.456    76.944 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][28]/Q
                         net (fo=1, routed)           8.643    85.587    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][28]
    SLICE_X75Y44         LUT4 (Prop_lut4_I3_O)        0.124    85.711 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    85.711    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[25]
    SLICE_X75Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.723    89.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.232    90.152    
                         clock uncertainty           -0.185    89.967    
    SLICE_X75Y44         FDCE (Setup_fdce_C_D)        0.031    89.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         89.998    
                         arrival time                         -85.711    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        8.979ns  (logic 0.580ns (6.460%)  route 8.399ns (93.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.920ns = ( 89.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.487ns = ( 76.487 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.854    76.487    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDRE (Prop_fdre_C_Q)         0.456    76.943 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][26]/Q
                         net (fo=1, routed)           8.399    85.342    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][26]
    SLICE_X81Y41         LUT4 (Prop_lut4_I0_O)        0.124    85.466 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    85.466    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[23]
    SLICE_X81Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.723    89.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.232    90.152    
                         clock uncertainty           -0.185    89.967    
    SLICE_X81Y41         FDCE (Setup_fdce_C_D)        0.031    89.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         89.998    
                         arrival time                         -85.466    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        8.919ns  (logic 0.580ns (6.503%)  route 8.339ns (93.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.921ns = ( 89.921 - 80.000 ) 
    Source Clock Delay      (SCD):    6.488ns = ( 76.488 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.855    76.488    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_fdre_C_Q)         0.456    76.944 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/Q
                         net (fo=1, routed)           8.339    85.283    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][19]
    SLICE_X81Y43         LUT4 (Prop_lut4_I3_O)        0.124    85.407 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    85.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[16]
    SLICE_X81Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.724    89.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.232    90.153    
                         clock uncertainty           -0.185    89.968    
    SLICE_X81Y43         FDCE (Setup_fdce_C_D)        0.029    89.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         89.997    
                         arrival time                         -85.407    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        8.728ns  (logic 0.580ns (6.645%)  route 8.148ns (93.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.922ns = ( 89.922 - 80.000 ) 
    Source Clock Delay      (SCD):    6.490ns = ( 76.490 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.857    76.490    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDRE (Prop_fdre_C_Q)         0.456    76.946 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           8.148    85.094    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][49]
    SLICE_X79Y47         LUT4 (Prop_lut4_I3_O)        0.124    85.218 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[49]_i_1__0/O
                         net (fo=1, routed)           0.000    85.218    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[46]
    SLICE_X79Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.725    89.922    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.232    90.154    
                         clock uncertainty           -0.185    89.969    
    SLICE_X79Y47         FDCE (Setup_fdce_C_D)        0.029    89.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         89.998    
                         arrival time                         -85.218    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        8.596ns  (logic 0.716ns (8.330%)  route 7.880ns (91.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.915ns = ( 89.915 - 80.000 ) 
    Source Clock Delay      (SCD):    6.484ns = ( 76.484 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.851    76.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y35         FDRE (Prop_fdre_C_Q)         0.419    76.903 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][6]/Q
                         net (fo=1, routed)           7.880    84.782    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][6]
    SLICE_X81Y34         LUT4 (Prop_lut4_I0_O)        0.297    85.079 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    85.079    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[3]
    SLICE_X81Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.718    89.915    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.232    90.147    
                         clock uncertainty           -0.185    89.962    
    SLICE_X81Y34         FDCE (Setup_fdce_C_D)        0.031    89.993    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         89.993    
                         arrival time                         -85.079    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        8.525ns  (logic 0.580ns (6.803%)  route 7.945ns (93.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.920ns = ( 89.920 - 80.000 ) 
    Source Clock Delay      (SCD):    6.488ns = ( 76.488 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    72.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    72.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    74.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    74.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.855    76.488    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y43         FDRE (Prop_fdre_C_Q)         0.456    76.944 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][41]/Q
                         net (fo=1, routed)           7.945    84.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][41]
    SLICE_X75Y44         LUT4 (Prop_lut4_I3_O)        0.124    85.013 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[41]_i_1__0/O
                         net (fo=1, routed)           0.000    85.013    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[38]
    SLICE_X75Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.723    89.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.232    90.152    
                         clock uncertainty           -0.185    89.967    
    SLICE_X75Y44         FDCE (Setup_fdce_C_D)        0.031    89.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         89.998    
                         arrival time                         -85.013    
  -------------------------------------------------------------------
                         slack                                  4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.467ns (10.011%)  route 4.198ns (89.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.513ns
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.725     6.125    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y40         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.367     6.492 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][18]/Q
                         net (fo=1, routed)           4.198    10.690    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][18]
    SLICE_X79Y39         LUT4 (Prop_lut4_I3_O)        0.100    10.790 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    10.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[15]
    SLICE_X79Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.851    10.513    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.232    10.280    
                         clock uncertainty            0.185    10.466    
    SLICE_X79Y39         FDCE (Hold_fdce_C_D)         0.269    10.735    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                        -10.735    
                         arrival time                          10.790    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.467ns (9.877%)  route 4.261ns (90.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.516ns
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.728     6.128    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDRE (Prop_fdre_C_Q)         0.367     6.495 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/Q
                         net (fo=1, routed)           4.261    10.756    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][65]
    SLICE_X78Y48         LUT4 (Prop_lut4_I3_O)        0.100    10.856 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    10.856    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X78Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.854    10.516    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.232    10.283    
                         clock uncertainty            0.185    10.469    
    SLICE_X78Y48         FDCE (Hold_fdce_C_D)         0.331    10.800    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                        -10.800    
                         arrival time                          10.856    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.186ns (8.024%)  route 2.132ns (91.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.654     1.934    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           2.132     4.207    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X79Y45         LUT4 (Prop_lut4_I0_O)        0.045     4.252 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000     4.252    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[31]
    SLICE_X79Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.929     4.190    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.280     3.909    
                         clock uncertainty            0.185     4.094    
    SLICE_X79Y45         FDCE (Hold_fdce_C_D)         0.092     4.186    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.186ns (8.024%)  route 2.132ns (91.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.634     1.914    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X43Y4          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     2.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           2.132     4.187    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][1]
    SLICE_X44Y4          LUT4 (Prop_lut4_I0_O)        0.045     4.232 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     4.232    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[1]
    SLICE_X44Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.907     4.168    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X44Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.280     3.887    
                         clock uncertainty            0.185     4.072    
    SLICE_X44Y4          FDCE (Hold_fdce_C_D)         0.092     4.164    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.577ns (12.170%)  route 4.164ns (87.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.514ns
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.726     6.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y42         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y42         FDRE (Prop_fdre_C_Q)         0.337     6.463 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][51]/Q
                         net (fo=1, routed)           4.164    10.627    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][51]
    SLICE_X78Y42         LUT4 (Prop_lut4_I3_O)        0.240    10.867 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[51]_i_1__0/O
                         net (fo=1, routed)           0.000    10.867    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[48]
    SLICE_X78Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.852    10.514    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.232    10.281    
                         clock uncertainty            0.185    10.467    
    SLICE_X78Y42         FDCE (Hold_fdce_C_D)         0.331    10.798    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                        -10.798    
                         arrival time                          10.867    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.467ns (9.975%)  route 4.215ns (90.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.511ns
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.722     6.122    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y35         FDRE (Prop_fdre_C_Q)         0.367     6.489 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/Q
                         net (fo=1, routed)           4.215    10.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][22]
    SLICE_X81Y36         LUT4 (Prop_lut4_I0_O)        0.100    10.804 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    10.804    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[19]
    SLICE_X81Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.849    10.511    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.232    10.278    
                         clock uncertainty            0.185    10.464    
    SLICE_X81Y36         FDCE (Hold_fdce_C_D)         0.270    10.734    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                        -10.734    
                         arrival time                          10.804    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.624ns (13.156%)  route 4.119ns (86.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.515ns
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.726     6.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y43         FDRE (Prop_fdre_C_Q)         0.385     6.511 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           4.119    10.630    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][66]
    SLICE_X78Y44         LUT4 (Prop_lut4_I0_O)        0.239    10.869 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    10.869    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[63]
    SLICE_X78Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.853    10.515    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism             -0.232    10.282    
                         clock uncertainty            0.185    10.468    
    SLICE_X78Y44         FDCE (Hold_fdce_C_D)         0.331    10.799    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                        -10.799    
                         arrival time                          10.869    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.467ns (9.840%)  route 4.279ns (90.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.514ns
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.725     6.125    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDRE (Prop_fdre_C_Q)         0.367     6.492 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/Q
                         net (fo=1, routed)           4.279    10.771    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][58]
    SLICE_X78Y41         LUT4 (Prop_lut4_I0_O)        0.100    10.871 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[58]_i_1__0/O
                         net (fo=1, routed)           0.000    10.871    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[55]
    SLICE_X78Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.852    10.514    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism             -0.232    10.281    
                         clock uncertainty            0.185    10.467    
    SLICE_X78Y41         FDCE (Hold_fdce_C_D)         0.333    10.800    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                        -10.800    
                         arrival time                          10.871    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.186ns (8.015%)  route 2.135ns (91.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.628     1.908    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X48Y14         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     2.049 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           2.135     4.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][1]
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.045     4.229 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.229    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[0]
    SLICE_X48Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.900     4.161    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X48Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.280     3.880    
                         clock uncertainty            0.185     4.065    
    SLICE_X48Y13         FDCE (Hold_fdce_C_D)         0.091     4.156    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.578ns (12.337%)  route 4.107ns (87.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.515ns
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.727     6.127    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y45         FDRE (Prop_fdre_C_Q)         0.337     6.464 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           4.107    10.571    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X79Y45         LUT4 (Prop_lut4_I3_O)        0.241    10.812 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    10.812    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[58]
    SLICE_X79Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.853    10.515    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.232    10.282    
                         clock uncertainty            0.185    10.468    
    SLICE_X79Y45         FDCE (Hold_fdce_C_D)         0.271    10.739    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                        -10.739    
                         arrival time                          10.812    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.488ns  (logic 0.456ns (3.381%)  route 13.032ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.853ns = ( 329.853 - 320.000 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 303.584 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693   301.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.795   303.584    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456   304.040 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          13.032   317.072    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X52Y31         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    E3                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   321.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   322.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   324.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   324.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705   326.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   326.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   328.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   328.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.656   329.853    tap/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000   329.853    
                         clock uncertainty           -0.152   329.701    
    SLICE_X52Y31         FDCE (Setup_fdce_C_D)       -0.071   329.630    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        329.630    
                         arrival time                        -317.072    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        9.770ns  (logic 0.419ns (4.289%)  route 9.351ns (95.711%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.853ns = ( 329.853 - 320.000 ) 
    Source Clock Delay      (SCD):    3.584ns = ( 303.584 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693   301.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.795   303.584    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419   304.003 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           9.351   313.354    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X52Y31         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    E3                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   321.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   322.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   324.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   324.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705   326.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   326.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   328.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   328.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.656   329.853    tap/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000   329.853    
                         clock uncertainty           -0.152   329.701    
    SLICE_X52Y31         FDCE (Setup_fdce_C_D)       -0.250   329.451    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        329.451    
                         arrival time                        -313.354    
  -------------------------------------------------------------------
                         slack                                 16.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 0.337ns (4.030%)  route 8.025ns (95.970%))
  Logic Levels:           0  
  Clock Path Skew:        7.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.447ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666     3.209    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.337     3.546 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           8.025    11.571    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X52Y31         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.785    10.447    tap/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    10.447    
                         clock uncertainty            0.152    10.599    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.043    10.642    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.642    
                         arrival time                          11.571    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             2.116ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 0.141ns (2.718%)  route 5.046ns (97.282%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.292    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.433 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.046     6.479    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X52Y31         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.893     4.154    tap/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.154    
                         clock uncertainty            0.152     4.306    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.057     4.363    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           6.479    
  -------------------------------------------------------------------
                         slack                                  2.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.565%)  route 1.067ns (62.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 103.192 - 100.000 ) 
    Source Clock Delay      (SCD):    10.441ns = ( 90.441 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.779    90.440    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X56Y26         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.518    90.958 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/Q
                         net (fo=2, routed)           1.067    92.026    tap/dmi_reg_rdata[2]
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.124    92.150 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    92.150    tap/dtmcs[4]_i_1_n_0
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.649   103.192    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   103.192    
                         clock uncertainty           -0.152   103.039    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)        0.029   103.068    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.068    
                         arrival time                         -92.150    
  -------------------------------------------------------------------
                         slack                                 10.919    

Slack (MET) :             10.923ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.701ns  (logic 0.580ns (34.107%)  route 1.121ns (65.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    10.457ns = ( 90.456 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.795    90.456    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X45Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    90.912 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/Q
                         net (fo=2, routed)           1.121    92.033    tap/dmi_reg_rdata[8]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.124    92.157 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    92.157    tap/dtmcs[10]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.204    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.204    
                         clock uncertainty           -0.152   103.051    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029   103.080    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.080    
                         arrival time                         -92.157    
  -------------------------------------------------------------------
                         slack                                 10.923    

Slack (MET) :             11.026ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.607ns  (logic 0.718ns (44.683%)  route 0.889ns (55.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    10.450ns = ( 90.450 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.788    90.449    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X47Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.419    90.868 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/Q
                         net (fo=2, routed)           0.889    91.757    tap/dmi_reg_rdata[10]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.299    92.056 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    92.056    tap/dtmcs[12]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.204    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.204    
                         clock uncertainty           -0.152   103.051    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.031   103.082    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.082    
                         arrival time                         -92.056    
  -------------------------------------------------------------------
                         slack                                 11.026    

Slack (MET) :             11.030ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.643ns  (logic 0.667ns (40.605%)  route 0.976ns (59.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 103.195 - 100.000 ) 
    Source Clock Delay      (SCD):    10.445ns = ( 90.445 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.783    90.444    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDCE (Prop_fdce_C_Q)         0.518    90.962 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/Q
                         net (fo=2, routed)           0.976    91.938    tap/dmi_reg_rdata[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.149    92.087 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    92.087    tap/dtmcs[3]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.652   103.195    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.195    
                         clock uncertainty           -0.152   103.042    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.075   103.117    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.117    
                         arrival time                         -92.087    
  -------------------------------------------------------------------
                         slack                                 11.030    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.501ns  (logic 0.580ns (38.654%)  route 0.921ns (61.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 103.198 - 100.000 ) 
    Source Clock Delay      (SCD):    10.452ns = ( 90.451 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.790    90.451    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X51Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    90.907 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.921    91.828    tap/dmi_reg_rdata[22]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.124    91.952 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    91.952    tap/dtmcs[24]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.655   103.198    tap/dtmcs_tck
    SLICE_X55Y29         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.198    
                         clock uncertainty           -0.152   103.045    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031   103.076    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.076    
                         arrival time                         -91.952    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.181ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.494ns  (logic 0.670ns (44.861%)  route 0.824ns (55.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 103.192 - 100.000 ) 
    Source Clock Delay      (SCD):    10.440ns = ( 90.439 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.778    90.439    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y26         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    90.957 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/Q
                         net (fo=2, routed)           0.824    91.781    tap/dmi_reg_rdata[3]
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.152    91.933 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000    91.933    tap/dtmcs[5]_i_1_n_0
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.649   103.192    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000   103.192    
                         clock uncertainty           -0.152   103.039    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)        0.075   103.114    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.114    
                         arrival time                         -91.933    
  -------------------------------------------------------------------
                         slack                                 11.181    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.482ns  (logic 0.672ns (45.359%)  route 0.810ns (54.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 103.195 - 100.000 ) 
    Source Clock Delay      (SCD):    10.444ns = ( 90.444 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.782    90.443    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518    90.961 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/Q
                         net (fo=2, routed)           0.810    91.771    tap/dmi_reg_rdata[17]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.154    91.925 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000    91.925    tap/dtmcs[19]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.652   103.195    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000   103.195    
                         clock uncertainty           -0.152   103.042    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.075   103.117    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.117    
                         arrival time                         -91.925    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.231ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.390ns  (logic 0.580ns (41.731%)  route 0.810ns (58.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 103.195 - 100.000 ) 
    Source Clock Delay      (SCD):    10.453ns = ( 90.452 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.791    90.452    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.456    90.908 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.810    91.718    tap/dmi_reg_rdata[14]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.124    91.842 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    91.842    tap/dtmcs[16]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.652   103.195    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.195    
                         clock uncertainty           -0.152   103.042    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.031   103.073    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.073    
                         arrival time                         -91.842    
  -------------------------------------------------------------------
                         slack                                 11.231    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.447ns  (logic 0.608ns (42.017%)  route 0.839ns (57.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    10.448ns = ( 90.448 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.786    90.447    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X51Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.456    90.903 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.839    91.743    tap/dmi_reg_rdata[11]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.152    91.895 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    91.895    tap/dtmcs[13]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.204    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.204    
                         clock uncertainty           -0.152   103.051    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.075   103.126    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.126    
                         arrival time                         -91.895    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.248ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.384ns  (logic 0.580ns (41.907%)  route 0.804ns (58.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 103.202 - 100.000 ) 
    Source Clock Delay      (SCD):    10.449ns = ( 90.449 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.787    90.448    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X55Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.456    90.904 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.804    91.709    tap/dmi_reg_rdata[26]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.124    91.833 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    91.833    tap/dtmcs[28]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659   103.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.202    
                         clock uncertainty           -0.152   103.049    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.031   103.080    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.080    
                         arrival time                         -91.833    
  -------------------------------------------------------------------
                         slack                                 11.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.623     3.271    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X56Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     3.435 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.082     3.517    tap/dmi_reg_rdata[25]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.048     3.565 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.565    tap/dtmcs[27]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.670    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.670    
                         clock uncertainty            0.152     1.823    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.107     1.930    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.619     3.267    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     3.431 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/Q
                         net (fo=2, routed)           0.093     3.524    tap/dmi_reg_rdata[19]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.048     3.572 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     3.572    tap/dtmcs[21]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.891     1.666    tap/dtmcs_tck
    SLICE_X55Y29         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.666    
                         clock uncertainty            0.152     1.819    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.107     1.926    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.623     3.271    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X56Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     3.435 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.082     3.517    tap/dmi_reg_rdata[30]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.045     3.562 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     3.562    tap/dtmcs[32]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.670    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.670    
                         clock uncertainty            0.152     1.823    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.092     1.915    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.672ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.615     3.263    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X55Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     3.404 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.128     3.532    tap/dmi_reg_rdata[4]
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.045     3.577 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     3.577    tap/dtmcs[6]_i_1_n_0
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.886     1.661    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000     1.661    
                         clock uncertainty            0.152     1.814    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.092     1.906    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.623     3.271    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X56Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     3.435 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.135     3.570    tap/dmi_reg_rdata[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.045     3.615 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.615    tap/dtmcs[29]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.670    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.670    
                         clock uncertainty            0.152     1.823    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.107     1.930    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.623     3.271    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X56Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     3.435 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.136     3.571    tap/dmi_reg_rdata[28]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.045     3.616 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.616    tap/dtmcs[30]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.670    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.670    
                         clock uncertainty            0.152     1.823    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.092     1.915    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.185ns (48.300%)  route 0.198ns (51.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.622     3.270    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X55Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.141     3.411 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.198     3.609    tap/dmi_reg_rdata[31]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.044     3.653 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.653    tap/dtmcs[33]_i_2_n_0
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.670    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.670    
                         clock uncertainty            0.152     1.823    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.107     1.930    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.512%)  route 0.197ns (51.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.616     3.264    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X57Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     3.405 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.197     3.602    tap/dmi_reg_rdata[5]
    SLICE_X53Y25         LUT3 (Prop_lut3_I0_O)        0.045     3.647 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     3.647    tap/dtmcs[7]_i_1_n_0
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.886     1.661    tap/dtmcs_tck
    SLICE_X53Y25         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.661    
                         clock uncertainty            0.152     1.814    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.107     1.921    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.510%)  route 0.197ns (51.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.619     3.267    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X51Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     3.408 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.197     3.605    tap/dmi_reg_rdata[15]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.650 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     3.650    tap/dtmcs[17]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.889     1.664    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.152     1.817    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107     1.924    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.210ns (52.333%)  route 0.191ns (47.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.618     3.266    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164     3.430 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/Q
                         net (fo=2, routed)           0.191     3.621    tap/dmi_reg_rdata[13]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.046     3.667 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     3.667    tap/dtmcs[15]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.889     1.664    tap/dtmcs_tck
    SLICE_X53Y27         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.152     1.817    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107     1.924    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  1.744    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       49.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.540ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.416ns  (logic 0.606ns (2.060%)  route 28.810ns (97.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.232    39.970    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X9Y50          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X9Y50          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X9Y50          FDCE (Recov_fdce_C_CLR)     -0.607    89.510    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.510    
                         arrival time                         -39.970    
  -------------------------------------------------------------------
                         slack                                 49.540    

Slack (MET) :             49.540ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.416ns  (logic 0.606ns (2.060%)  route 28.810ns (97.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.232    39.970    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X9Y50          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X9Y50          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X9Y50          FDCE (Recov_fdce_C_CLR)     -0.607    89.510    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[18].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.510    
                         arrival time                         -39.970    
  -------------------------------------------------------------------
                         slack                                 49.540    

Slack (MET) :             49.626ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.416ns  (logic 0.606ns (2.060%)  route 28.810ns (97.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.232    39.970    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X8Y50          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X8Y50          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X8Y50          FDCE (Recov_fdce_C_CLR)     -0.521    89.596    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.596    
                         arrival time                         -39.970    
  -------------------------------------------------------------------
                         slack                                 49.626    

Slack (MET) :             49.626ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[20].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.416ns  (logic 0.606ns (2.060%)  route 28.810ns (97.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.232    39.970    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[20].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X8Y50          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[20].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[20].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X8Y50          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[20].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X8Y50          FDCE (Recov_fdce_C_CLR)     -0.521    89.596    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[20].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.596    
                         arrival time                         -39.970    
  -------------------------------------------------------------------
                         slack                                 49.626    

Slack (MET) :             49.681ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[23].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 0.606ns (2.070%)  route 28.669ns (97.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.091    39.829    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[23].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X9Y51          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[23].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[23].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X9Y51          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[23].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.607    89.510    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[23].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.510    
                         arrival time                         -39.829    
  -------------------------------------------------------------------
                         slack                                 49.681    

Slack (MET) :             49.709ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.659ns  (logic 0.606ns (2.043%)  route 29.053ns (97.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.965ns = ( 89.965 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.475    40.213    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X6Y49          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768    89.965    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X6Y49          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.552    90.518    
                         clock uncertainty           -0.075    90.443    
    SLICE_X6Y49          FDCE (Recov_fdce_C_CLR)     -0.521    89.922    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.922    
                         arrival time                         -40.213    
  -------------------------------------------------------------------
                         slack                                 49.709    

Slack (MET) :             49.709ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.659ns  (logic 0.606ns (2.043%)  route 29.053ns (97.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.965ns = ( 89.965 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.475    40.213    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X6Y49          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768    89.965    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X6Y49          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.552    90.518    
                         clock uncertainty           -0.075    90.443    
    SLICE_X6Y49          FDCE (Recov_fdce_C_CLR)     -0.521    89.922    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[17].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.922    
                         arrival time                         -40.213    
  -------------------------------------------------------------------
                         slack                                 49.709    

Slack (MET) :             49.767ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 0.606ns (2.070%)  route 28.669ns (97.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.091    39.829    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X8Y51          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X8Y51          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X8Y51          FDCE (Recov_fdce_C_CLR)     -0.521    89.596    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[0].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.596    
                         arrival time                         -39.829    
  -------------------------------------------------------------------
                         slack                                 49.767    

Slack (MET) :             49.767ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.275ns  (logic 0.606ns (2.070%)  route 28.669ns (97.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.720ns = ( 89.720 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.091    39.829    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_2
    SLICE_X8Y51          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.522    89.720    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X8Y51          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.192    
                         clock uncertainty           -0.075    90.117    
    SLICE_X8Y51          FDCE (Recov_fdce_C_CLR)     -0.521    89.596    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[1].way_clken[1].TAG_VALID[21].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.596    
                         arrival time                         -39.829    
  -------------------------------------------------------------------
                         slack                                 49.767    

Slack (MET) :             49.811ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.226ns  (logic 0.606ns (2.074%)  route 28.620ns (97.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.801ns = ( 89.801 - 80.000 ) 
    Source Clock Delay      (SCD):    10.554ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.892    10.554    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456    11.010 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        8.579    19.588    clk_gen/rst_core
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.150    19.738 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       20.041    39.779    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]_1
    SLICE_X0Y50          FDCE                                         f  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    82.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    84.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    84.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705    86.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    86.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    88.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.603    89.801    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/clk_core_BUFG
    SLICE_X0Y50          FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.472    90.273    
                         clock uncertainty           -0.075    90.198    
    SLICE_X0Y50          FDCE (Recov_fdce_C_CLR)     -0.607    89.591    swervolf/rvtop/veer/ifu/mem_ctl/icache_enabled.CLK_GRP_TAG_VALID[0].way_clken[0].TAG_VALID[19].ic_way_tagvalid_dup/genblock.dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         89.591    
                         arrival time                         -39.779    
  -------------------------------------------------------------------
                         slack                                 49.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[13][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.679%)  route 0.509ns (78.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.509     3.962    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X13Y3          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.914     4.175    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X13Y3          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[13][0]/C
                         clock pessimism             -0.851     3.324    
    SLICE_X13Y3          FDCE (Remov_fdce_C_CLR)     -0.092     3.232    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.679%)  route 0.509ns (78.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.509     3.962    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X13Y3          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.914     4.175    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X13Y3          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]/C
                         clock pessimism             -0.851     3.324    
    SLICE_X13Y3          FDCE (Remov_fdce_C_CLR)     -0.092     3.232    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.679%)  route 0.509ns (78.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.509     3.962    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X13Y3          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.914     4.175    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X13Y3          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]/C
                         clock pessimism             -0.851     3.324    
    SLICE_X13Y3          FDCE (Remov_fdce_C_CLR)     -0.092     3.232    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.679%)  route 0.509ns (78.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.509     3.962    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X13Y3          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.914     4.175    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X13Y3          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[7][0]/C
                         clock pessimism             -0.851     3.324    
    SLICE_X13Y3          FDCE (Remov_fdce_C_CLR)     -0.092     3.232    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.190ns (29.991%)  route 0.444ns (70.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.269     3.675    clk_gen/dmcontrol_reg_0
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.049     3.724 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.175     3.898    swervolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]_1
    SLICE_X40Y25         FDCE                                         f  swervolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.892     4.153    swervolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/clk_core_BUFG
    SLICE_X40Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]/C
                         clock pessimism             -0.851     3.302    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.159     3.143    swervolf/rvtop/veer/dbg/dmabstractcs_busy_reg/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.228%)  route 0.523ns (73.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.238     3.644    swervolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dmcontrol_reg_0
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.689 f  swervolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout[3]_i_3__58/O
                         net (fo=4, routed)           0.286     3.974    swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]_4
    SLICE_X37Y27         FDCE                                         f  swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.896     4.157    swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/clk_core_BUFG
    SLICE_X37Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]/C
                         clock pessimism             -0.851     3.306    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092     3.214    swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.228%)  route 0.523ns (73.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.617     3.265    swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y24         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     3.406 r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.238     3.644    swervolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dmcontrol_reg_0
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.689 f  swervolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout[3]_i_3__58/O
                         net (fo=4, routed)           0.286     3.974    swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]_4
    SLICE_X37Y27         FDCE                                         f  swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.896     4.157    swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/clk_core_BUFG
    SLICE_X37Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]/C
                         clock pessimism             -0.851     3.306    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092     3.214    swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.277%)  route 0.590ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.176ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.590     4.043    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X12Y2          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.915     4.176    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X12Y2          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[3][0]/C
                         clock pessimism             -0.851     3.325    
    SLICE_X12Y2          FDCE (Remov_fdce_C_CLR)     -0.067     3.258    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.277%)  route 0.590ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.176ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.590     4.043    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X12Y2          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.915     4.176    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X12Y2          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]/C
                         clock pessimism             -0.851     3.325    
    SLICE_X12Y2          FDCE (Remov_fdce_C_CLR)     -0.067     3.258    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.277%)  route 0.590ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.176ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.664     3.312    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     3.453 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2537, routed)        0.590     4.043    swervolf/uart16550_0/regs/receiver/fifo_rx/rst_core
    SLICE_X12Y2          FDCE                                         f  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.915     4.176    swervolf/uart16550_0/regs/receiver/fifo_rx/clk_core_BUFG
    SLICE_X12Y2          FDCE                                         r  swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]/C
                         clock pessimism             -0.851     3.325    
    SLICE_X12Y2          FDCE (Remov_fdce_C_CLR)     -0.067     3.258    swervolf/uart16550_0/regs/receiver/fifo_rx/fifo_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.785    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 0.419ns (4.818%)  route 8.277ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.277    15.041    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y13         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 0.419ns (4.818%)  route 8.277ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.277    15.041    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y13         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 0.419ns (4.818%)  route 8.277ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.277    15.041    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y13         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 0.419ns (4.818%)  route 8.277ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.277    15.041    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y13         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 0.419ns (4.871%)  route 8.184ns (95.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.082ns = ( 16.082 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.184    14.947    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X36Y11         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.682    16.082    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X36Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.239    16.321    
                         clock uncertainty           -0.057    16.265    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.580    15.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 0.419ns (4.871%)  route 8.184ns (95.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.082ns = ( 16.082 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.184    14.947    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X36Y11         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.682    16.082    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X36Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.239    16.321    
                         clock uncertainty           -0.057    16.265    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.580    15.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 0.419ns (4.871%)  route 8.184ns (95.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.082ns = ( 16.082 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.184    14.947    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X36Y11         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.682    16.082    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X36Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.239    16.321    
                         clock uncertainty           -0.057    16.265    
    SLICE_X36Y11         FDCE (Recov_fdce_C_CLR)     -0.580    15.685    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.419ns (4.901%)  route 8.130ns (95.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.130    14.894    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.419ns (4.901%)  route 8.130ns (95.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.130    14.894    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.419ns (4.901%)  route 8.130ns (95.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 16.080 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.712     6.345    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        8.130    14.894    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X34Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.680    16.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X34Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.239    16.319    
                         clock uncertainty           -0.057    16.263    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.494    15.769    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  0.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.128ns (6.760%)  route 1.765ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.765     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y20         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]/C
                         clock pessimism             -0.285     2.173    
    SLICE_X66Y20         FDCE (Remov_fdce_C_CLR)     -0.121     2.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.128ns (6.760%)  route 1.765ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.765     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y20         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/C
                         clock pessimism             -0.285     2.173    
    SLICE_X66Y20         FDCE (Remov_fdce_C_CLR)     -0.121     2.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.128ns (6.760%)  route 1.765ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.765     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y20         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/C
                         clock pessimism             -0.285     2.173    
    SLICE_X66Y20         FDCE (Remov_fdce_C_CLR)     -0.121     2.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.128ns (6.760%)  route 1.765ns (93.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.765     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y20         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.899     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/C
                         clock pessimism             -0.285     2.173    
    SLICE_X66Y20         FDCE (Remov_fdce_C_CLR)     -0.121     2.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.128ns (6.626%)  route 1.804ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.804     3.805    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y17         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.902     2.462    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.285     2.176    
    SLICE_X64Y17         FDCE (Remov_fdce_C_CLR)     -0.146     2.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.128ns (6.626%)  route 1.804ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.804     3.805    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y17         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.902     2.462    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.285     2.176    
    SLICE_X64Y17         FDCE (Remov_fdce_C_CLR)     -0.146     2.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.128ns (6.339%)  route 1.891ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.891     3.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y18         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.900     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]/C
                         clock pessimism             -0.285     2.174    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.121     2.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.128ns (6.339%)  route 1.891ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.891     3.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y18         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.900     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/C
                         clock pessimism             -0.285     2.174    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.121     2.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.128ns (6.339%)  route 1.891ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.891     3.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y18         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.900     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/C
                         clock pessimism             -0.285     2.174    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.121     2.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.128ns (6.339%)  route 1.891ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.594     1.873    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.891     3.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y18         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.900     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/C
                         clock pessimism             -0.285     2.174    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.121     2.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  1.839    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tck_dtmcs
  To Clock:  clk_core

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.157ns  (logic 2.084ns (15.839%)  route 11.073ns (84.161%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        6.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.833    16.610    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.124    16.734 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[21]_i_1__80/O
                         net (fo=1, routed)           0.000    16.734    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[21]
    SLICE_X62Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.662     9.859    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X62Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.043ns  (logic 2.084ns (15.978%)  route 10.959ns (84.022%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.864ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.718    16.496    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124    16.620 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[25]_i_1__72/O
                         net (fo=1, routed)           0.000    16.620    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[25]
    SLICE_X62Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.667     9.864    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X62Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.029ns  (logic 2.084ns (15.995%)  route 10.945ns (84.005%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.704    16.482    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124    16.606 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[11]_i_1__86/O
                         net (fo=1, routed)           0.000    16.606    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[11]
    SLICE_X63Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.666     9.863    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X63Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.028ns  (logic 2.084ns (15.997%)  route 10.944ns (84.003%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.703    16.481    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.124    16.605 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__77/O
                         net (fo=1, routed)           0.000    16.605    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X65Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.668     9.865    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X65Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.023ns  (logic 2.084ns (16.003%)  route 10.939ns (83.997%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.698    16.476    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.124    16.600 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[27]_i_1__69/O
                         net (fo=1, routed)           0.000    16.600    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[27]
    SLICE_X65Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.668     9.865    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X65Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.018ns  (logic 2.084ns (16.008%)  route 10.934ns (83.992%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        6.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.694    16.471    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X65Y34         LUT5 (Prop_lut5_I1_O)        0.124    16.595 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__78/O
                         net (fo=1, routed)           0.000    16.595    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X65Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.668     9.865    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X65Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.003ns  (logic 2.084ns (16.027%)  route 10.919ns (83.973%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.679    16.456    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.580 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[15]_i_1__81/O
                         net (fo=1, routed)           0.000    16.580    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[15]
    SLICE_X63Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.663     9.860    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X63Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.002ns  (logic 2.084ns (16.028%)  route 10.918ns (83.972%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.678    16.455    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    16.579 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[9]_i_1__90/O
                         net (fo=1, routed)           0.000    16.579    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[9]
    SLICE_X63Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.663     9.860    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X63Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.983ns  (logic 2.084ns (16.052%)  route 10.899ns (83.948%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.658    16.436    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I1_O)        0.124    16.560 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[29]_i_1__71/O
                         net (fo=1, routed)           0.000    16.560    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[29]
    SLICE_X67Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.668     9.865    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X67Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.945ns  (logic 2.084ns (16.099%)  route 10.861ns (83.901%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        6.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.577    tap/dtmcs_tck
    SLICE_X42Y25         FDRE                                         r  tap/dtmcs_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     4.095 r  tap/dtmcs_r_reg[38]/Q
                         net (fo=9, routed)           1.211     5.306    tap/dmi_reg_addr[4]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.430 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           0.622     6.052    tap/dout[30]_i_6__6_n_0
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.149     6.201 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.291     7.492    tap/dtmcs_r_reg[34]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.325     7.817 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.574     9.391    tap/dtmcs_r_reg[34]_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.348     9.739 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.589    10.328    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.452 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           1.083    11.536    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           1.110    12.769    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.760    13.654    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.621    16.398    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.124    16.522 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[21]_i_1__79/O
                         net (fo=1, routed)           0.000    16.522    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[21]
    SLICE_X62Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.662     9.859    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X62Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.618     1.286    tap/dtmcs_tck
    SLICE_X52Y28         FDRE                                         r  tap/dtmcs_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.141     1.427 r  tap/dtmcs_r_reg[19]/Q
                         net (fo=7, routed)           0.065     1.492    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[17]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.537 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[17]_i_1__82/O
                         net (fo=1, routed)           0.000     1.537    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[17]
    SLICE_X53Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.890     4.151    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.619     1.287    tap/dtmcs_tck
    SLICE_X57Y28         FDRE                                         r  tap/dtmcs_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.428 r  tap/dtmcs_r_reg[20]/Q
                         net (fo=7, routed)           0.099     1.527    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[18]
    SLICE_X56Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.572 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_1__79/O
                         net (fo=1, routed)           0.000     1.572    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[18]
    SLICE_X56Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.891     4.152    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X56Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.348%)  route 0.151ns (51.652%))
  Logic Levels:           0  
  Clock Path Skew:        2.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.622     1.290    tap/dtmcs_tck
    SLICE_X57Y31         FDRE                                         r  tap/dtmcs_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  tap/dtmcs_r_reg[26]/Q
                         net (fo=7, routed)           0.151     1.582    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_11[5]
    SLICE_X53Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.893     4.154    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.719%)  route 0.148ns (44.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.617     1.285    tap/dtmcs_tck
    SLICE_X49Y25         FDRE                                         r  tap/dtmcs_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.426 r  tap/dtmcs_r_reg[8]/Q
                         net (fo=6, routed)           0.148     1.574    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[6]
    SLICE_X45Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.619 r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_1__99/O
                         net (fo=1, routed)           0.000     1.619    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[6]
    SLICE_X45Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.891     4.152    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X45Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.147%)  route 0.194ns (57.853%))
  Logic Levels:           0  
  Clock Path Skew:        2.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.622     1.290    tap/dtmcs_tck
    SLICE_X57Y31         FDRE                                         r  tap/dtmcs_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  tap/dtmcs_r_reg[32]/Q
                         net (fo=8, routed)           0.194     1.624    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_11[11]
    SLICE_X53Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.893     4.154    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.562%)  route 0.161ns (46.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.618     1.286    tap/dtmcs_tck
    SLICE_X52Y28         FDRE                                         r  tap/dtmcs_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.141     1.427 r  tap/dtmcs_r_reg[18]/Q
                         net (fo=7, routed)           0.161     1.588    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[16]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.633 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[16]_i_1__85/O
                         net (fo=1, routed)           0.000     1.633    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[16]
    SLICE_X53Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.890     4.151    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.332%)  route 0.169ns (47.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.617     1.285    tap/dtmcs_tck
    SLICE_X49Y25         FDRE                                         r  tap/dtmcs_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.426 r  tap/dtmcs_r_reg[8]/Q
                         net (fo=6, routed)           0.169     1.595    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[6]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.640 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_1__96/O
                         net (fo=1, routed)           0.000     1.640    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[6]
    SLICE_X51Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.887     4.148    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X51Y25         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.618     1.286    tap/dtmcs_tck
    SLICE_X52Y28         FDRE                                         r  tap/dtmcs_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.141     1.427 r  tap/dtmcs_r_reg[17]/Q
                         net (fo=7, routed)           0.179     1.605    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[15]
    SLICE_X53Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.650 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[15]_i_1__83/O
                         net (fo=1, routed)           0.000     1.650    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[15]
    SLICE_X53Y26         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.887     4.148    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y26         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.504%)  route 0.175ns (48.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.622     1.290    tap/dtmcs_tck
    SLICE_X57Y31         FDRE                                         r  tap/dtmcs_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.431 r  tap/dtmcs_r_reg[33]/Q
                         net (fo=9, routed)           0.175     1.606    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[31]
    SLICE_X54Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.651 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__79/O
                         net (fo=1, routed)           0.000     1.651    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X54Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.892     4.153    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.541%)  route 0.225ns (61.459%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.619     1.287    tap/dtmcs_tck
    SLICE_X57Y28         FDRE                                         r  tap/dtmcs_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.428 r  tap/dtmcs_r_reg[21]/Q
                         net (fo=7, routed)           0.225     1.653    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_11[1]
    SLICE_X50Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.891     4.152    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 0.124ns (2.959%)  route 4.066ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.963     2.963    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.124     3.087 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           1.103     4.190    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y76         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595     5.996    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 0.124ns (2.959%)  route 4.066ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.963     2.963    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.124     3.087 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           1.103     4.190    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y76         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595     5.996    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.045ns (2.608%)  route 1.680ns (97.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.258     1.258    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.422     1.725    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y76         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.045ns (2.608%)  route 1.680ns (97.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.258     1.258    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.422     1.725    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y76         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X84Y76         FDPE                                         r  ddr2/ldc/FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.124ns (2.829%)  route 4.259ns (97.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.963     2.963    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.124     3.087 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           1.296     4.383    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X81Y69         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.592     5.993    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.124ns (2.829%)  route 4.259ns (97.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.963     2.963    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.124     3.087 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           1.296     4.383    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X81Y69         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.592     5.993    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.045ns (2.390%)  route 1.838ns (97.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.258     1.258    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.580     1.883    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X81Y69         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.864     2.424    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.045ns (2.390%)  route 1.838ns (97.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.258     1.258    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X86Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.303 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.580     1.883    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X81Y69         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.864     2.424    ddr2/ldc/BUFG_1_0
    SLICE_X81Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.854     6.487    ddr2/ldc/BUFG_1_0
    SLICE_X81Y9          FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     6.943 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.190     7.133    ddr2/ldc/regs0
    SLICE_X81Y9          FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.725     6.125    ddr2/ldc/BUFG_1_0
    SLICE_X81Y9          FDRE                                         r  ddr2/ldc/regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.654     1.934    ddr2/ldc/BUFG_1_0
    SLICE_X81Y9          FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.141     2.075 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.056     2.131    ddr2/ldc/regs0
    SLICE_X81Y9          FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.930     2.490    ddr2/ldc/BUFG_1_0
    SLICE_X81Y9          FDRE                                         r  ddr2/ldc/regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/uart16550_0/regs/transmitter/stx_o_tmp_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.441ns  (logic 4.135ns (30.765%)  route 9.306ns (69.235%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.817    10.479    swervolf/uart16550_0/regs/transmitter/clk_core_BUFG
    SLICE_X27Y1          FDPE                                         r  swervolf/uart16550_0/regs/transmitter/stx_o_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDPE (Prop_fdpe_C_Q)         0.456    10.935 r  swervolf/uart16550_0/regs/transmitter/stx_o_tmp_reg/Q
                         net (fo=8, routed)           1.193    12.128    swervolf/uart16550_0/regs/transmitter/stx_o_tmp_reg_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I2_O)        0.124    12.252 r  swervolf/uart16550_0/regs/transmitter/o_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.113    20.365    o_uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    23.920 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    23.920    o_uart_tx
    D4                                                                r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.041ns  (logic 4.878ns (37.407%)  route 8.163ns (62.593%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.710    12.621    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.745 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    12.745    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.962 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.058    14.020    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.328    14.348 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.395    19.742    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.753    23.495 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    23.495    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.670ns  (logic 4.867ns (38.416%)  route 7.803ns (61.584%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.710    12.621    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.745 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    12.745    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.962 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.260    14.222    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.325    14.547 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.833    19.379    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    23.125 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    23.125    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.411ns  (logic 4.589ns (36.975%)  route 7.822ns (63.025%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.710    12.621    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.745 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    12.745    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.962 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.058    14.020    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X57Y33         LUT4 (Prop_lut4_I2_O)        0.299    14.319 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.054    19.373    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.866 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    22.866    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.080ns  (logic 4.858ns (40.212%)  route 7.222ns (59.788%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.710    12.621    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.745 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    12.745    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.962 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.262    14.224    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.325    14.549 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.250    18.799    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.736    22.534 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    22.534    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 4.651ns (41.273%)  route 6.619ns (58.727%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.710    12.621    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.745 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    12.745    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.962 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.260    14.222    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.299    14.521 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.648    18.169    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.725 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    21.725    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.208ns  (logic 4.344ns (38.753%)  route 6.865ns (61.247%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/Q
                         net (fo=17, routed)          1.683    12.594    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.150    12.744 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.181    17.925    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    21.663 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.663    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.189ns  (logic 4.673ns (41.764%)  route 6.516ns (58.236%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.710    12.621    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.745 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    12.745    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.962 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.262    14.224    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.299    14.523 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.544    18.067    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.644 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    21.644    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.087ns  (logic 4.657ns (42.002%)  route 6.430ns (57.998%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/Q
                         net (fo=17, routed)          1.585    12.495    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.619 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000    12.619    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9_n_0
    SLICE_X61Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    12.836 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.055    13.891    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.299    14.190 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.791    17.981    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    21.541 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    21.541    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.019ns  (logic 4.362ns (39.588%)  route 6.657ns (60.412%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.793    10.455    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X49Y30         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456    10.911 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/Q
                         net (fo=17, routed)          1.307    12.218    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.152    12.370 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.349    17.719    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    21.473 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.473    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.303ns (70.741%)  route 0.539ns (29.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.599     3.246    swervolf/gpio_module/clk_core_BUFG
    SLICE_X79Y50         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y50         FDCE (Prop_fdce_C_Q)         0.141     3.387 r  swervolf/gpio_module/ext_pad_o_reg[24]/Q
                         net (fo=1, routed)           0.539     3.926    i_sw_IOBUF[8]_inst/I
    T8                   OBUFT (Prop_obuft_I_O)       1.162     5.088 r  i_sw_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.088    i_sw[8]
    T8                                                                r  i_sw[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 0.958ns (49.393%)  route 0.982ns (50.607%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.651     3.299    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y40         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDPE (Prop_fdpe_C_Q)         0.141     3.440 f  swervolf/gpio_module/rgpio_oe_reg[25]/Q
                         net (fo=2, routed)           0.982     4.422    i_sw_IOBUF[9]_inst/T
    U8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.817     5.239 r  i_sw_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.239    i_sw[9]
    U8                                                                r  i_sw[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Enables_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.461ns (55.032%)  route 1.194ns (44.968%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.627     3.275    swervolf/syscon/clk_core_BUFG
    SLICE_X37Y30         FDRE                                         r  swervolf/syscon/Enables_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     3.416 r  swervolf/syscon/Enables_Reg_reg[2]/Q
                         net (fo=1, routed)           0.156     3.572    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Q[2]
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.045     3.617 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.038     4.655    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     5.929 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.929    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 0.965ns (35.586%)  route 1.747ns (64.414%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.631     3.279    swervolf/gpio_module/clk_core_BUFG
    SLICE_X71Y40         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDPE (Prop_fdpe_C_Q)         0.141     3.420 r  swervolf/gpio_module/rgpio_oe_reg[27]/Q
                         net (fo=2, routed)           1.747     5.167    i_sw_IOBUF[11]_inst/T
    T13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.991 r  i_sw_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.991    i_sw[11]
    T13                                                               r  i_sw[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 0.965ns (35.265%)  route 1.771ns (64.735%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.631     3.279    swervolf/gpio_module/clk_core_BUFG
    SLICE_X71Y40         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDPE (Prop_fdpe_C_Q)         0.141     3.420 r  swervolf/gpio_module/rgpio_oe_reg[31]/Q
                         net (fo=2, routed)           1.771     5.191    i_sw_IOBUF[15]_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.015 r  i_sw_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.015    i_sw[15]
    V10                                                               r  i_sw[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 0.965ns (35.061%)  route 1.787ns (64.939%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.631     3.279    swervolf/gpio_module/clk_core_BUFG
    SLICE_X71Y40         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDPE (Prop_fdpe_C_Q)         0.141     3.420 r  swervolf/gpio_module/rgpio_oe_reg[29]/Q
                         net (fo=2, routed)           1.787     5.207    i_sw_IOBUF[13]_inst/T
    U12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.031 r  i_sw_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.031    i_sw[13]
    U12                                                               r  i_sw[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Enables_Reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.507ns (54.313%)  route 1.268ns (45.687%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.626     3.274    swervolf/syscon/clk_core_BUFG
    SLICE_X37Y29         FDRE                                         r  swervolf/syscon/Enables_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     3.415 r  swervolf/syscon/Enables_Reg_reg[7]/Q
                         net (fo=1, routed)           0.191     3.606    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Q[7]
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.045     3.651 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.077     4.728    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     6.049 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.049    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 0.965ns (34.950%)  route 1.796ns (65.050%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.651     3.299    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y40         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDPE (Prop_fdpe_C_Q)         0.141     3.440 r  swervolf/gpio_module/rgpio_oe_reg[28]/Q
                         net (fo=2, routed)           1.796     5.236    i_sw_IOBUF[12]_inst/T
    H6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.060 r  i_sw_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.060    i_sw[12]
    H6                                                                r  i_sw[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 0.965ns (33.613%)  route 1.906ns (66.387%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.596     3.243    swervolf/gpio_module/clk_core_BUFG
    SLICE_X75Y50         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDPE (Prop_fdpe_C_Q)         0.141     3.384 r  swervolf/gpio_module/rgpio_oe_reg[22]/Q
                         net (fo=2, routed)           1.906     5.290    i_sw_IOBUF[6]_inst/T
    U18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.114 r  i_sw_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.114    i_sw[6]
    U18                                                               r  i_sw[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 0.965ns (33.844%)  route 1.886ns (66.156%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.631     3.279    swervolf/gpio_module/clk_core_BUFG
    SLICE_X71Y40         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDPE (Prop_fdpe_C_Q)         0.141     3.420 r  swervolf/gpio_module/rgpio_oe_reg[30]/Q
                         net (fo=2, routed)           1.886     5.306    i_sw_IOBUF[14]_inst/T
    U11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.130 r  i_sw_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.130    i_sw[14]
    U11                                                               r  i_sw[14] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 3.991ns (61.249%)  route 2.525ns (38.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.695    -2.327    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y128         FDRE                                         r  swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456    -1.871 r  swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           2.525     0.654    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         3.535     4.190 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.190    o_led[1]
    K15                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/vert_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 4.009ns (65.317%)  route 2.129ns (34.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.695    -2.327    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y128         FDRE                                         r  swervolf/vga/vga_dtg/vert_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456    -1.871 r  swervolf/vga/vga_dtg/vert_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           2.129     0.258    lopt_4
    J13                  OBUF (Prop_obuf_I_O)         3.553     3.810 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.810    o_led[2]
    J13                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.021ns (67.773%)  route 1.912ns (32.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.702    -2.320    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y134         FDRE                                         r  swervolf/vga/vga_dtg/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456    -1.864 r  swervolf/vga/vga_dtg/vert_sync_reg/Q
                         net (fo=1, routed)           1.912     0.048    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     3.614 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.614    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/horiz_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.021ns (68.418%)  route 1.856ns (31.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.704    -2.318    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y136         FDRE                                         r  swervolf/vga/vga_dtg/horiz_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  swervolf/vga/vga_dtg/horiz_sync_reg/Q
                         net (fo=1, routed)           1.856    -0.006    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     3.559 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/horiz_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.406ns (77.173%)  route 0.416ns (22.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y136         FDRE                                         r  swervolf/vga/vga_dtg/horiz_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  swervolf/vga/vga_dtg/horiz_sync_reg/Q
                         net (fo=1, routed)           0.416    -0.263    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.002 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.002    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.407ns (76.005%)  route 0.444ns (23.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.594    -0.820    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y134         FDRE                                         r  swervolf/vga/vga_dtg/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  swervolf/vga/vga_dtg/vert_sync_reg/Q
                         net (fo=1, routed)           0.444    -0.235    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.031 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.031    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/vert_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.394ns (71.914%)  route 0.545ns (28.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.588    -0.826    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y128         FDRE                                         r  swervolf/vga/vga_dtg/vert_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  swervolf/vga/vga_dtg/vert_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.545    -0.140    lopt_4
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.113 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.113    o_led[2]
    J13                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.377ns (65.724%)  route 0.718ns (34.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.588    -0.826    swervolf/vga/vga_dtg/clk_out1
    SLICE_X0Y128         FDRE                                         r  swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  swervolf/vga/vga_dtg/horiz_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.718     0.033    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.269 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.269    o_led[1]
    K15                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     7.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.823 f  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     9.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.632 f  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.832    11.465    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    11.553 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    11.567    clk_gen/clkfb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.629     1.909    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.964    clk_gen/clkfb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                   IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480    20.480    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    17.317 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    17.861    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    17.890 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    18.713    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.220ns  (logic 0.096ns (2.982%)  route 3.124ns (97.018%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     5.235    ddr2/ldc/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.323 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     7.036    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     7.132 f  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.410     8.543    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.046ns  (logic 0.026ns (2.484%)  route 1.021ns (97.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.507     1.786    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 3.921ns (57.464%)  route 2.902ns (42.536%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.901     9.710    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.812 r  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    10.813    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.176 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    13.176    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 3.921ns (58.748%)  route 2.753ns (41.252%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.752     9.561    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.663 r  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    10.664    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.027 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000    13.027    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 3.921ns (60.119%)  route 2.601ns (39.881%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.600     9.409    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.511 r  ddr2/ldc/OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    10.512    ddr2/ldc/IOBUF_9/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.875 r  ddr2/ldc/IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    12.875    ddram_dq[9]
    U3                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 3.921ns (62.950%)  route 2.308ns (37.050%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.307     9.115    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.217 r  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    10.218    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.581 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    12.581    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 3.921ns (64.502%)  route 2.158ns (35.498%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.157     8.966    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    10.068 r  ddr2/ldc/OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    10.069    ddr2/ldc/IOBUF_12/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.432 r  ddr2/ldc/IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    12.432    ddram_dq[12]
    V4                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 3.921ns (66.160%)  route 2.006ns (33.840%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.005     8.813    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.915 r  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     9.916    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.279 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    12.279    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.921ns (66.297%)  route 1.993ns (33.703%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          1.992     8.801    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.903 r  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     9.904    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.267 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    12.267    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 4.059ns (69.587%)  route 1.774ns (30.413%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.419     6.772 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           1.773     8.545    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277     9.822 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     9.823    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    12.186 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    12.186    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 4.058ns (69.582%)  route 1.774ns (30.418%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.419     6.772 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           1.773     8.545    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277     9.822 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     9.823    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    12.185 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    12.185    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 3.921ns (67.905%)  route 1.853ns (32.095%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.720     6.353    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     6.809 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          1.852     8.661    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.763 r  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     9.764    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.127 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    12.127    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.729ns (61.231%)  route 0.462ns (38.769%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.461     2.480    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.830 f  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     2.831    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.238     3.069 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.069    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.723ns (60.419%)  route 0.474ns (39.581%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.473     2.492    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.842 f  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     2.843    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.075 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.075    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.227ns  (logic 0.726ns (59.200%)  route 0.501ns (40.799%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.500     2.519    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.869 f  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     2.870    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.235     3.105 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     3.105    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.268ns  (logic 0.765ns (60.299%)  route 0.503ns (39.701%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.128     2.006 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.502     2.509    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     2.913 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     2.914    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.233     3.146 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     3.146    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.270ns  (logic 0.766ns (60.359%)  route 0.503ns (39.641%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.128     2.006 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.502     2.509    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     2.913 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     2.914    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     3.148 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     3.148    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.723ns (56.541%)  route 0.556ns (43.459%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.555     2.574    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.924 f  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     2.925    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.157 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.157    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.723ns (56.196%)  route 0.564ns (43.804%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.563     2.582    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.932 f  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     2.933    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.165 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.165    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.298ns  (logic 0.705ns (54.329%)  route 0.593ns (45.671%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.592     2.611    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.961 f  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     2.962    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.214     3.176 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     3.176    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.714ns (53.992%)  route 0.609ns (46.008%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.608     2.627    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.977 f  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     2.978    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.223     3.201 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.201    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.330ns  (logic 0.708ns (53.241%)  route 0.622ns (46.759%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.599     1.878    ddr2/ldc/BUFG_1_0
    SLICE_X79Y58         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.141     2.019 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.621     2.640    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     2.990 f  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     2.991    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.217     3.208 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.208    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.738     6.370    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.922 r  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     6.923    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.286 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     9.286    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.737     6.369    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.921 r  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     6.922    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.285 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     9.285    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.736     6.368    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.920 r  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     6.921    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.284 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     9.284    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.736     6.368    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y55         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.920 r  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     6.921    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.284 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     9.284    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     6.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.919 r  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     6.920    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.283 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     9.283    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     6.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y60         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.919 r  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     6.920    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.283 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     9.283    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     6.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.919 r  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     6.920    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.283 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     9.283    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     6.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.919 r  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     6.920    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.283 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     9.283    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.732     6.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y85         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.916 r  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     6.917    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.280 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     9.280    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.731     6.363    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y84         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.915 r  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     6.916    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.279 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     9.279    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.406ns (99.754%)  route 0.001ns (0.246%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     1.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.069 f  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     2.070    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.214     2.284 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     2.284    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.591     1.870    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y75         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.062 f  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     2.063    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     2.288 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     2.288    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.600     1.879    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.071 f  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     2.072    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.217     2.289 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     2.289    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_43/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.592     1.871    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y77         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_43/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.063 f  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     2.064    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     2.289 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     2.289    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.422ns (99.763%)  route 0.001ns (0.237%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.591     1.870    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y76         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.062 f  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     2.063    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     2.293 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     2.293    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.415ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     1.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.069 f  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     2.070    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.223     2.294 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     2.294    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     1.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.069 f  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     2.070    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     2.302 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     2.302    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     1.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.069 f  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     2.070    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     2.303 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     2.303    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.599     1.878    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.070 f  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     2.071    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     2.303 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     2.303    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_38/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.431ns (99.768%)  route 0.001ns (0.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.593     1.872    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y80         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_38/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.064 f  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     2.065    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     2.304 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     2.304    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     3.985    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.073 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.713     5.786    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.882 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.736     7.618    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     8.170 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     8.171    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    10.534 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    10.534    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     3.985    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.073 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.713     5.786    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.882 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.736     7.618    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     8.170 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     8.171    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    10.533 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    10.533    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     3.985    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.073 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.713     5.786    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.882 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.729     7.611    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     8.163 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     8.164    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    10.527 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    10.527    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     3.985    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.073 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.713     5.786    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     5.882 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.729     7.611    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     8.163 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     8.164    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    10.526 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    10.526    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     1.940    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.990 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.514     2.504    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.530 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.595     3.124    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.316 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     3.317    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     3.551 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     3.551    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     1.940    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.990 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.514     2.504    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.530 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.595     3.124    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.316 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     3.317    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     3.551 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     3.551    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.425ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     1.940    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.990 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.514     2.504    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.530 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.598     3.127    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.319 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     3.320    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.233     3.553 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     3.553    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     1.940    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.990 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.514     2.504    ddr2/ldc/clkout3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.530 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.598     3.127    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.319 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     3.320    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     3.555 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     3.555    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  subfragments_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     7.735    ddr2/ldc/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay         15490 Endpoints
Min Delay         15490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        47.183ns  (logic 13.830ns (29.311%)  route 33.353ns (70.689%))
  Logic Levels:           49  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    40.986    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    41.993    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.543 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    42.543    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.866 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[1]
                         net (fo=6, routed)           1.158    44.024    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.306    44.330 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26/O
                         net (fo=1, routed)           0.000    44.330    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.880 f  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           0.644    45.524    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    45.648 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__594/O
                         net (fo=2, routed)           0.862    46.510    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/sel_red1_3
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124    46.634 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106/O
                         net (fo=1, routed)           0.425    47.059    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.124    47.183 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__588/O
                         net (fo=1, routed)           0.000    47.183    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X2Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768     9.965    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X2Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.332ns  (logic 13.263ns (28.626%)  route 33.069ns (71.374%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    40.986    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    41.993    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596    42.589 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/O[2]
                         net (fo=47, routed)          1.466    44.055    swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/O[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.301    44.356 r  swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_10__22/O
                         net (fo=1, routed)           0.000    44.356    swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_10__22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.869 r  swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           0.754    45.622    swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X1Y4           LUT6 (Prop_lut6_I5_O)        0.124    45.746 r  swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__589/O
                         net (fo=2, routed)           0.586    46.332    swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred0/sel_red0_0
    SLICE_X0Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768     9.965    swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred0/clk_core_BUFG
    SLICE_X0Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred0/dout_reg[0]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.292ns  (logic 13.582ns (29.340%)  route 32.710ns (70.660%))
  Logic Levels:           47  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    40.986    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    41.993    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.543 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    42.543    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.866 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[1]
                         net (fo=6, routed)           1.158    44.024    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.306    44.330 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26/O
                         net (fo=1, routed)           0.000    44.330    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.880 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           0.824    45.704    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.124    45.828 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__590/O
                         net (fo=2, routed)           0.464    46.292    swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/sel_red1_0
    SLICE_X2Y3           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768     9.965    swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/clk_core_BUFG
    SLICE_X2Y3           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.269ns  (logic 13.582ns (29.355%)  route 32.687ns (70.645%))
  Logic Levels:           47  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    40.986    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    41.993    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.543 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    42.543    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.866 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[1]
                         net (fo=6, routed)           1.158    44.024    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.306    44.330 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26/O
                         net (fo=1, routed)           0.000    44.330    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.880 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           0.644    45.524    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    45.648 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__594/O
                         net (fo=2, routed)           0.620    46.269    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/sel_red1_3
    SLICE_X2Y3           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768     9.965    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/clk_core_BUFG
    SLICE_X2Y3           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.163ns  (logic 13.263ns (28.731%)  route 32.900ns (71.269%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.805    40.986    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X25Y13         LUT6 (Prop_lut6_I1_O)        0.124    41.110 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__35/O
                         net (fo=3, routed)           0.883    41.993    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[0]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596    42.589 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/O[2]
                         net (fo=47, routed)          1.466    44.055    swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/O[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.301    44.356 r  swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_10__22/O
                         net (fo=1, routed)           0.000    44.356    swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_10__22_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.869 r  swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout_reg[0]_i_4__4/CO[3]
                         net (fo=4, routed)           0.642    45.510    swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/sel_red0_32
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  swervolf/rvtop/mem/iccm.iccm/r0_address/genblock.dffs/dout[0]_i_1__591/O
                         net (fo=2, routed)           0.528    46.163    swervolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/sel_red0_1
    SLICE_X0Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.768     9.965    swervolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/clk_core_BUFG
    SLICE_X0Y4           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/mem_bank[1].selred0/dout_reg[0]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.099ns  (logic 12.860ns (27.897%)  route 33.239ns (72.103%))
  Logic Levels:           46  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    41.389    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    41.513 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.266    42.779    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    42.903 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0/O
                         net (fo=1, routed)           0.000    42.903    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    43.473 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.484    43.957    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.313    44.270 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.586    44.856    swervolf/rvtop/mem/dout_reg[0]_10
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.124    44.980 r  swervolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.118    46.099    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X9Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.687     9.884    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X9Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[13]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.099ns  (logic 12.860ns (27.897%)  route 33.239ns (72.103%))
  Logic Levels:           46  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    41.389    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    41.513 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.266    42.779    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    42.903 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0/O
                         net (fo=1, routed)           0.000    42.903    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    43.473 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.484    43.957    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.313    44.270 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.586    44.856    swervolf/rvtop/mem/dout_reg[0]_10
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.124    44.980 r  swervolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.118    46.099    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X9Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.687     9.884    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X9Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[17]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.096ns  (logic 12.860ns (27.898%)  route 33.236ns (72.102%))
  Logic Levels:           46  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    41.389    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    41.513 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.266    42.779    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    42.903 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0/O
                         net (fo=1, routed)           0.000    42.903    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    43.473 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.484    43.957    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.313    44.270 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.586    44.856    swervolf/rvtop/mem/dout_reg[0]_10
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.124    44.980 r  swervolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.116    46.096    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X10Y9          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.688     9.885    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X10Y9          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[7]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.075ns  (logic 12.860ns (27.911%)  route 33.215ns (72.089%))
  Logic Levels:           46  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    41.389    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    41.513 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.266    42.779    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124    42.903 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0/O
                         net (fo=1, routed)           0.000    42.903    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_6__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    43.473 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.484    43.957    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.313    44.270 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.586    44.856    swervolf/rvtop/mem/dout_reg[0]_10
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.124    44.980 r  swervolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.095    46.075    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X12Y5          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.689     9.886    swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X12Y5          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[2]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        46.063ns  (logic 12.886ns (27.975%)  route 33.177ns (72.025%))
  Logic Levels:           46  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y42          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[0]
                         net (fo=2, routed)           1.228     4.869    swervolf/rvtop/veer/exu/i_mul/p_1_in[17]
    SLICE_X58Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.993 r  swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3/O
                         net (fo=1, routed)           0.000     4.993    swervolf/rvtop/veer/exu/i_mul/dout[19]_i_13__3_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.526 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.526    swervolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.643 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.643    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.760 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.760    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.877 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.877    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.200 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/O[1]
                         net (fo=1, routed)           0.445     6.645    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/O[1]
    SLICE_X57Y104        LUT5 (Prop_lut5_I0_O)        0.306     6.951 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[1]_i_4__11/O
                         net (fo=2, routed)           3.389    10.340    swervolf/rvtop/veer/exu/i_mul_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.464 r  swervolf/rvtop/veer/exu/dout[1]_i_2__0__0/O
                         net (fo=3, routed)           0.664    11.128    swervolf/rvtop/veer/exu/dout_reg[31]_0[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  swervolf/rvtop/veer/exu/dout[1]_i_1__1__0/O
                         net (fo=26, routed)          2.134    13.386    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[1]
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.152    13.538 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2/O
                         net (fo=1, routed)           0.694    14.232    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_14__2_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.326    14.558 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_6__4/O
                         net (fo=2, routed)           0.489    15.048    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[4]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.574 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.574    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.688 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.688    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.802 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.802    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.916 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.916    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.030    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.144    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.478 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.034    17.511    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.303    17.814 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.814    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.384 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.592    18.977    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.313    19.290 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.735    20.025    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X49Y87         LUT5 (Prop_lut5_I2_O)        0.118    20.143 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.096    22.239    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.326    22.565 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.470    23.035    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.124    23.159 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.451    23.609    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    23.733 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.931    24.664    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_2
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.119    24.783 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[5].byp_data_valid_ff/i___124_i_6/O
                         net (fo=1, routed)           0.803    25.586    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.918 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.621    26.539    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.663 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.600    27.262    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X57Y56         LUT6 (Prop_lut6_I4_O)        0.124    27.386 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.486    27.872    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    27.996 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.215    29.211    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X72Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.335 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.514    29.849    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X72Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.973 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.257    31.230    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X63Y57         LUT3 (Prop_lut3_I2_O)        0.153    31.383 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.428    31.811    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.327    32.138 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           1.072    33.210    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.124    33.334 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.881    35.215    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.124    35.339 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.446    35.785    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.909 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.489    37.398    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    37.522 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.945    38.467    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124    38.591 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.466    39.057    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124    39.181 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          2.208    41.389    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X15Y6          LUT5 (Prop_lut5_I1_O)        0.124    41.513 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[6]_i_1__2/O
                         net (fo=11, routed)          1.204    42.716    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    42.840 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1/O
                         net (fo=1, routed)           0.000    42.840    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_4__1_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    43.410 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_2__1/CO[2]
                         net (fo=1, routed)           0.453    43.863    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data1_en3
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.313    44.176 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___23_i_1__1/O
                         net (fo=1, routed)           0.680    44.856    swervolf/rvtop/mem/dout_reg[0]_11
    SLICE_X2Y4           LUT3 (Prop_lut3_I2_O)        0.150    45.006 r  swervolf/rvtop/mem/i___23/O
                         net (fo=39, routed)          1.057    46.063    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[0]_0
    SLICE_X8Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.705     6.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918     8.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.197 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       1.687     9.884    swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/clk_core_BUFG
    SLICE_X8Y9           FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/r1_data/genblock.dffs/dout_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            clk_gen/locked_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.000ns (0.000%)  route 0.837ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clk_gen/PLLE2_BASE_inst/LOCKED
                         net (fo=1, routed)           0.837     0.837    clk_gen/locked
    SLICE_X0Y13          FDRE                                         r  clk_gen/locked_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.940     4.201    clk_gen/clk_core_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_gen/locked_r_reg/C

Slack:                    inf
  Source:                 i_sw[8]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.211ns (18.755%)  route 0.913ns (81.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_sw[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[8]_inst/IO
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  i_sw_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           0.913     1.124    swervolf/gpio_module/ext_pad_i[8]
    SLICE_X67Y42         FDCE                                         r  swervolf/gpio_module/sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.907     4.168    swervolf/gpio_module/clk_core_BUFG
    SLICE_X67Y42         FDCE                                         r  swervolf/gpio_module/sync_reg[24]/C

Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.196ns (17.388%)  route 0.930ns (82.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_sw[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[9]_inst/IO
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  i_sw_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           0.930     1.126    swervolf/gpio_module/ext_pad_i[9]
    SLICE_X69Y39         FDCE                                         r  swervolf/gpio_module/sync_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.906     4.167    swervolf/gpio_module/clk_core_BUFG
    SLICE_X69Y39         FDCE                                         r  swervolf/gpio_module/sync_reg[25]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.270ns (18.965%)  route 1.152ns (81.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_sw[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[11]_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_sw_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           1.152     1.422    swervolf/gpio_module/ext_pad_i[11]
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.903     4.164    swervolf/gpio_module/clk_core_BUFG
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[27]/C

Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.292ns (19.757%)  route 1.184ns (80.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_sw[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[15]_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  i_sw_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           1.184     1.476    swervolf/gpio_module/ext_pad_i[15]
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.903     4.164    swervolf/gpio_module/clk_core_BUFG
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[31]/C

Slack:                    inf
  Source:                 i_sw[10]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.250ns (16.526%)  route 1.262ns (83.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_sw[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[10]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_sw_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           1.262     1.512    swervolf/gpio_module/ext_pad_i[10]
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.903     4.164    swervolf/gpio_module/clk_core_BUFG
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[26]/C

Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.291ns (19.066%)  route 1.234ns (80.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  i_sw[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[13]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  i_sw_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           1.234     1.525    swervolf/gpio_module/ext_pad_i[13]
    SLICE_X55Y40         FDCE                                         r  swervolf/gpio_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.901     4.162    swervolf/gpio_module/clk_core_BUFG
    SLICE_X55Y40         FDCE                                         r  swervolf/gpio_module/sync_reg[29]/C

Slack:                    inf
  Source:                 i_sw[14]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.277ns (17.962%)  route 1.267ns (82.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_sw[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[14]_inst/IO
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_sw_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           1.267     1.545    swervolf/gpio_module/ext_pad_i[14]
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.903     4.164    swervolf/gpio_module/clk_core_BUFG
    SLICE_X56Y46         FDCE                                         r  swervolf/gpio_module/sync_reg[30]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.235ns (15.103%)  route 1.319ns (84.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  i_sw[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[12]_inst/IO
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_sw_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           1.319     1.553    swervolf/gpio_module/ext_pad_i[12]
    SLICE_X66Y42         FDCE                                         r  swervolf/gpio_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.907     4.168    swervolf/gpio_module/clk_core_BUFG
    SLICE_X66Y42         FDCE                                         r  swervolf/gpio_module/sync_reg[28]/C

Slack:                    inf
  Source:                 i_sw[5]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.265ns (13.876%)  route 1.645ns (86.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_sw[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[5]_inst/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_sw_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           1.645     1.910    swervolf/gpio_module/ext_pad_i[5]
    SLICE_X58Y41         FDCE                                         r  swervolf/gpio_module/sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=12934, routed)       0.904     4.165    swervolf/gpio_module/clk_core_BUFG
    SLICE_X58Y41         FDCE                                         r  swervolf/gpio_module/sync_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.490ns (28.009%)  route 3.829ns (71.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           3.829     5.319    ddr2/serial_rx
    SLICE_X81Y9          FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        1.725     6.125    ddr2/user_clk
    SLICE_X81Y9          FDRE                                         r  ddr2/serial_rx_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.257ns (14.477%)  route 1.521ns (85.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           1.521     1.778    ddr2/serial_rx
    SLICE_X81Y9          FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3126, routed)        0.930     2.490    ddr2/user_clk
    SLICE_X81Y9          FDRE                                         r  ddr2/serial_rx_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 8.480 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_12/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  ddr2/ldc/IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.929    ddr2/ldc/a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  ddr2/ldc/IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.744    ddr2/ldc/a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.580     8.480    ddr2/ldc/CLKB0
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 8.486 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_11/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  ddr2/ldc/IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.928    ddr2/ldc/a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  ddr2/ldc/IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.743    ddr2/ldc/a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.586     8.486    ddr2/ldc/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 8.486 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_9/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  ddr2/ldc/IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.923    ddr2/ldc/a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  ddr2/ldc/IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.738    ddr2/ldc/a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.586     8.486    ddr2/ldc/CLKB0
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 8.487 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_14/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  ddr2/ldc/IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.921    ddr2/ldc/a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  ddr2/ldc/IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.736    ddr2/ldc/a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587     8.487    ddr2/ldc/CLKB0
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 8.480 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_10/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  ddr2/ldc/IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.918    ddr2/ldc/a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  ddr2/ldc/IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.733    ddr2/ldc/a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.580     8.480    ddr2/ldc/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 1.732ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 8.490 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_4/IO
    V7                   IBUF (Prop_ibuf_I_O)         0.917     0.917 r  ddr2/ldc/IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.917    ddr2/ldc/a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.732 r  ddr2/ldc/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     1.732    ddr2/ldc/a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.590     8.490    ddr2/ldc/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.729ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 8.490 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.914    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.729 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     1.729    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.590     8.490    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 8.490 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.590     8.490    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 8.491 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.591     8.491    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 8.490 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     5.092    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.175 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.634     6.809    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.900 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.590     8.490    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.601ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 4.933 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_7/IO
    R5                   IBUF (Prop_ibuf_I_O)         0.358     0.358 r  ddr2/ldc/IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.358    ddr2/ldc/a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.601 r  ddr2/ldc/IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.601    ddr2/ldc/a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     4.933    ddr2/ldc/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 4.935 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_2/IO
    R8                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  ddr2/ldc/IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.361    ddr2/ldc/a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.604 r  ddr2/ldc/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.604    ddr2/ldc/a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.875     4.935    ddr2/ldc/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 4.933 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_5/IO
    R6                   IBUF (Prop_ibuf_I_O)         0.367     0.367 r  ddr2/ldc/IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.367    ddr2/ldc/a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.610 r  ddr2/ldc/IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.610    ddr2/ldc/a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     4.933    ddr2/ldc/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.924 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_13/IO
    T4                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  ddr2/ldc/IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.368    ddr2/ldc/a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  ddr2/ldc/IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.611    ddr2/ldc/a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.864     4.924    ddr2/ldc/CLKB0
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 4.925 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_15/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  ddr2/ldc/IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.369    ddr2/ldc/a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  ddr2/ldc/IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.612    ddr2/ldc/a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.865     4.925    ddr2/ldc/CLKB0
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.924 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_8/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.373     0.373 r  ddr2/ldc/IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.373    ddr2/ldc/a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.616 r  ddr2/ldc/IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     0.616    ddr2/ldc/a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.864     4.924    ddr2/ldc/CLKB0
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.618ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 4.933 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.375    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.618 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.618    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     4.933    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 4.934 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.874     4.934    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 4.933 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     4.933    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.622ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 4.933 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.379     0.379 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.379    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.622 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.622    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     3.419    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.472 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     4.031    ddr2/ldc/clkout2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.060 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     4.933    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 1.631ns (30.286%)  route 3.754ns (69.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.754     5.261    ddr2/ldc/rstn_IBUF
    SLICE_X88Y142        LUT1 (Prop_lut1_I0_O)        0.124     5.385 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     5.385    ddr2/ldc/reset
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.193     2.605    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.320ns (15.908%)  route 1.689ns (84.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.689     1.964    ddr2/ldc/rstn_IBUF
    SLICE_X88Y142        LUT1 (Prop_lut1_I0_O)        0.045     2.009 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     2.009    ddr2/ldc/reset
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.692     1.130    ddr2/ldc/clk
    SLICE_X88Y142        FDRE                                         r  ddr2/ldc/FD/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[8]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.153ns (3.848%)  route 3.823ns (96.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.665     3.976    tap/dmi_0
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580     3.246    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[9]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.867ns  (logic 0.153ns (3.957%)  route 3.714ns (96.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.555     3.867    tap/dmi_0
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583     3.249    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.867ns  (logic 0.153ns (3.957%)  route 3.714ns (96.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           2.158     2.158    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.153     2.311 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.555     3.867    tap/dmi_0
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575     1.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583     3.249    tap/dmi_tck
    SLICE_X7Y116         FDRE                                         r  tap/dmi_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.000ns (0.000%)  route 0.911ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           0.911     0.911    tap/dmi_tdi
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.720    tap/dmi_tck
    SLICE_X6Y116         FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.045ns (3.465%)  route 1.254ns (96.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.854     0.854    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.045     0.899 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.400     1.299    tap/dmi[6]_i_1_n_0
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.045ns (3.465%)  route 1.254ns (96.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.854     0.854    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.045     0.899 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.400     1.299    tap/dmi[6]_i_1_n_0
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.045ns (3.465%)  route 1.254ns (96.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.854     0.854    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.045     0.899 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.400     1.299    tap/dmi[6]_i_1_n_0
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.045ns (3.465%)  route 1.254ns (96.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.854     0.854    tap/dmi_capture
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.045     0.899 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.400     1.299    tap/dmi[6]_i_1_n_0
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.721    tap/dmi_tck
    SLICE_X6Y115         FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.045ns (3.335%)  route 1.304ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.898     0.898    tap/dmi_sel
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.349    tap/dmi[31]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.045ns (3.335%)  route 1.304ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.898     0.898    tap/dmi_sel
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.349    tap/dmi[31]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.045ns (3.335%)  route 1.304ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.898     0.898    tap/dmi_sel
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.349    tap/dmi[31]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[14]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.045ns (3.335%)  route 1.304ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.898     0.898    tap/dmi_sel
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.349    tap/dmi[31]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[15]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.045ns (3.335%)  route 1.304ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.898     0.898    tap/dmi_sel
    SLICE_X6Y99          LUT3 (Prop_lut3_I2_O)        0.045     0.943 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.349    tap/dmi[31]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.718    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[27]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[28]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[29]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[30]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[32]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.152ns (2.885%)  route 5.117ns (97.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.800     5.269    tap/dtmcs_2
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.659     3.202    tap/dtmcs_tck
    SLICE_X57Y32         FDRE                                         r  tap/dtmcs_reg[33]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 0.152ns (2.980%)  route 4.948ns (97.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.316     3.316    tap/dtmcs_capture
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.152     3.468 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.632     5.100    tap/dtmcs_2
    SLICE_X52Y30         FDRE                                         r  tap/dtmcs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.655     3.198    tap/dtmcs_tck
    SLICE_X52Y30         FDRE                                         r  tap/dtmcs_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 0.124ns (2.470%)  route 4.895ns (97.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           2.844     2.844    tap/dtmcs_update
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.968 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.052     5.019    tap/dtmcs_r1
    SLICE_X49Y25         FDRE                                         r  tap/dtmcs_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452     1.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.658     3.201    tap/dtmcs_tck
    SLICE_X49Y25         FDRE                                         r  tap/dtmcs_r_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.045ns (4.100%)  route 1.053ns (95.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           1.053     1.053    tap/dtmcs_update
    SLICE_X51Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.098 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.098    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.896     1.671    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.048ns (4.361%)  route 1.053ns (95.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           1.053     1.053    tap/dtmcs_update
    SLICE_X51Y33         LUT3 (Prop_lut3_I1_O)        0.048     1.101 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.101    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.896     1.671    tap/dtmcs_tck
    SLICE_X51Y33         FDRE                                         r  tap/dtmcs_r_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/TDI
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.000ns (0.000%)  route 1.153ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TDI
                         net (fo=1, routed)           1.153     1.153    tap/dtmcs_tdi
    SLICE_X40Y27         FDRE                                         r  tap/dtmcs_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.670    tap/dtmcs_tck
    SLICE_X40Y27         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.045ns (3.458%)  route 1.256ns (96.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.256     1.256    tap/dtmcs_capture
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.301 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.301    tap/dtmcs[8]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.889     1.664    tap/dtmcs_tck
    SLICE_X48Y25         FDRE                                         r  tap/dtmcs_reg[8]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.045ns (3.448%)  route 1.260ns (96.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.260     1.260    tap/dtmcs_capture
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.305 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     1.305    tap/dtmcs[12]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.667    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.045ns (3.448%)  route 1.260ns (96.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.260     1.260    tap/dtmcs_capture
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.305 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     1.305    tap/dtmcs[13]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.667    tap/dtmcs_tck
    SLICE_X48Y27         FDRE                                         r  tap/dtmcs_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.051ns (3.901%)  route 1.256ns (96.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.256     1.256    tap/dtmcs_capture
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.051     1.307 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.307    tap/dtmcs[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.889     1.664    tap/dtmcs_tck
    SLICE_X48Y25         FDRE                                         r  tap/dtmcs_reg[9]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.430%)  route 1.267ns (96.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           1.047     1.047    tap/dtmcs_sel
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.092 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          0.220     1.312    tap/dtmcs_r1
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.667    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_r_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.430%)  route 1.267ns (96.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           1.047     1.047    tap/dtmcs_sel
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.092 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          0.220     1.312    tap/dtmcs_r1
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.667    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_r_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.430%)  route 1.267ns (96.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           1.047     1.047    tap/dtmcs_sel
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.092 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          0.220     1.312    tap/dtmcs_r1
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.667    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_r_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.124ns (9.730%)  route 1.150ns (90.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           1.150     1.150    tap/idcode_sel
    SLICE_X28Y80         LUT3 (Prop_lut3_I1_O)        0.124     1.274 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.274    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899     0.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.045ns (11.029%)  route 0.363ns (88.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           0.363     0.363    tap/idcode_capture
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.408 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





