INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab2/lab2.srcs/sources_1/new/count_leading_zeros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_leading_zeros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab2/lab2.srcs/sources_1/new/extract_leading_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_leading_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab2/lab2.srcs/sources_1/new/sign_magnitude_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab2/lab2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPCVT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CS_M152A_Labs/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
