<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>tlb - TLB size and latency benchmark</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/lmbench">lmbench_3.0-a9+debian.1-9_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       tlb - TLB size and latency benchmark

</pre><h4><b>SYNOPSIS</b></h4><pre>
       <b>tlb</b> [ <u>-L</u> <u>&lt;line</u> <u>size&gt;</u> ] [ <u>-M</u> <u>&lt;len&gt;</u> ] [ <u>-W</u> <u>&lt;warmups&gt;</u> ] [ <u>-N</u> <u>&lt;repetitions&gt;</u> ]

</pre><h4><b>DESCRIPTION</b></h4><pre>
       <b>tlb</b>  tries  to determine the size, in pages, of the TLB.  The largest amount of memory it will examine is
       <u>len</u> bytes.

       <b>tlb</b> compares the memory latency for two different pointer chains.  The two chains occupy the same  amount
       of  cache space, but they stress the memory subsystem differently.  The first chain accesses one word per
       page, while the second chain randomly jumps through all the lines on a page before jumping  to  the  next
       page.   When  all of the pointers reside in the cache (which is the usual case), and all of the pages for
       the first chain reside in the TLB, then the average memory latencies should be identical.  Assuming there
       is a fixed size TLB, then at some point the number of pages accessed by the first  page  will  be  larger
       than  the  TLB.   At  this point the average latency for each memory access for the first chain will be a
       cache hit plus some fraction of a TLB miss.

       Once the TLB boundary is located <b>tlb</b> reports the TLB miss latency as the TLB latency for  twice  as  many
       pages as the TLB can hold.

</pre><h4><b>BUGS</b></h4><pre>
       <b>tlb</b> is an experimental benchmark, but it seems to work well on most systems.  However, if a processor has
       a TLB hierarchy <b>tlb</b> only finds the top level TLB.

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       <a href="../man8/lmbench.8.html">lmbench</a>(8), <a href="../man8/line.8.html">line</a>(8), <a href="../man8/cache.8.html">cache</a>(8), <a href="../man8/par_mem.8.html">par_mem</a>(8).

</pre><h4><b>AUTHOR</b></h4><pre>
       Carl Staelin and Larry McVoy

       Comments, suggestions, and bug reports are always welcome.

(c)2000 Carl Staelin and Larry McVoy                 $Date$                                               <u><a href="../man8/TLB.8.html">TLB</a></u>(8)
</pre>
 </div>
</div></section>
</div>
</body>
</html>