Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7b39e03e949642998fbc8fd1d44c19ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SQD_behv_tb_behav xil_defaultlib.SQD_behv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'cs' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD.v:42]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'cs' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:33]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ns' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:34]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ns' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:37]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'cs' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ns' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:43]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'out' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:44]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'in' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
