<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/CHECK_BRANCH.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/CPU_CTRL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/EXE_MEM_Latches.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/Ext_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/ID_EXE_Latches.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/IF_ID_Latches.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/MEM_WB_Latches.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/MUX2T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/MUX2T1_5.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/MUX4T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/REG32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/Regs.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/SCPU.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/STALL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/add_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/btn_scan.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/btn_scan.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/define.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/btn_scan.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/btn_scan.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/function.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/btn_scan.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/clk_diff.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/data_ram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/display.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/display.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/define.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/display.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/display.v</arg>&quot; Line <arg fmt="%d" index="2">27</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/function.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/display.v&quot; line 27
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/inst_rom.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/mips.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/mips.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/define.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/mips.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/mips_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/mips_top.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/define.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/mips_top.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/my_clk_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/parallel2serial.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/parallel2serial.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/define.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/parallel2serial.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/parallel2serial.v</arg>&quot; Line <arg fmt="%d" index="2">20</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/function.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/parallel2serial.v&quot; line 20
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/regfile.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/regfile.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/define.vh&apos; in file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/regfile.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/MUX8T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/calcover.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/SignalExt_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/addc_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/and32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/nor32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/or32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/or_bit_32 .v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/srl32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/datapath/xor32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/sll.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/v/slt32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/vga.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/AAuniversityTasks/CSComputerArch/refer1/ca_lsh_experiment03/experiment03/exp03/vga_debug.v&quot; into library work</arg>
</msg>

</messages>

