

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Tue May 13 05:08:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  12.730 ns|     1.88 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      119|      121|  1.785 us|  1.815 us|   64|   64|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [2/2] (1.61ns)   --->   "%call_ret1 = call i1152 @dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config2>, i1800 %input_1, i3825 %w2_76" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 5 'call' 'call_ret1' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 12.0>
ST_2 : Operation 6 [1/2] (12.0ns)   --->   "%call_ret1 = call i1152 @dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config2>, i1800 %input_1, i3825 %w2_76" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 6 'call' 'call_ret1' <Predicate = true> <Delay = 12.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_out = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 7 'extractvalue' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_1 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 8 'extractvalue' 'layer2_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_2 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 9 'extractvalue' 'layer2_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_3 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 10 'extractvalue' 'layer2_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_4 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 11 'extractvalue' 'layer2_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_5 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 12 'extractvalue' 'layer2_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_6 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 13 'extractvalue' 'layer2_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_7 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 14 'extractvalue' 'layer2_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_8 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 15 'extractvalue' 'layer2_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_9 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 16 'extractvalue' 'layer2_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_10 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 17 'extractvalue' 'layer2_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_11 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 18 'extractvalue' 'layer2_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_12 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 19 'extractvalue' 'layer2_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_13 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 20 'extractvalue' 'layer2_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_14 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 21 'extractvalue' 'layer2_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_15 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 22 'extractvalue' 'layer2_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_16 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 23 'extractvalue' 'layer2_out_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_out_17 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 24 'extractvalue' 'layer2_out_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_18 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 25 'extractvalue' 'layer2_out_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_19 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 26 'extractvalue' 'layer2_out_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_20 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 27 'extractvalue' 'layer2_out_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_21 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 28 'extractvalue' 'layer2_out_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out_22 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 29 'extractvalue' 'layer2_out_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_out_23 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 30 'extractvalue' 'layer2_out_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_24 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 31 'extractvalue' 'layer2_out_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_25 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 32 'extractvalue' 'layer2_out_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_out_26 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 33 'extractvalue' 'layer2_out_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_out_27 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 34 'extractvalue' 'layer2_out_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_out_28 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 35 'extractvalue' 'layer2_out_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%layer2_out_29 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 36 'extractvalue' 'layer2_out_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%layer2_out_30 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 37 'extractvalue' 'layer2_out_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%layer2_out_31 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 38 'extractvalue' 'layer2_out_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%layer2_out_32 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 39 'extractvalue' 'layer2_out_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%layer2_out_33 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 40 'extractvalue' 'layer2_out_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_out_34 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 41 'extractvalue' 'layer2_out_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_out_35 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 42 'extractvalue' 'layer2_out_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_out_36 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 43 'extractvalue' 'layer2_out_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layer2_out_37 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 44 'extractvalue' 'layer2_out_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_out_38 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 45 'extractvalue' 'layer2_out_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%layer2_out_39 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 46 'extractvalue' 'layer2_out_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%layer2_out_40 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 47 'extractvalue' 'layer2_out_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_out_41 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 48 'extractvalue' 'layer2_out_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_out_42 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 49 'extractvalue' 'layer2_out_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_out_43 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 50 'extractvalue' 'layer2_out_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_out_44 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 51 'extractvalue' 'layer2_out_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%layer2_out_45 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 52 'extractvalue' 'layer2_out_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_out_46 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 53 'extractvalue' 'layer2_out_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_out_47 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 54 'extractvalue' 'layer2_out_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_out_48 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 55 'extractvalue' 'layer2_out_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_out_49 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 56 'extractvalue' 'layer2_out_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_out_50 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 57 'extractvalue' 'layer2_out_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_out_51 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 58 'extractvalue' 'layer2_out_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_out_52 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 59 'extractvalue' 'layer2_out_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%layer2_out_53 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 60 'extractvalue' 'layer2_out_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%layer2_out_54 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 61 'extractvalue' 'layer2_out_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_out_55 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 62 'extractvalue' 'layer2_out_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%layer2_out_56 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 63 'extractvalue' 'layer2_out_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%layer2_out_57 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 64 'extractvalue' 'layer2_out_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%layer2_out_58 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 65 'extractvalue' 'layer2_out_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%layer2_out_59 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 66 'extractvalue' 'layer2_out_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%layer2_out_60 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 67 'extractvalue' 'layer2_out_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%layer2_out_61 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 68 'extractvalue' 'layer2_out_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%layer2_out_62 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 69 'extractvalue' 'layer2_out_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%layer2_out_63 = extractvalue i1152 %call_ret1" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 70 'extractvalue' 'layer2_out_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 12.4>
ST_3 : Operation 71 [1/1] (6.96ns)   --->   "%call_ret = call i1536 @relu<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, relu_config3>, i18 %layer2_out, i18 %layer2_out_1, i18 %layer2_out_2, i18 %layer2_out_3, i18 %layer2_out_4, i18 %layer2_out_5, i18 %layer2_out_6, i18 %layer2_out_7, i18 %layer2_out_8, i18 %layer2_out_9, i18 %layer2_out_10, i18 %layer2_out_11, i18 %layer2_out_12, i18 %layer2_out_13, i18 %layer2_out_14, i18 %layer2_out_15, i18 %layer2_out_16, i18 %layer2_out_17, i18 %layer2_out_18, i18 %layer2_out_19, i18 %layer2_out_20, i18 %layer2_out_21, i18 %layer2_out_22, i18 %layer2_out_23, i18 %layer2_out_24, i18 %layer2_out_25, i18 %layer2_out_26, i18 %layer2_out_27, i18 %layer2_out_28, i18 %layer2_out_29, i18 %layer2_out_30, i18 %layer2_out_31, i18 %layer2_out_32, i18 %layer2_out_33, i18 %layer2_out_34, i18 %layer2_out_35, i18 %layer2_out_36, i18 %layer2_out_37, i18 %layer2_out_38, i18 %layer2_out_39, i18 %layer2_out_40, i18 %layer2_out_41, i18 %layer2_out_42, i18 %layer2_out_43, i18 %layer2_out_44, i18 %layer2_out_45, i18 %layer2_out_46, i18 %layer2_out_47, i18 %layer2_out_48, i18 %layer2_out_49, i18 %layer2_out_50, i18 %layer2_out_51, i18 %layer2_out_52, i18 %layer2_out_53, i18 %layer2_out_54, i18 %layer2_out_55, i18 %layer2_out_56, i18 %layer2_out_57, i18 %layer2_out_58, i18 %layer2_out_59, i18 %layer2_out_60, i18 %layer2_out_61, i18 %layer2_out_62, i18 %layer2_out_63" [firmware/myproject.cpp:45]   --->   Operation 71 'call' 'call_ret' <Predicate = true> <Delay = 6.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%layer3_out = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 72 'extractvalue' 'layer3_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layer3_out_1 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 73 'extractvalue' 'layer3_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%layer3_out_2 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 74 'extractvalue' 'layer3_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%layer3_out_3 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 75 'extractvalue' 'layer3_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%layer3_out_4 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 76 'extractvalue' 'layer3_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%layer3_out_5 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 77 'extractvalue' 'layer3_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%layer3_out_6 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 78 'extractvalue' 'layer3_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%layer3_out_7 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 79 'extractvalue' 'layer3_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%layer3_out_8 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 80 'extractvalue' 'layer3_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%layer3_out_9 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 81 'extractvalue' 'layer3_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%layer3_out_10 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 82 'extractvalue' 'layer3_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%layer3_out_11 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 83 'extractvalue' 'layer3_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%layer3_out_12 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 84 'extractvalue' 'layer3_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%layer3_out_13 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 85 'extractvalue' 'layer3_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%layer3_out_14 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 86 'extractvalue' 'layer3_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%layer3_out_15 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 87 'extractvalue' 'layer3_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%layer3_out_16 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 88 'extractvalue' 'layer3_out_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%layer3_out_17 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 89 'extractvalue' 'layer3_out_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%layer3_out_18 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 90 'extractvalue' 'layer3_out_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%layer3_out_19 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 91 'extractvalue' 'layer3_out_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%layer3_out_20 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 92 'extractvalue' 'layer3_out_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%layer3_out_21 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 93 'extractvalue' 'layer3_out_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%layer3_out_22 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 94 'extractvalue' 'layer3_out_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%layer3_out_23 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 95 'extractvalue' 'layer3_out_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%layer3_out_24 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 96 'extractvalue' 'layer3_out_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%layer3_out_25 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 97 'extractvalue' 'layer3_out_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%layer3_out_26 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 98 'extractvalue' 'layer3_out_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%layer3_out_27 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 99 'extractvalue' 'layer3_out_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%layer3_out_28 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 100 'extractvalue' 'layer3_out_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%layer3_out_29 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 101 'extractvalue' 'layer3_out_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%layer3_out_30 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 102 'extractvalue' 'layer3_out_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%layer3_out_31 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 103 'extractvalue' 'layer3_out_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%layer3_out_32 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 104 'extractvalue' 'layer3_out_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%layer3_out_33 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 105 'extractvalue' 'layer3_out_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%layer3_out_34 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 106 'extractvalue' 'layer3_out_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%layer3_out_35 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 107 'extractvalue' 'layer3_out_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%layer3_out_36 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 108 'extractvalue' 'layer3_out_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%layer3_out_37 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 109 'extractvalue' 'layer3_out_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%layer3_out_38 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 110 'extractvalue' 'layer3_out_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%layer3_out_39 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 111 'extractvalue' 'layer3_out_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%layer3_out_40 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 112 'extractvalue' 'layer3_out_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%layer3_out_41 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 113 'extractvalue' 'layer3_out_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%layer3_out_42 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 114 'extractvalue' 'layer3_out_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%layer3_out_43 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 115 'extractvalue' 'layer3_out_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%layer3_out_44 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 116 'extractvalue' 'layer3_out_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%layer3_out_45 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 117 'extractvalue' 'layer3_out_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%layer3_out_46 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 118 'extractvalue' 'layer3_out_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%layer3_out_47 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 119 'extractvalue' 'layer3_out_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%layer3_out_48 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 120 'extractvalue' 'layer3_out_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%layer3_out_49 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 121 'extractvalue' 'layer3_out_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%layer3_out_50 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 122 'extractvalue' 'layer3_out_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%layer3_out_51 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 123 'extractvalue' 'layer3_out_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%layer3_out_52 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 124 'extractvalue' 'layer3_out_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%layer3_out_53 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 125 'extractvalue' 'layer3_out_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%layer3_out_54 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 126 'extractvalue' 'layer3_out_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%layer3_out_55 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 127 'extractvalue' 'layer3_out_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%layer3_out_56 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 128 'extractvalue' 'layer3_out_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%layer3_out_57 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 129 'extractvalue' 'layer3_out_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%layer3_out_58 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 130 'extractvalue' 'layer3_out_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%layer3_out_59 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 131 'extractvalue' 'layer3_out_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%layer3_out_60 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 132 'extractvalue' 'layer3_out_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%layer3_out_61 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 133 'extractvalue' 'layer3_out_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%layer3_out_62 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 134 'extractvalue' 'layer3_out_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%layer3_out_63 = extractvalue i1536 %call_ret" [firmware/myproject.cpp:45]   --->   Operation 135 'extractvalue' 'layer3_out_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 136 [2/2] (5.51ns)   --->   "%call_ret2 = call i32 @dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config4>, i24 %layer3_out, i24 %layer3_out_1, i24 %layer3_out_2, i24 %layer3_out_3, i24 %layer3_out_4, i24 %layer3_out_5, i24 %layer3_out_6, i24 %layer3_out_7, i24 %layer3_out_8, i24 %layer3_out_9, i24 %layer3_out_10, i24 %layer3_out_11, i24 %layer3_out_12, i24 %layer3_out_13, i24 %layer3_out_14, i24 %layer3_out_15, i24 %layer3_out_16, i24 %layer3_out_17, i24 %layer3_out_18, i24 %layer3_out_19, i24 %layer3_out_20, i24 %layer3_out_21, i24 %layer3_out_22, i24 %layer3_out_23, i24 %layer3_out_24, i24 %layer3_out_25, i24 %layer3_out_26, i24 %layer3_out_27, i24 %layer3_out_28, i24 %layer3_out_29, i24 %layer3_out_30, i24 %layer3_out_31, i24 %layer3_out_32, i24 %layer3_out_33, i24 %layer3_out_34, i24 %layer3_out_35, i24 %layer3_out_36, i24 %layer3_out_37, i24 %layer3_out_38, i24 %layer3_out_39, i24 %layer3_out_40, i24 %layer3_out_41, i24 %layer3_out_42, i24 %layer3_out_43, i24 %layer3_out_44, i24 %layer3_out_45, i24 %layer3_out_46, i24 %layer3_out_47, i24 %layer3_out_48, i24 %layer3_out_49, i24 %layer3_out_50, i24 %layer3_out_51, i24 %layer3_out_52, i24 %layer3_out_53, i24 %layer3_out_54, i24 %layer3_out_55, i24 %layer3_out_56, i24 %layer3_out_57, i24 %layer3_out_58, i24 %layer3_out_59, i24 %layer3_out_60, i24 %layer3_out_61, i24 %layer3_out_62, i24 %layer3_out_63, i42 %w4_75" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47]   --->   Operation 136 'call' 'call_ret2' <Predicate = true> <Delay = 5.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.12>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0"   --->   Operation 137 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 138 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1800 %input_1"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1800 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %layer5_out_0"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer5_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %layer5_out_1"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer5_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i3825 %w2_76, i64 666, i64 38, i64 18446744073709551615" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43]   --->   Operation 145 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i42 %w4_75, i64 666, i64 38, i64 18446744073709551615" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47]   --->   Operation 146 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/2] (2.21ns)   --->   "%call_ret2 = call i32 @dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config4>, i24 %layer3_out, i24 %layer3_out_1, i24 %layer3_out_2, i24 %layer3_out_3, i24 %layer3_out_4, i24 %layer3_out_5, i24 %layer3_out_6, i24 %layer3_out_7, i24 %layer3_out_8, i24 %layer3_out_9, i24 %layer3_out_10, i24 %layer3_out_11, i24 %layer3_out_12, i24 %layer3_out_13, i24 %layer3_out_14, i24 %layer3_out_15, i24 %layer3_out_16, i24 %layer3_out_17, i24 %layer3_out_18, i24 %layer3_out_19, i24 %layer3_out_20, i24 %layer3_out_21, i24 %layer3_out_22, i24 %layer3_out_23, i24 %layer3_out_24, i24 %layer3_out_25, i24 %layer3_out_26, i24 %layer3_out_27, i24 %layer3_out_28, i24 %layer3_out_29, i24 %layer3_out_30, i24 %layer3_out_31, i24 %layer3_out_32, i24 %layer3_out_33, i24 %layer3_out_34, i24 %layer3_out_35, i24 %layer3_out_36, i24 %layer3_out_37, i24 %layer3_out_38, i24 %layer3_out_39, i24 %layer3_out_40, i24 %layer3_out_41, i24 %layer3_out_42, i24 %layer3_out_43, i24 %layer3_out_44, i24 %layer3_out_45, i24 %layer3_out_46, i24 %layer3_out_47, i24 %layer3_out_48, i24 %layer3_out_49, i24 %layer3_out_50, i24 %layer3_out_51, i24 %layer3_out_52, i24 %layer3_out_53, i24 %layer3_out_54, i24 %layer3_out_55, i24 %layer3_out_56, i24 %layer3_out_57, i24 %layer3_out_58, i24 %layer3_out_59, i24 %layer3_out_60, i24 %layer3_out_61, i24 %layer3_out_62, i24 %layer3_out_63, i42 %w4_75" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47]   --->   Operation 147 'call' 'call_ret2' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%layer4_out = extractvalue i32 %call_ret2" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47]   --->   Operation 148 'extractvalue' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%layer4_out_1 = extractvalue i32 %call_ret2" [firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47]   --->   Operation 149 'extractvalue' 'layer4_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 150 [1/1] (3.90ns)   --->   "%call_ln49 = call void @linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>, i16 %layer4_out, i16 %layer4_out_1, i24 %layer5_out_0, i24 %layer5_out_1" [firmware/myproject.cpp:49]   --->   Operation 150 'call' 'call_ln49' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [firmware/myproject.cpp:51]   --->   Operation 151 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.875ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'call' operation 1152 bit ('call_ret1', firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43) to 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config2>' [16]  (1.610 ns)

 <State 2>: 12.079ns
The critical path consists of the following:
	'call' operation 1152 bit ('call_ret1', firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:43) to 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config2>' [16]  (12.079 ns)

 <State 3>: 12.479ns
The critical path consists of the following:
	'call' operation 1536 bit ('call_ret', firmware/myproject.cpp:45) to 'relu<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, relu_config3>' [81]  (6.962 ns)
	'call' operation 32 bit ('call_ret2', firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47) to 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config4>' [146]  (5.518 ns)

 <State 4>: 6.123ns
The critical path consists of the following:
	'call' operation 32 bit ('call_ret2', firmware/nnet_utils/nnet_dense.h:65->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:47) to 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<18,14,5,3,0>,config4>' [146]  (2.216 ns)
	'call' operation 0 bit ('call_ln49', firmware/myproject.cpp:49) to 'linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>' [149]  (3.908 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
