// Seed: 268551938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_19,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input tri id_15,
    input supply1 id_16,
    input tri id_17
);
  wire  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  module_0(
      id_36, id_35, id_25, id_28, id_35, id_31
  );
endmodule
