static int F_1 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nstruct V_3 * V_4 ;\r\nint V_5 = 0 ;\r\nif ( V_6 )\r\nV_4 = V_7 ;\r\nelse if ( V_8 )\r\nV_4 = V_9 ;\r\nelse if ( V_10 )\r\nV_4 = V_11 ;\r\nelse if ( V_12 )\r\nV_4 = V_13 ;\r\nelse\r\nreturn 0 ;\r\nmemset ( V_4 , 0 , V_14 * sizeof( struct V_3 ) ) ;\r\nF_2 (V4L2_CID_BRIGHTNESS,\r\nV4L2_CTRL_TYPE_INTEGER, L_1 , brightness)\r\nF_2 (V4L2_CID_SHARPNESS,\r\nV4L2_CTRL_TYPE_INTEGER, L_2 , sharpness)\r\nF_2 (V4L2_CID_CONTRAST,\r\nV4L2_CTRL_TYPE_INTEGER, L_3 , contrast)\r\nF_2 (V4L2_CID_GAMMA,\r\nV4L2_CTRL_TYPE_INTEGER, L_4 , gamma)\r\nF_2 (V4L2_CID_HUE,\r\nV4L2_CTRL_TYPE_INTEGER, L_5 , hue)\r\nF_2 (V4L2_CID_SATURATION,\r\nV4L2_CTRL_TYPE_INTEGER, L_6 , saturation)\r\nF_2 (V4L2_CID_WHITE_BALANCE_TEMPERATURE,\r\nV4L2_CTRL_TYPE_INTEGER, L_7 , whitebal)\r\nF_2 (V4L2_CID_BACKLIGHT_COMPENSATION,\r\nV4L2_CTRL_TYPE_INTEGER, L_8 , backlight)\r\nF_2 (V4L2_CID_HFLIP,\r\nV4L2_CTRL_TYPE_BOOLEAN, L_9 , mirror)\r\nF_2 (V4L2_CID_VFLIP,\r\nV4L2_CTRL_TYPE_BOOLEAN, L_10 , flip)\r\nF_2 (V4L2_CID_POWER_LINE_FREQUENCY,\r\nV4L2_CTRL_TYPE_BOOLEAN, L_11 , AC50Hz)\r\nreturn V_5 ;\r\n}\r\nstatic int F_3 ( struct V_1 * V_1 ,\r\nconst struct V_15 * V_16 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nstruct V_17 * V_17 ;\r\nT_1 V_18 , V_19 ;\r\nV_18 = V_16 -> V_20 ;\r\nV_19 = V_16 -> V_21 ;\r\nV_2 -> V_22 = 1 ;\r\nV_2 -> V_23 = - 1 ;\r\nV_2 -> V_24 = 0xff ;\r\nif ( strcmp ( V_24 , L_12 ) == 0 )\r\nV_2 -> V_24 = V_25 ;\r\nelse if ( strcmp ( V_24 , L_13 ) == 0 )\r\nV_2 -> V_24 = V_26 ;\r\nelse if ( strcmp ( V_24 , L_14 ) == 0 )\r\nV_2 -> V_24 = V_27 ;\r\nelse if ( strcmp ( V_24 , L_15 ) == 0 )\r\nV_2 -> V_24 = V_28 ;\r\nif ( F_4 ( V_1 , V_18 , V_19 ) == - 1 )\r\nreturn - 1 ;\r\nV_17 = & V_1 -> V_17 ;\r\nV_1 -> V_29 = 4 ;\r\nswitch ( V_2 -> V_24 ) {\r\ncase V_25 :\r\nV_1 -> V_30 = & V_31 ;\r\nV_17 -> V_32 = V_33 ;\r\nV_17 -> V_34 = F_5 ( V_33 ) ;\r\nV_35 = V_36 ;\r\nbreak;\r\ncase V_28 :\r\nV_1 -> V_30 = & V_37 ;\r\nV_17 -> V_32 = V_38 ;\r\nV_17 -> V_34 = F_5 ( V_38 ) ;\r\nV_35 = V_39 ;\r\nbreak;\r\ncase V_26 :\r\nV_1 -> V_30 = & V_40 ;\r\nV_17 -> V_32 = V_41 ;\r\nV_17 -> V_34 = F_5 ( V_41 ) ;\r\nV_35 = V_42 ;\r\nbreak;\r\ncase V_27 :\r\nV_1 -> V_30 = & V_43 ;\r\nV_17 -> V_32 = V_44 ;\r\nV_17 -> V_34 = F_5 ( V_44 ) ;\r\nV_35 = V_45 ;\r\nbreak;\r\n}\r\nV_35 ( V_1 ) ;\r\nif ( V_46 != 0xff )\r\n( (struct V_2 * ) V_1 ) -> V_47 . V_46 = V_46 ;\r\nF_1 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nreturn V_2 -> V_48 ( V_1 ) ;\r\n}\r\nstatic int F_7 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nreturn V_2 -> V_49 ( V_1 ) ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nreturn V_2 -> V_50 ( V_1 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nreturn V_2 -> V_51 ( V_1 ) ;\r\n}\r\nstatic void F_10 ( struct V_1 * V_1 ,\r\nT_2 * V_52 , int V_53 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nstatic T_3 V_54 ;\r\nT_3 V_55 = ( T_3 ) V_1 -> V_56 ;\r\nT_3 V_57 =\r\nV_2 -> V_58 * ( V_1 -> V_17 . V_32 [ V_55 ] . V_59 + 1 ) ;\r\nswitch ( * ( V_60 * ) V_52 ) {\r\ncase 0x0202 :\r\nF_11 ( V_1 , V_61 , NULL , 0 ) ;\r\nV_54 = 0 ;\r\nif ( V_2 -> V_23 >= 0 && V_2 -> V_23 < 10 )\r\nV_2 -> V_23 ++ ;\r\nF_11 ( V_1 , V_62 , NULL , 0 ) ;\r\nbreak;\r\ndefault:\r\nV_52 += 2 ;\r\nV_53 -= 2 ;\r\nif ( V_54 + V_53 <= V_57 )\r\nV_54 += V_53 ;\r\nelse {\r\nif ( V_54 < V_57 && V_54 + V_53 > V_57 ) {\r\nV_52 += V_57 - V_54 ;\r\nV_53 -= V_57 - V_54 ;\r\nV_54 = V_57 + 1 ;\r\n}\r\nF_11 ( V_1 ,\r\nV_63 , V_52 , V_53 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\nstatic void F_12 ( struct V_1 * V_1 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nif ( ! V_12 ) {\r\nT_2 V_64 ;\r\nT_2 V_65 ;\r\nF_13 ( V_1 , 0xc0 , 2 , 0x0000 , 0x0000 , 1 , ( void * ) & V_64 ) ;\r\nV_65 = ( V_64 == 0xc8 || V_64 == 0x40 ) ;\r\nif ( V_65 && V_2 -> V_22 > - 4 ) {\r\nif ( V_2 -> V_22 > 0 )\r\nV_2 -> V_22 = 0 ;\r\nif ( V_2 -> V_22 == - 3 ) {\r\nV_2 -> V_66 = 1 ;\r\nV_2 -> V_67 = 1 ;\r\n}\r\nV_2 -> V_22 -- ;\r\n}\r\nif ( ! V_65 && V_2 -> V_22 < 4 ) {\r\nif ( V_2 -> V_22 < 0 )\r\nV_2 -> V_22 = 0 ;\r\nif ( V_2 -> V_22 == 3 ) {\r\nV_2 -> V_66 = 0 ;\r\nV_2 -> V_67 = 1 ;\r\n}\r\nV_2 -> V_22 ++ ;\r\n}\r\n}\r\nif ( V_2 -> V_67 )\r\nV_2 -> V_68 ( V_1 ) ;\r\n}\r\nstatic int F_14 ( struct V_69 * V_70 ,\r\nconst struct V_15 * V_16 )\r\n{\r\nreturn F_15 ( V_70 , V_16 ,\r\n& V_31 , sizeof( struct V_2 ) , V_71 ) ;\r\n}\r\nstatic void F_16 ( struct V_69 * V_70 )\r\n{\r\nF_17 ( V_70 ) ;\r\n}\r\nstatic int T_4 F_18 ( void )\r\n{\r\nF_19 ( V_72 , L_16 , V_73 ) ;\r\nif ( F_20 ( & V_74 ) < 0 )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_21 ( void )\r\n{\r\nF_22 ( & V_74 ) ;\r\n}\r\nint F_23 ( struct V_1 * V_1 ,\r\nunsigned char V_75 , T_6 V_76 , T_1 V_77 , T_1 V_78 ,\r\nT_3 V_53 , void * V_79 )\r\n{\r\nstruct V_80 * V_81 = V_1 -> V_82 ;\r\nT_3 V_83 = 0 ;\r\nif ( V_75 == 0x40 ) {\r\nif ( V_53 > 0 ) {\r\nmemcpy ( V_1 -> V_84 , V_79 , V_53 ) ;\r\nV_83 = F_24 ( V_81 , F_25 ( V_81 , 0 ) ,\r\nV_76 , V_75 , V_77 , V_78 ,\r\nV_1 -> V_84 ,\r\nV_53 , 400 + 200 * ( V_53 > 1 ) ) ;\r\n} else {\r\nV_83 = F_24 ( V_81 , F_25 ( V_81 , 0 ) ,\r\nV_76 , V_75 , V_77 , V_78 , NULL , V_53 , 400 ) ;\r\n}\r\n} else {\r\nif ( V_53 > 0 ) {\r\nV_83 = F_24 ( V_81 , F_26 ( V_81 , 0 ) ,\r\nV_76 , V_75 , V_77 , V_78 ,\r\nV_1 -> V_84 ,\r\nV_53 , 400 + 200 * ( V_53 > 1 ) ) ;\r\nmemcpy ( V_79 , V_1 -> V_84 , V_53 ) ;\r\n} else {\r\nV_83 = F_24 ( V_81 , F_26 ( V_81 , 0 ) ,\r\nV_76 , V_75 , V_77 , V_78 , NULL , V_53 , 400 ) ;\r\n}\r\n}\r\nif ( V_83 < 0 )\r\nF_27 ( L_17\r\nL_18 ,\r\nV_83 , V_75 , V_76 , V_77 , V_78 , V_53 ) ;\r\nelse if ( V_53 > 1 && V_83 < V_53 )\r\nF_19 ( V_85 , L_19 , V_83 , V_53 ) ;\r\nF_28 ( 1 ) ;\r\nreturn V_83 ;\r\n}\r\nint F_29 ( struct V_1 * V_1 , struct V_86 * V_87 , int V_53 )\r\n{\r\nint V_88 ;\r\nfor ( V_88 = 0 ; V_88 < V_53 ; V_88 ++ ) {\r\nif ( V_87 [ V_88 ] . V_89 != 0xffff )\r\nF_30 ( V_1 , 0x40 , 1 , V_87 [ V_88 ] . V_77 ,\r\nV_87 [ V_88 ] . V_89 , 0 , NULL ) ;\r\nelse if ( V_87 [ V_88 ] . V_77 == 0xffff )\r\nbreak;\r\nelse\r\nF_28 ( V_87 [ V_88 ] . V_77 ) ;\r\n}\r\nreturn V_88 ;\r\n}\r\nint F_31 ( struct V_1 * V_1 , struct V_86 * V_87 ,\r\nint V_53 , int V_88 )\r\n{\r\nwhile ( ++ V_88 < V_53 ) {\r\nif ( V_87 [ V_88 ] . V_89 != 0xffff )\r\nF_30 ( V_1 , 0x40 , 1 , V_87 [ V_88 ] . V_77 , V_87 [ V_88 ] . V_89 ,\r\n0 , NULL ) ;\r\nelse if ( V_87 [ V_88 ] . V_77 == 0xffff )\r\nbreak;\r\nelse\r\nF_28 ( V_87 [ V_88 ] . V_77 ) ;\r\n}\r\nreturn V_88 ;\r\n}\r\nvoid F_32 ( struct V_1 * V_1 , struct V_90 * V_87 , int V_53 )\r\n{\r\nint V_88 ;\r\nfor ( V_88 = 0 ; V_88 < V_53 ; V_88 ++ ) {\r\nif ( memcmp ( V_87 [ V_88 ] . V_52 , L_20 , 3 ) != 0 )\r\nF_30 ( V_1 , 0x40 , 3 , 0x7a00 , V_87 [ V_88 ] . V_89 ,\r\n3 , V_87 [ V_88 ] . V_52 ) ;\r\nelse\r\nF_28 ( V_87 [ V_88 ] . V_89 ) ;\r\n}\r\n}\r\nstatic int F_4 ( struct V_1 * V_1 ,\r\nT_1 V_18 , T_1 V_19 )\r\n{\r\nstruct V_2 * V_2 = (struct V_2 * ) V_1 ;\r\nT_2 V_91 , V_92 , V_93 , V_94 , V_95 ;\r\nif ( V_19 == 0xf191 )\r\nV_2 -> V_24 = V_25 ;\r\nif ( V_2 -> V_24 == 0xff ) {\r\nF_13 ( V_1 , 0xc0 , 2 , 0x0000 , 0x0004 , 1 , & V_91 ) ;\r\nF_13 ( V_1 , 0xc0 , 2 , 0x0000 , 0x0004 , 1 , & V_91 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0000 , 0x0000 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0010 , 0x0010 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0008 , 0x00c0 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0001 , 0x00c1 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0001 , 0x00c2 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0020 , 0x0006 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x006a , 0x000d , 0 , NULL ) ;\r\nF_28 ( 56 ) ;\r\nF_19 ( V_72 , L_21 ) ;\r\nV_94 = 0 ;\r\nfor ( V_95 = 0 ; V_95 < 4 ; V_95 ++ ) {\r\nF_30 ( V_1 , 0x40 , 1 , 0x0040 , 0x0000 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x0063 , 0x0006 , 0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x7a00 , 0x8030 , 0 , NULL ) ;\r\nF_28 ( 10 ) ;\r\nF_13 ( V_1 , 0xc0 , 2 , 0x7a00 , 0x8030 , 1 , & V_91 ) ;\r\nF_19 ( V_72 , L_22 , V_91 ) ;\r\nif ( V_91 == 0xff )\r\nV_94 ++ ;\r\n}\r\nif ( V_94 ) {\r\nF_19 ( V_72 , L_23 ) ;\r\nF_19 ( V_72 , L_24 ) ;\r\nV_92 = V_93 = 0 ;\r\nfor ( V_95 = 0 ; V_95 < 4 ; V_95 ++ ) {\r\nF_30 ( V_1 , 0x40 , 1 , 0x0040 , 0x0000 ,\r\n0 , NULL ) ;\r\nF_28 ( 3 ) ;\r\nF_30 ( V_1 , 0x40 , 1 , 0x6000 , 0x800a ,\r\n0 , NULL ) ;\r\nF_28 ( 10 ) ;\r\nF_13 ( V_1 , 0xc0 , 2 , 0x6000 , 0x800a ,\r\n1 , & V_91 ) ;\r\nif ( V_91 == 0x26 || V_91 == 0x40 ) {\r\nF_19 ( V_72 ,\r\nL_25 ,\r\nV_91 ) ;\r\nV_2 -> V_24 = V_26 ;\r\nV_92 += 4 ;\r\nbreak;\r\n}\r\nif ( V_91 == 0x96 || V_91 == 0x55 ) {\r\nF_19 ( V_72 ,\r\nL_26 ,\r\nV_91 ) ;\r\nV_2 -> V_24 = V_27 ;\r\nV_93 += 4 ;\r\nbreak;\r\n}\r\nF_19 ( V_72 , L_22 , V_91 ) ;\r\nif ( V_91 == 0x00 )\r\nV_92 ++ ;\r\nif ( V_91 == 0xff )\r\nV_93 ++ ;\r\nF_28 ( 3 ) ;\r\n}\r\nif ( V_92 < 4 && V_93 < 4 )\r\nreturn - 1 ;\r\n} else {\r\nF_19 ( V_72 , L_27 ) ;\r\nV_2 -> V_24 = V_28 ;\r\n}\r\n}\r\nif ( V_6 ) {\r\nF_19 ( V_72 , L_28 ) ;\r\n} else if ( V_8 ) {\r\nF_19 ( V_72 , L_29 ) ;\r\n} else if ( V_12 ) {\r\nF_19 ( V_72 , L_30 ) ;\r\n} else if ( V_10 ) {\r\nF_19 ( V_72 , L_31 ) ;\r\n} else {\r\nF_19 ( V_72 , L_32 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn 0 ;\r\n}
