
---------- Begin Simulation Statistics ----------
final_tick                               2542226812500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227503                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   227502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.46                       # Real time elapsed on the host
host_tick_rate                              661760703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4199974                       # Number of instructions simulated
sim_ops                                       4199974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012217                       # Number of seconds simulated
sim_ticks                                 12216967500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.732491                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380445                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814091                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2703                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122000                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            894271                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239293                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1106779                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72540                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32128                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4199974                       # Number of instructions committed
system.cpu.committedOps                       4199974                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.814508                       # CPI: cycles per instruction
system.cpu.discardedOps                        315021                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623844                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1482932                       # DTB hits
system.cpu.dtb.data_misses                       8877                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   421058                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877859                       # DTB read hits
system.cpu.dtb.read_misses                       7887                       # DTB read misses
system.cpu.dtb.write_accesses                  202786                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      605073                       # DTB write hits
system.cpu.dtb.write_misses                       990                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18187                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3707171                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1176242                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693902                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17118968                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171984                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1013075                       # ITB accesses
system.cpu.itb.fetch_acv                          559                       # ITB acv
system.cpu.itb.fetch_hits                     1005776                       # ITB hits
system.cpu.itb.fetch_misses                      7299                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11268870000     92.21%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9629500      0.08%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19689500      0.16%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               922736000      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12220925000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8193094500     67.04%     67.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4027830500     32.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24420784                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85461      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543650     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840323     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593273     14.13%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4199974                       # Class of committed instruction
system.cpu.quiesceCycles                        13151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7301816                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22737456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22737456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22737456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22737456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116602.338462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116602.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116602.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116602.338462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12974483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12974483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12974483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12974483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66535.810256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66535.810256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66535.810256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66535.810256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22387959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22387959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116603.953125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116603.953125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12774986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12774986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66536.385417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66536.385417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277426                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539723222000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277426                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204839                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204839                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131147                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34882                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89108                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34565                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28954                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28954                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41343                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11439488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11439488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18171065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160411                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002687                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051765                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159980     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     431      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160411                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837753030                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378179000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475743000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5736576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10235264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5736576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5736576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469558096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368232788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837790884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469558096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469558096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182733399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182733399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182733399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469558096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368232788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020524283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000225080750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114343                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123777                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159926                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10433                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2037                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5831                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2054323750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4857317500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13741.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32491.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.739456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.523366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.505925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35101     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24703     29.71%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10294     12.38%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4729      5.69%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2473      2.97%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.79%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          963      1.16%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          604      0.73%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2797      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83153                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.958077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.348705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.814706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1334     17.81%     17.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5670     75.70%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           302      4.03%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            77      1.03%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.60%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6662     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.13%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              508      6.78%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.28%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.77%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9567552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7789824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10235264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7921728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12216962500                       # Total gap between requests
system.mem_ctrls.avgGap                      43062.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5101248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7789824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417554356.267216086388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365582048.081899225712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637623370.938819289207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123777                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2595945000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261372500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300440520250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28961.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32171.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2427272.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319772040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169959075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570193260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315355860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5342533620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192339840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7874523855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.556340                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446191750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11362835750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273947520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145606560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497186760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320001660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5262109470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        260065440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7723287570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.177140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    620577250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11188450250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12209767500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726674                       # number of overall hits
system.cpu.icache.overall_hits::total         1726674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89699                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89699                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89699                       # number of overall misses
system.cpu.icache.overall_misses::total         89699                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5530660000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5530660000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5530660000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5530660000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816373                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61657.989498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61657.989498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61657.989498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61657.989498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89108                       # number of writebacks
system.cpu.icache.writebacks::total             89108                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89699                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89699                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89699                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89699                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5440962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5440962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5440962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5440962000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049384                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60658.000647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60658.000647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60658.000647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60658.000647                       # average overall mshr miss latency
system.cpu.icache.replacements                  89108                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89699                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89699                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5530660000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5530660000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61657.989498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61657.989498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5440962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5440962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60658.000647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60658.000647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.853097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89186                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.933913                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.853097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3722444                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3722444                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339493                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105979                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105979                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105979                       # number of overall misses
system.cpu.dcache.overall_misses::total        105979                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793781500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793781500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793781500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793781500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64104.978345                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64104.978345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64104.978345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64104.978345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34706                       # number of writebacks
system.cpu.dcache.writebacks::total             34706                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4423661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4423661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4423661000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4423661000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048034                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63712.135615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63712.135615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63712.135615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63712.135615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325984500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325984500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       857439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       857439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67092.661328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67092.661328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2706229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2706229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66879.930308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66879.930308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467797000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467797000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61479.222069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61479.222069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049263                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049263                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59287.196217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59287.196217                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62642500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62642500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71346.810934                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71346.810934                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          878                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          878                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61764500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61764500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70346.810934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70346.810934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542226812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.395059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69268                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.228273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.395059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3005860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3005860                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2627793981500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   320865                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.85                       # Real time elapsed on the host
host_tick_rate                              452899932                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58990432                       # Number of instructions simulated
sim_ops                                      58990432                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083265                       # Number of seconds simulated
sim_ticks                                 83264847000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.325641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5951096                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8972542                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1156                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            679990                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8210506                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             185663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          628420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           442757                       # Number of indirect misses.
system.cpu.branchPred.lookups                10457883                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  413683                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        44055                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54051189                       # Number of instructions committed
system.cpu.committedOps                      54051189                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.078887                       # CPI: cycles per instruction
system.cpu.discardedOps                        974752                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15102760                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15635320                       # DTB hits
system.cpu.dtb.data_misses                       5427                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10633232                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10953579                       # DTB read hits
system.cpu.dtb.read_misses                       5165                       # DTB read misses
system.cpu.dtb.write_accesses                 4469528                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4681741                       # DTB write hits
system.cpu.dtb.write_misses                       262                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123594                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38446590                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11695342                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4916362                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91862831                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.324793                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18597750                       # ITB accesses
system.cpu.itb.fetch_acv                          132                       # ITB acv
system.cpu.itb.fetch_hits                    18596285                       # ITB hits
system.cpu.itb.fetch_misses                      1465                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4971      9.74%     10.01% # number of callpals executed
system.cpu.kern.callpal::rdps                     303      0.59%     10.61% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.61% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.61% # number of callpals executed
system.cpu.kern.callpal::rti                      394      0.77%     11.38% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.61% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.61% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.39%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51027                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52673                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1921     35.01%     35.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      85      1.55%     37.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3444     62.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5487                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1919     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       85      2.15%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1919     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3960                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80500074000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64920000      0.08%     96.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                95432000      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2606950500      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83267376500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998959                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.557201                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721706                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               525                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.668571                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801370                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6623919500      7.95%      7.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          76643457000     92.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        166417510                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897385      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37603951     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28387      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606440     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549842      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84937      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54051189                       # Class of committed instruction
system.cpu.quiesceCycles                       112184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74554679                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1320690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2641259                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1842886356                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1842886356                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1842886356                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1842886356                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118179.194306                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118179.194306                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118179.194306                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118179.194306                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           108                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1062281909                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1062281909                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1062281909                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1062281909                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68121.194626                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68121.194626                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68121.194626                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68121.194626                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4864475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4864475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115820.833333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115820.833333                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2764475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2764475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65820.833333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65820.833333                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1838021881                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1838021881                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118185.563336                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118185.563336                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1059517434                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1059517434                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68127.407022                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68127.407022                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1293680                       # Transaction distribution
system.membus.trans_dist::WriteReq                737                       # Transaction distribution
system.membus.trans_dist::WriteResp               737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31520                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1273867                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15180                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12128                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12128                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1273868                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19051                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3821603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3821603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3949179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    163055040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    163055040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3043                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3014720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3017763                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167068131                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1322109                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000113                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010615                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1321960     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1322109                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2566000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8008760824                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             266974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169872750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6512581250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81527552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1992768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83520320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81527552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81527552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2017280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2017280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1273868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1305005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31520                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         979135313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23932885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1003068198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    979135313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        979135313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24227271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24227271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24227271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        979135313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23932885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1027295468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1007481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    482645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57861                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57861                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2264148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             953304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1305005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305350                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1305005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1305350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 791894                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                297869                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            145705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            405752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4676                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6357698750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2565555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15978530000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12390.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31140.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        81                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   406998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  902424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1305005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1305350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  504050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  57960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    291                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       211178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.846187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.094032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.724197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33379     15.81%     15.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38878     18.41%     34.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26474     12.54%     46.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22201     10.51%     57.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20561      9.74%     67.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18621      8.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11834      5.60%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6214      2.94%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33016     15.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       211178                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.868063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.321764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52037     89.93%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5659      9.78%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           113      0.20%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            26      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.412143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.340538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.610052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29443     50.89%     50.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1316      2.27%     53.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9680     16.73%     69.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10304     17.81%     87.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6317     10.92%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              469      0.81%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              114      0.20%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.13%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               67      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57861                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32839104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50681216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64478976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83520320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83542400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       774.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1003.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1003.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83264847000                       # Total gap between requests
system.mem_ctrls.avgGap                      31897.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30889280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1949824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64478976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 370976241.630516648293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23417133.042951487005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 774384128.754839301109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1273868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1305350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14945044750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1033485250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2031183448000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11732.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33191.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1556045.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246858360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131181765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           398790420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          280475820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6572960160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7186874070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25923688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40740828915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.292065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67325534000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2780440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13164318750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1261273860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            670371570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3265329060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4979034360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6572960160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37239246270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        616402560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54604617840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.794370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1296066500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2780440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79193722000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16289                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16289                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998707                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               364000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2259000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81270356                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1150500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              912000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               94000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     85507169000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17886117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17886117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17886117                       # number of overall hits
system.cpu.icache.overall_hits::total        17886117                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1273868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1273868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1273868                       # number of overall misses
system.cpu.icache.overall_misses::total       1273868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49767329500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49767329500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49767329500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49767329500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19159985                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19159985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19159985                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19159985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066486                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066486                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066486                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066486                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39067.885762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39067.885762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39067.885762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39067.885762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1273867                       # number of writebacks
system.cpu.icache.writebacks::total           1273867                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1273868                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1273868                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1273868                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1273868                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48493461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48493461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48493461500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48493461500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066486                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066486                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066486                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066486                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38067.885762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38067.885762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38067.885762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38067.885762                       # average overall mshr miss latency
system.cpu.icache.replacements                1273867                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17886117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17886117                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1273868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1273868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49767329500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49767329500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19159985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19159985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39067.885762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39067.885762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1273868                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1273868                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48493461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48493461500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38067.885762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38067.885762                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19186512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1273867                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.061629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39593838                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39593838                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15494149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15494149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15494149                       # number of overall hits
system.cpu.dcache.overall_hits::total        15494149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41981                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41981                       # number of overall misses
system.cpu.dcache.overall_misses::total         41981                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2723412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2723412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2723412500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2723412500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15536130                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15536130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15536130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15536130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64872.501846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64872.501846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64872.501846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64872.501846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15968                       # number of writebacks
system.cpu.dcache.writebacks::total             15968                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11214                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11214                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1498                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1498                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1987737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1987737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1987737500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1987737500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149796500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149796500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64606.152696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64606.152696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64606.152696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64606.152696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99997.663551                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99997.663551                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10879134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10879134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1405053500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1405053500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10899502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10899502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68983.380793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68983.380793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1269308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1269308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149796500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149796500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68139.789564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68139.789564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196841.655716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196841.655716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1318359000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1318359000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60998.426873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60998.426873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    718429500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    718429500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59183.581844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59183.581844                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13881                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13881                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29400000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29400000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026919                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026919                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          382                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          382                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026779                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026779                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75651.832461                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75651.832461                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14112                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14112                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14112                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14112                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85567169000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.940208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15543612                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31137                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            499.200694                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.940208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31160151                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31160151                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3024150030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281751                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   281751                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1592.25                       # Real time elapsed on the host
host_tick_rate                              248927823                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   448618769                       # Number of instructions simulated
sim_ops                                     448618769                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.396356                       # Number of seconds simulated
sim_ticks                                396356049000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.395962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                21406839                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            104956263                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3234428                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7434079                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          97157840                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9024072                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        64278352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         55254280                       # Number of indirect misses.
system.cpu.branchPred.lookups               119817973                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8523598                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1463503                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   389628337                       # Number of instructions committed
system.cpu.committedOps                     389628337                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.034534                       # CPI: cycles per instruction
system.cpu.discardedOps                      34288629                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 39411661                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    128925078                       # DTB hits
system.cpu.dtb.data_misses                     181788                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 28277566                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     77708207                       # DTB read hits
system.cpu.dtb.read_misses                     181777                       # DTB read misses
system.cpu.dtb.write_accesses                11134095                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    51216871                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            63089994                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          327228897                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92967166                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         75547734                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        54888446                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.491513                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               137831227                       # ITB accesses
system.cpu.itb.fetch_acv                       873665                       # ITB acv
system.cpu.itb.fetch_hits                   137831166                       # ITB hits
system.cpu.itb.fetch_misses                        61                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1096711     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     816      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1090695     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1090283     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               97368      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3375881                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3376379                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1091937     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     406      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1095469     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2187812                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1091937     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      406      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1091937     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2184280                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             321801738000     81.19%     81.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               265869000      0.07%     81.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             74288340000     18.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         396355947000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998386                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1090565                      
system.cpu.kern.mode_good::user               1090565                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1090703                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1090565                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999873                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999937                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       187054327000     47.19%     47.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         209301620000     52.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        792712098                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17571834      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               170862768     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3715      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              32811822      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4203356      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4689272      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12606048      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                858261      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               183862      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               53887672     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              43875684     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19884694      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7341938      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20847411      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                389628337                       # Class of committed instruction
system.cpu.tickCycles                       737823652                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       709193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1418388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             692104                       # Transaction distribution
system.membus.trans_dist::WriteReq                406                       # Transaction distribution
system.membus.trans_dist::WriteResp               406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19472                       # Transaction distribution
system.membus.trans_dist::WritebackClean       582337                       # Transaction distribution
system.membus.trans_dist::CleanEvict           107385                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17090                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17090                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         582337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109767                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1747011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1747011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       380571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       381383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2128394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74539136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74539136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9365056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9368304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83907440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            709600                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001679                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  709598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              709600                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1015000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3980272000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          686061500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2922486500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37269568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8118848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45388416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37269568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37269568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1246208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1246208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          582337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          126857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              709194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94030527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20483724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114514251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94030527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94030527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3144163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3144163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3144163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94030527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20483724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117658414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     28962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    122182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002327700500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1001354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52971                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      709194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     601808                       # Number of write requests accepted
system.mem_ctrls.readBursts                    709194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   601808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 558050                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                545505                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2412255000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  755720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5246205000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15959.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34709.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    45206                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   39635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                709194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               601808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.291349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.978251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.902495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        91056     74.27%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19429     15.85%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8272      6.75%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2040      1.66%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          837      0.68%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          431      0.35%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          219      0.18%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          124      0.10%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122602                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.796500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.049794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.084111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            935     27.74%     27.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1205     35.75%     63.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           176      5.22%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           195      5.78%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           196      5.81%     80.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           190      5.64%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          119      3.53%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           91      2.70%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           74      2.20%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           50      1.48%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           59      1.75%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           28      0.83%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           18      0.53%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.50%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2309     68.50%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      1.54%     70.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              799     23.70%     93.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      4.27%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      1.90%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9673216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35715200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3602560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45388416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38515712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  396355942000                       # Total gap between requests
system.mem_ctrls.avgGap                     302330.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1853568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7819648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3602560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4676522.547534023412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19728847.382874179631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9089201.512350326404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       582337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       126857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       601808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    979888500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4266316500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9819742753500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1682.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33630.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16317069.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            547916460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            291247275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           613640160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          186750720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31288249200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59189694900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     102356769120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       194474267835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.655481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 265449557750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13235300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117671191250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            327397560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174027315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           465528000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          107083080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31288249200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43226048610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     115799839680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       191388173445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.869314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 300613287500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13235300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82507461500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 406                       # Transaction distribution
system.iobus.trans_dist::WriteResp                406                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1015000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              406000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    396356049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    180365897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        180365897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    180365897                       # number of overall hits
system.cpu.icache.overall_hits::total       180365897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       582336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         582336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       582336                       # number of overall misses
system.cpu.icache.overall_misses::total        582336                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14287459500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14287459500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14287459500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14287459500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    180948233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    180948233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    180948233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    180948233                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24534.735101                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24534.735101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24534.735101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24534.735101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       582337                       # number of writebacks
system.cpu.icache.writebacks::total            582337                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       582336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       582336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       582336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       582336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13705122500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13705122500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13705122500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13705122500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23534.733384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23534.733384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23534.733384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23534.733384                       # average overall mshr miss latency
system.cpu.icache.replacements                 582337                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    180365897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       180365897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       582336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        582336                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14287459500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14287459500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    180948233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    180948233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24534.735101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24534.735101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       582336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       582336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13705122500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13705122500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23534.733384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23534.733384                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           180980104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            582849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            310.509418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         362478803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        362478803                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    126334701                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        126334701                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    126334701                       # number of overall hits
system.cpu.dcache.overall_hits::total       126334701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       131316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         131316                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       131316                       # number of overall misses
system.cpu.dcache.overall_misses::total        131316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8535746000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8535746000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8535746000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8535746000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126466017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126466017                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126466017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126466017                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65001.568735                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65001.568735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65001.568735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65001.568735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19472                       # number of writebacks
system.cpu.dcache.writebacks::total             19472                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       126618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       126618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       126618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       126618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          406                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          406                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8262548500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8262548500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8262548500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8262548500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65255.717986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65255.717986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65255.717986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65255.717986                       # average overall mshr miss latency
system.cpu.dcache.replacements                 126857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76233344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76233344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       109571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        109571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7422913000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7422913000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76342915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76342915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67745.233684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67745.233684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       109528                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       109528                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7310188500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7310188500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66742.645716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66742.645716                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50101357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50101357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21745                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21745                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1112833000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1112833000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50123102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50123102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51176.500345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51176.500345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          406                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          406                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    952360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    952360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55726.155647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55726.155647                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2350                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2350                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          239                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     19144500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19144500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.092314                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.092314                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80102.510460                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80102.510460                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     18905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.092314                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.092314                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79102.510460                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79102.510460                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2589                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2589                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2589                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2589                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 396356049000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           126507611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.260414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         253069247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        253069247                       # Number of data accesses

---------- End Simulation Statistics   ----------
