==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/reverseEndian64.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:01:46 ; elapsed = 00:01:13 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12452 ; free virtual = 58465
@I [HLS-111] Finished Linking Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12452 ; free virtual = 58464
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12451 ; free virtual = 58464
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'reverseEndian64_inline' into 'reverseEndian64' (../hlsSources/srcs/reverseEndian64.cpp:50) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:01:47 ; elapsed = 00:01:14 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12451 ; free virtual = 58464
@I [XFORM-602] Inlining function 'reverseEndian64_inline' into 'reverseEndian64' (../hlsSources/srcs/reverseEndian64.cpp:50) automatically.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12432 ; free virtual = 58445
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/reverseEndian64.cpp:55:2) in function 'reverseEndian64' is an infinite loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12430 ; free virtual = 58442
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'reverseEndian64' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'reverseEndian64' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 32.13 seconds; current allocated memory: 128.279 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0 seconds; current allocated memory: 128.422 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'reverseEndian64' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'reverseEndian64/stream_in_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'reverseEndian64/stream_in_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'reverseEndian64/stream_in_V_tkeep_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'reverseEndian64/stream_out_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'reverseEndian64/stream_out_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'reverseEndian64/stream_out_V_tkeep_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on function 'reverseEndian64' to 'ap_ctrl_none'.
@I [RTGEN-100] Finished creating RTL model for 'reverseEndian64'.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 129.004 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12430 ; free virtual = 58443
@I [SYSC-301] Generating SystemC RTL for reverseEndian64.
@I [VHDL-304] Generating VHDL RTL for reverseEndian64.
@I [VLOG-307] Generating Verilog RTL for reverseEndian64.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-10] Opening project '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/fireWall64'.
@I [HLS-10] Adding design file '../hlsSources/srcs/fireWall64.cpp' to the project
@I [HLS-10] Opening solution '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/fireWall64/solution1'.
