{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557666113330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557666113336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 15:01:53 2019 " "Processing started: Sun May 12 15:01:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557666113336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666113336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_LTE -c Project_LTE " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_LTE -c Project_LTE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666113337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557666113922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557666113922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_DE10-arch_top " "Found design unit 1: top_DE10-arch_top" {  } { { "top_DE10.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148028 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_DE10 " "Found entity 1: top_DE10" {  } { { "top_DE10.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behavioural " "Found design unit 1: timer-behavioural" {  } { { "timer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148032 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetdemandechargement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resetdemandechargement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resetDemandeChargement-behaviour " "Found design unit 1: resetDemandeChargement-behaviour" {  } { { "resetDemandeChargement.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/resetDemandeChargement.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148035 ""} { "Info" "ISGN_ENTITY_NAME" "1 resetDemandeChargement " "Found entity 1: resetDemandeChargement" {  } { { "resetDemandeChargement.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/resetDemandeChargement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestionvariablepartagee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestionvariablepartagee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestionVarPartagee-behaviour " "Found design unit 1: gestionVarPartagee-behaviour" {  } { { "gestionVariablePartagee.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionVariablePartagee.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148039 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestionVarPartagee " "Found entity 1: gestionVarPartagee" {  } { { "gestionVariablePartagee.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionVariablePartagee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestiondialogue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestiondialogue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestionDialogue-behavioural " "Found design unit 1: gestionDialogue-behavioural" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148043 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestionDialogue " "Found entity 1: gestionDialogue" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestionbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestionbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestionBuffer-behavior " "Found design unit 1: gestionBuffer-behavior" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148046 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestionBuffer " "Found entity 1: gestionBuffer" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvide_freq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dvide_freq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dvide_Freq " "Found entity 1: Dvide_Freq" {  } { { "Dvide_Freq.bdf" "" { Schematic "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/Dvide_Freq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectionzero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectionzero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detectionZero-behaviour " "Found design unit 1: detectionZero-behaviour" {  } { { "detectionZero.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/detectionZero.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148087 ""} { "Info" "ISGN_ENTITY_NAME" "1 detectionZero " "Found entity 1: detectionZero" {  } { { "detectionZero.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/detectionZero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompteur_seule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decompteur_seule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decompteur_seule-behaviour " "Found design unit 1: decompteur_seule-behaviour" {  } { { "decompteur_seule.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur_seule.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148091 ""} { "Info" "ISGN_ENTITY_NAME" "1 decompteur_seule " "Found entity 1: decompteur_seule" {  } { { "decompteur_seule.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur_seule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decompteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decompteur-behaviour " "Found design unit 1: decompteur-behaviour" {  } { { "decompteur.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148097 ""} { "Info" "ISGN_ENTITY_NAME" "1 decompteur " "Found entity 1: decompteur" {  } { { "decompteur.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCB-arch_DCB " "Found design unit 1: DCB-arch_DCB" {  } { { "DCB.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/DCB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148102 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCB " "Found entity 1: DCB" {  } { { "DCB.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/DCB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d7_d0_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file d7_d0_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D7_D0 " "Found design unit 1: D7_D0" {  } { { "D7_D0_package.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/D7_D0_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D7_D0-body " "Found design unit 2: D7_D0-body" {  } { { "D7_D0_package.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/D7_D0_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666148107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666148107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_DE10 " "Elaborating entity \"top_DE10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557666148232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dvide_Freq Dvide_Freq:Divide " "Elaborating entity \"Dvide_Freq\" for hierarchy \"Dvide_Freq:Divide\"" {  } { { "top_DE10.vhd" "Divide" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666148293 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out_cpt " "Converted elements in bus name \"out_cpt\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out_cpt\[23..0\] out_cpt23..0 " "Converted element name(s) from \"out_cpt\[23..0\]\" to \"out_cpt23..0\"" {  } { { "Dvide_Freq.bdf" "" { Schematic "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/Dvide_Freq.bdf" { { 256 512 619 280 "out_cpt\[23..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557666148308 ""}  } { { "Dvide_Freq.bdf" "" { Schematic "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/Dvide_Freq.bdf" { { 256 512 619 280 "out_cpt\[23..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557666148308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Dvide_Freq:Divide\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Dvide_Freq:Divide\|LPM_COUNTER:inst\"" {  } { { "Dvide_Freq.bdf" "inst" { Schematic "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/Dvide_Freq.bdf" { { 184 376 512 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dvide_Freq:Divide\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"Dvide_Freq:Divide\|LPM_COUNTER:inst\"" {  } { { "Dvide_Freq.bdf" "" { Schematic "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/Dvide_Freq.bdf" { { 184 376 512 384 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dvide_Freq:Divide\|LPM_COUNTER:inst " "Instantiated megafunction \"Dvide_Freq:Divide\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557666149057 ""}  } { { "Dvide_Freq.bdf" "" { Schematic "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/Dvide_Freq.bdf" { { 184 376 512 384 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557666149057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ef " "Found entity 1: cntr_3ef" {  } { { "db/cntr_3ef.tdf" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/db/cntr_3ef.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557666149309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ef Dvide_Freq:Divide\|LPM_COUNTER:inst\|cntr_3ef:auto_generated " "Elaborating entity \"cntr_3ef\" for hierarchy \"Dvide_Freq:Divide\|LPM_COUNTER:inst\|cntr_3ef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCB DCB:DCB1 " "Elaborating entity \"DCB\" for hierarchy \"DCB:DCB1\"" {  } { { "top_DE10.vhd" "DCB1" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer1 " "Elaborating entity \"timer\" for hierarchy \"timer:timer1\"" {  } { { "top_DE10.vhd" "timer1" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestionDialogue timer:timer1\|gestionDialogue:GD " "Elaborating entity \"gestionDialogue\" for hierarchy \"timer:timer1\|gestionDialogue:GD\"" {  } { { "timer.vhd" "GD" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/timer.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charg_d gestionDialogue.vhd(25) " "VHDL Process Statement warning at gestionDialogue.vhd(25): signal \"charg_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557666149402 "|top_DE10|timer:timer1|gestionDialogue:GD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sortie gestionDialogue.vhd(25) " "VHDL Process Statement warning at gestionDialogue.vhd(25): signal \"sortie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557666149402 "|top_DE10|timer:timer1|gestionDialogue:GD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charg_d gestionDialogue.vhd(27) " "VHDL Process Statement warning at gestionDialogue.vhd(27): signal \"charg_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557666149402 "|top_DE10|timer:timer1|gestionDialogue:GD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sortie gestionDialogue.vhd(27) " "VHDL Process Statement warning at gestionDialogue.vhd(27): signal \"sortie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557666149402 "|top_DE10|timer:timer1|gestionDialogue:GD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charg_d gestionDialogue.vhd(29) " "VHDL Process Statement warning at gestionDialogue.vhd(29): signal \"charg_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557666149402 "|top_DE10|timer:timer1|gestionDialogue:GD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sortie gestionDialogue.vhd(29) " "VHDL Process Statement warning at gestionDialogue.vhd(29): signal \"sortie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestionDialogue.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionDialogue.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557666149402 "|top_DE10|timer:timer1|gestionDialogue:GD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestionVarPartagee timer:timer1\|gestionVarPartagee:varPartagee_charg_d " "Elaborating entity \"gestionVarPartagee\" for hierarchy \"timer:timer1\|gestionVarPartagee:varPartagee_charg_d\"" {  } { { "timer.vhd" "varPartagee_charg_d" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/timer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestionBuffer timer:timer1\|gestionBuffer:GB " "Elaborating entity \"gestionBuffer\" for hierarchy \"timer:timer1\|gestionBuffer:GB\"" {  } { { "timer.vhd" "GB" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/timer.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149436 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_buf_out gestionBuffer.vhd(12) " "VHDL Process Statement warning at gestionBuffer.vhd(12): inferring latch(es) for signal or variable \"d_buf_out\", which holds its previous value in one or more paths through the process" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[0\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[0\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[1\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[1\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[2\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[2\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[3\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[3\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[4\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[4\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[5\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[5\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[6\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[6\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[7\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[7\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149449 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[8\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[8\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[9\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[9\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[10\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[10\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[11\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[11\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[12\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[12\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[13\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[13\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[14\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[14\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buf_out\[15\] gestionBuffer.vhd(12) " "Inferred latch for \"d_buf_out\[15\]\" at gestionBuffer.vhd(12)" {  } { { "gestionBuffer.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/gestionBuffer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666149450 "|top_DE10|timer:timer1|gestionBuffer:GB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decompteur timer:timer1\|decompteur:D1 " "Elaborating entity \"decompteur\" for hierarchy \"timer:timer1\|decompteur:D1\"" {  } { { "timer.vhd" "D1" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/timer.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectionZero timer:timer1\|decompteur:D1\|detectionZero:zeroDetection " "Elaborating entity \"detectionZero\" for hierarchy \"timer:timer1\|decompteur:D1\|detectionZero:zeroDetection\"" {  } { { "decompteur.vhd" "zeroDetection" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetDemandeChargement timer:timer1\|decompteur:D1\|resetDemandeChargement:resetChargement " "Elaborating entity \"resetDemandeChargement\" for hierarchy \"timer:timer1\|decompteur:D1\|resetDemandeChargement:resetChargement\"" {  } { { "decompteur.vhd" "resetChargement" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decompteur_seule timer:timer1\|decompteur:D1\|decompteur_seule:dec1 " "Elaborating entity \"decompteur_seule\" for hierarchy \"timer:timer1\|decompteur:D1\|decompteur_seule:dec1\"" {  } { { "decompteur.vhd" "dec1" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/decompteur.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666149509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top_DE10.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557666150254 "|top_DE10|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top_DE10.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557666150254 "|top_DE10|LED[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557666150254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557666150359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557666150865 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE 24 " "Ignored 24 assignments for entity \"DE10_LITE\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1557666150879 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1557666150879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557666151039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557666151039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_DE10.vhd" "" { Text "C:/Users/fabio/Desktop/S8/LogiqueProgrammable/Projeto/\[8\] LP_Projet_Carte/top_DE10.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557666151143 "|top_DE10|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557666151143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557666151144 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557666151144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557666151144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557666151144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557666151172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 15:02:31 2019 " "Processing ended: Sun May 12 15:02:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557666151172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557666151172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557666151172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557666151172 ""}
