module rom_tb();

	logic [31:0] address, data;

	rom dut(address, data)
	
	initial begin
	
		address = 32'd0;
		#10;
		address = 32'd1;
		#10;
		address = 32'd2;
		#10;
		address = 32'd3;
		#10;
		address = 32'd4;
		#10;
		address = 32'd5;
		#10;
	
	end

endmodule 