
---------- Begin Simulation Statistics ----------
final_tick                               805416845264500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830792                       # Number of bytes of host memory used
host_op_rate                                   123729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   164.96                       # Real time elapsed on the host
host_tick_rate                               39868550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      20409937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006577                       # Number of seconds simulated
sim_ticks                                  6576594500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     72.22%     72.22% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        160783                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1845322                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          211                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603630                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411028                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1845322                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1434294                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603808                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              84                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013721                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028179                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          233                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602501                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2371143                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         7990                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409919                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13147492                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.552381                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.094524                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10241843     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       236129      1.80%     79.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        12747      0.10%     79.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       171587      1.31%     81.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        16272      0.12%     81.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        27970      0.21%     81.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        29154      0.22%     81.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        40647      0.31%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2371143     18.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13147492                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            7                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520333                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752360     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520333     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137216      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409919                       # Class of committed instruction
system.switch_cpus.commit.refs                4657549                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.315317                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.315317                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9549810                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420725                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           647719                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2794673                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            264                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        156288                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521854                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1701                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137481                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603808                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822883                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12324270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            75                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008345                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          299                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             528                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.197961                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       823918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411112                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.760908                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13148773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.553242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.017587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9962540     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           394727      3.00%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1184      0.01%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           135005      1.03%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           331912      2.52%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            37896      0.29%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4400      0.03%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           171279      1.30%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2109830     16.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13148773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          296                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602755                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.552110                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659409                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137481                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2099                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522359                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137732                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20417971                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521928                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          428                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415164                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             26                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        869796                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            264                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        869820                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          201                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2004                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          515                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           21                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24760745                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414543                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.697767                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17277241                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.552063                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414711                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033880                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674378                       # number of integer regfile writes
system.switch_cpus.ipc                       0.760273                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.760273                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          147      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755875     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522053     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137521      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415596                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              420016                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020573                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          419959     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             25      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            32      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20835465                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     54400021                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20425952                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20417971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415596                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         7945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           44                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        12274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13148773                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.552662                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.494368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8583894     65.28%     65.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       704847      5.36%     70.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       381317      2.90%     73.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       434239      3.30%     76.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       584235      4.44%     81.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       759996      5.78%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       804555      6.12%     93.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       484372      3.68%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       411318      3.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13148773                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.552143                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822928                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    49                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          129                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           28                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865351                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13153168                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          874737                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697321                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          45000                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           747162                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8617810                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           426                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58928216                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419572                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23708027                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2851467                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            264                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8675124                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10553                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36043091                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1106538                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             31194258                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40837224                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3530                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              84504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76238                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84504                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       245293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       245293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 245293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5410880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5410880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5410880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84510                       # Request fanout histogram
system.membus.reqLayer2.occupancy           181737500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          447545750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6576594500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           79                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6585408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6588224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76318                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           179216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019697                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 175686     98.03%     98.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3530      1.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             179216                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102404500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154273500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        18387                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18387                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        18387                       # number of overall hits
system.l2.overall_hits::total                   18387                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        84463                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84511                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        84463                       # number of overall misses
system.l2.overall_misses::total                 84511                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6343194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6347178500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3984000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6343194500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6347178500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102850                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102850                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.821225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.821308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.821225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.821308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75100.274676                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75104.761510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75100.274676                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75104.761510                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  35                       # number of writebacks
system.l2.writebacks::total                        35                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        84463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84505                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        84463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84505                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5498574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5502138500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5498574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5502138500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.821225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.821250                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.821225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.821250                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65100.393072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65110.212413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65100.393072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65110.212413                       # average overall mshr miss latency
system.l2.replacements                          76318                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           44                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               44                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       308000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        308000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 51333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 51333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 41333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94857.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90545.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        84457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6342886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6342886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.821215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.821222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75101.963129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75098.406365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        84457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5498326500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5498326500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.821215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.821183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65102.081533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65102.081533                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7697.204030                       # Cycle average of tags in use
system.l2.tags.total_refs                      177834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.330171                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              805410268670500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.063441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.436656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.250692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7695.453241                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.939386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1298                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    493964                       # Number of tag accesses
system.l2.tags.data_accesses                   493964                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5408640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        84462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 35                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             38926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       408722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    821940291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             822407402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       408722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           428185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         340602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               340602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         340602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            38926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       408722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    821940291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            822748004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     84430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000627000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              170662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         35                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       35                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    450140500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2033990500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5328.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24078.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73172                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   35                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    478.402266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.780868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.938275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2702     23.92%     23.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3014     26.68%     50.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          581      5.14%     55.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          211      1.87%     57.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          512      4.53%     62.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          127      1.12%     63.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      1.43%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          278      2.46%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3709     32.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11296                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5406208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5408256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       822.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    822.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6576455500                       # Total gap between requests
system.mem_ctrls.avgGap                      77791.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5403520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 408722.173763336032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 821628884.067582488060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        84462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           35                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1835000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2032155500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43690.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24060.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             43425480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             23073600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           334716060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     518756160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2646485490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        296646720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3863103510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.401810                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    742151000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    219440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5614993000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             37256520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19794720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           268414020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     518756160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2511078000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        410793600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3766093020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.650940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1023245250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    219440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5333898750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6576584000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822841                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822831                       # number of overall hits
system.cpu.icache.overall_hits::total          822841                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4637000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4637000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4637000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4637000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822883                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822883                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89173.076923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85870.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89173.076923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85870.370370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4047000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4047000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 96357.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96357.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 96357.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96357.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822841                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4637000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4637000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822883                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89173.076923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85870.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4047000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4047000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 96357.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96357.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000270                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645834                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3904715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3904716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3904715                       # number of overall hits
system.cpu.dcache.overall_hits::total         3904716                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       754132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         754136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       754132                       # number of overall misses
system.cpu.dcache.overall_misses::total        754136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41663082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41663082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41663082000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41663082000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.161871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.161872                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.161871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.161872                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55246.405139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55246.112107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55246.405139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55246.112107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.214286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       651282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       651282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       651282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       651282                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102850                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   6690540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6690540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   6690540500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6690540500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65051.438989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65051.438989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65051.438989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65051.438989                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3767507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3767508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       754124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        754128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41662687000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41662687000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.166781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55246.467424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55246.174389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       651280                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       651280                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6690223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6690223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65052.151803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65052.151803                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       395000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       395000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        49375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        49375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       317000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52833.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52833.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805416845264500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.008296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3698722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.322875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.008296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420557                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               805433474764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86231                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831308                       # Number of bytes of host memory used
host_op_rate                                   175995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   463.87                       # Real time elapsed on the host
host_tick_rate                               35849337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016629                       # Number of seconds simulated
sim_ticks                                 16629499500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        380295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5264756                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          608                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7811171                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233220                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5264756                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4031536                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7811677                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             210                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          362                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040257                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083814                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          608                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807342                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7061657                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        25835                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229116                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     33254898                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.841206                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.283985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24495962     73.66%     73.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       695705      2.09%     75.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        46144      0.14%     75.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       568080      1.71%     77.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        54148      0.16%     77.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       106140      0.32%     78.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        93099      0.28%     78.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       133963      0.40%     78.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7061657     21.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     33254898                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560940                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47256406     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560940     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411726      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229116                       # Class of committed instruction
system.switch_cpus.commit.refs               13972666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.108633                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.108633                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      22564670                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61264149                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1938116                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8327472                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            700                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        428041                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13565688                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4827                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412531                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7811677                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2468937                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              30788835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30028197                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.234874                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2469459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233430                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.902859                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     33258999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.842327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.196398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         23676055     71.19%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1128339      3.39%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3711      0.01%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           429842      1.29%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1108427      3.33%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           133073      0.40%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            15139      0.05%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           456558      1.37%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6307855     18.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     33258999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          760                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808125                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.841476                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13978528                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412531                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           10880                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13567451                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       413417                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61254820                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13565997                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1280                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61245650                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1194684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            700                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1194826                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          649                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         6510                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1692                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           95                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74924036                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61243776                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.693113                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51930816                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.841420                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61244185                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108102425                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53023168                       # number of integer regfile writes
system.switch_cpus.ipc                       0.902012                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.902012                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          379      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47267506     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13566370     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412677      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61246932                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           16                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1242644                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020289                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1242440     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            112      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            92      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62489197                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    156995681                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61243776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61280627                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61254820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61246932                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        25717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          176                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        40195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     33258999                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.841515                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.620111                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     19669589     59.14%     59.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1945378      5.85%     64.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1213204      3.65%     68.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1270951      3.82%     72.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1844316      5.55%     78.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2150111      6.46%     84.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2429537      7.30%     91.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1530052      4.60%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1205861      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     33258999                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.841515                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2468940                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          885                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          197                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13567451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       413417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29596206                       # number of misc regfile reads
system.switch_cpus.numCycles                 33258999                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1211370                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71090986                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141063                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2238129                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       21169930                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           963                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176789244                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61260167                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71125302                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8449908                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            700                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21358892                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            34333                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups            8                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108133155                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3580161                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             87448192                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122514024                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3651                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             190123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          149                       # Transaction distribution
system.membus.trans_dist::CleanEvict           189996                       # Transaction distribution
system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        190123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       570445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12179136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12179136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12179136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            190150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  190150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              190150                       # Request fanout histogram
system.membus.reqLayer2.occupancy           426670500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1003884000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  16629499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          345                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          497502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              28                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307659                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19704512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19704832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          190160                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497852                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085321                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 494201     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3651      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497852                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307885500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461530500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       117542                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117542                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       117542                       # number of overall hits
system.l2.overall_hits::total                  117542                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       190145                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190150                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       190145                       # number of overall misses
system.l2.overall_misses::total                190150                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14126469500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14126906000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       436500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14126469500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14126906000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307692                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307692                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.617982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.617988                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.617982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.617988                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        87300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74293.142076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74293.484092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        87300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74293.142076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74293.484092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 149                       # number of writebacks
system.l2.writebacks::total                       149                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       190145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            190150                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       190145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           190150                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12225019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12225406000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12225019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12225406000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.617982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.617988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.617982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.617988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64293.142076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64293.484092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64293.142076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64293.484092                       # average overall mshr miss latency
system.l2.replacements                         190160                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          196                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3636                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3636                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  27                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 53018.518519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53018.518519                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1161500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1161500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 43018.518519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43018.518519                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       436500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       436500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        87300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        87300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       117541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       190118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          190118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14125038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14125038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.617950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74296.163435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74296.163435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       190118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       190118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12223858000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12223858000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.617950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64296.163435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64296.163435                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      635150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.202136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.173874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.068933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.757193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1420918                       # Number of tag accesses
system.l2.tags.data_accesses                  1420918                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16629499500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12169280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12169600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       190145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              190150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          149                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                149                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        19243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    731788711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             731807954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        19243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         573439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               573439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         573439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        19243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    731788711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            732381392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    189976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000627000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              384375                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      190150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        149                       # Number of write requests accepted
system.mem_ctrls.readBursts                    190150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      149                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   144                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    864267250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  949905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4426411000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4549.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23299.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   169948                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                190150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  149                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  157783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    606.905805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   398.320021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.759608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2983     14.89%     14.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3695     18.44%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1417      7.07%     40.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          445      2.22%     42.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1330      6.64%     49.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          358      1.79%     51.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      1.95%     53.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          895      4.47%     57.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8520     42.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20033                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               12158784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12169600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    731.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16629496500                       # Total gap between requests
system.mem_ctrls.avgGap                      87386.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12158464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 19242.912271653156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 731138300.343916058540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       190145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          149                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       180000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4426231000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23278.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             77354760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             41115030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716641800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1312871040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6216756870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1150564320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9515303820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.194240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2919024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    555360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13155115250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             65680860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34910205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           639822540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1312871040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6135439530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1219042080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9407766255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.727565                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3082388250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    555360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12991751250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    23206083500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3291763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3291773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3291763                       # number of overall hits
system.cpu.icache.overall_hits::total         3291773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5086000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5086000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5086000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5086000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3291820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3291832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3291820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3291832                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89228.070175                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86203.389831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89228.070175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86203.389831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4491000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4491000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4491000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4491000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95553.191489                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95553.191489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95553.191489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95553.191489                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3291763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3291773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5086000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5086000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3291820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3291832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89228.070175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86203.389831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4491000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4491000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95553.191489                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95553.191489                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3291822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                49                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67180.040816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6583713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6583713                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15722608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15722609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15722608                       # number of overall hits
system.cpu.dcache.overall_hits::total        15722609                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2912913                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2912917                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2912913                       # number of overall misses
system.cpu.dcache.overall_misses::total       2912917                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 139769044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 139769044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 139769044000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 139769044000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18635521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18635526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18635521                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18635526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.156310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.156310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47982.567279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47982.501390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47982.567279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47982.501390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2918                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                84                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.738095                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.dcache.writebacks::total               240                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2502376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2502376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2502376                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2502376                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410537                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22512785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22512785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22512785000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22512785000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54837.408078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54837.408078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54837.408078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54837.408078                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409516                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15173708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15173709                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2912871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2912875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 139767033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 139767033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18086579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18086584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.161052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47982.568916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47982.503025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2502367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2502367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22511308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22511308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54838.218385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54838.218385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2010500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2010500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47869.047619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47869.047619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44757.575758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44757.575758                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805433474764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.029438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16133149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.297386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.029438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37681592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37681592                       # Number of data accesses

---------- End Simulation Statistics   ----------
