{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.95525",
   "Default View_TopLeft":"-126,-242",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 910 -y 60 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port M_AXI -pg 1 -lvl 4 -x 910 -y 100 -defaultsOSRD
preplace port S_AXI_B -pg 1 -lvl 4 -x 910 -y 80 -defaultsOSRD -right
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 910 -y 140 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 910 -y 120 -defaultsOSRD
preplace inst bridge_input_clk -pg 1 -lvl 1 -x 170 -y 160 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 20R
preplace inst pcie_bridge -pg 1 -lvl 2 -x 500 -y 60 -swap {32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 68 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 88 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 0 89 90 91 92 101 95 93 98 99 97 96 100 94 102 103 104 105} -defaultsOSRD -pinDir S_AXI_B right -pinY S_AXI_B 20R -pinDir M_AXI_B right -pinY M_AXI_B 40R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 140R -pinDir pcie_mgt right -pinY pcie_mgt 0R -pinDir sys_clk left -pinY sys_clk 120L -pinDir sys_clk_gt left -pinY sys_clk_gt 100L -pinDir sys_rst_n left -pinY sys_rst_n 0L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 200R -pinDir user_lnk_up right -pinY user_lnk_up 220R -pinDir axi_aclk right -pinY axi_aclk 180R -pinDir axi_aresetn right -pinY axi_aresetn 160R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 240R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 20L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 260R -pinDir msi_enable right -pinY msi_enable 280R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 300R -pinDir interrupt_out right -pinY interrupt_out 320R
preplace inst one -pg 1 -lvl 1 -x 170 -y 60 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi4_lite_plug -pg 1 -lvl 3 -x 790 -y 200 -defaultsOSRD -pinDir AXI left -pinY AXI 0L -pinDir clk left -pinY clk 20L
preplace netloc one_dout 1 1 1 NJ 60
preplace netloc pcie_bridge_axi_aclk 1 2 2 690 140 N
preplace netloc pcie_bridge_axi_aresetn 1 2 2 670J 120 N
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 N 180
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 160
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 160
preplace netloc axi4_lite_plug_0_AXI 1 2 1 N 200
preplace netloc pcie_bridge_pcie_mgt 1 2 2 N 60 N
preplace netloc S_AXI_B_1 1 2 2 N 80 N
preplace netloc pcie_bridge_M_AXI_B 1 2 2 N 100 N
levelinfo -pg 1 0 170 500 790 910
pagesize -pg 1 -db -bbox -sgen -130 0 1050 440
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-294,-123",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 900 -y 80 -defaultsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 900 -y 100 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_led_pcie_link_up -pg 1 -lvl 4 -x 900 -y 140 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 900 -y 160 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 900 -y 180 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 180 -defaultsOSRD
preplace inst one -pg 1 -lvl 3 -x 800 -y 250 -defaultsOSRD
preplace inst bridge_input_clock -pg 1 -lvl 1 -x 170 -y 70 -defaultsOSRD
preplace netloc xdma_0_user_lnk_up 1 2 2 NJ 140 N
preplace netloc xdma_0_axi_aclk 1 2 2 NJ 160 N
preplace netloc xdma_0_axi_aresetn 1 2 2 NJ 180 N
preplace netloc one_dout 1 1 3 320J 340 N 340 880
preplace netloc bridge_input_clock_IBUF_DS_ODIV2 1 1 1 320 80n
preplace netloc bridge_input_clock_IBUF_OUT 1 1 1 330 60n
preplace netloc xdma_0_M_AXI_B 1 2 2 NJ 80 N
preplace netloc smartconnect_0_M01_AXI 1 0 2 NJ 140 NJ
preplace netloc xdma_0_pcie_mgt 1 2 2 NJ 100 N
preplace netloc Conn1 1 0 1 NJ 70
levelinfo -pg 1 0 170 510 800 900
pagesize -pg 1 -db -bbox -sgen -130 0 1070 350
"
}
0
