var s_op_hcompute_cim_stencil, integer;
var s_op_hcompute_cim_stencil_1, integer;
var s_op_hcompute_grad_x_unclamp_stencil, integer;
var s_op_hcompute_grad_x_unclamp_stencil_1, integer;
var s_op_hcompute_grad_x_unclamp_stencil_2, integer;
var s_op_hcompute_grad_x_unclamp_stencil_3, integer;
var s_op_hcompute_grad_y_unclamp_stencil, integer;
var s_op_hcompute_grad_y_unclamp_stencil_1, integer;
var s_op_hcompute_grad_y_unclamp_stencil_2, integer;
var s_op_hcompute_grad_y_unclamp_stencil_3, integer;
var s_op_hcompute_gray_stencil, integer;
var s_op_hcompute_gray_stencil_1, integer;
var s_op_hcompute_hw_input_global_wrapper_glb_stencil, integer;
var s_op_hcompute_hw_input_global_wrapper_glb_stencil_1, integer;
var s_op_hcompute_hw_input_global_wrapper_glb_stencil_2, integer;
var s_op_hcompute_hw_input_global_wrapper_glb_stencil_3, integer;
var s_op_hcompute_hw_input_global_wrapper_glb_stencil_4, integer;
var s_op_hcompute_hw_input_global_wrapper_glb_stencil_5, integer;
var s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil, integer;
var s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1, integer;
var s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2, integer;
var s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3, integer;
var s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4, integer;
var s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5, integer;
var s_op_hcompute_hw_output_glb_stencil, integer;
var s_op_hcompute_hw_output_glb_stencil_1, integer;
var s_op_hcompute_hw_output_global_wrapper_stencil, integer;
var s_op_hcompute_hw_output_global_wrapper_stencil_1, integer;
var s_op_hcompute_lgxx_stencil, integer;
var s_op_hcompute_lgxx_stencil_1, integer;
var s_op_hcompute_lgxx_stencil_2, integer;
var s_op_hcompute_lgxx_stencil_3, integer;
var s_op_hcompute_lgxy_stencil, integer;
var s_op_hcompute_lgxy_stencil_1, integer;
var s_op_hcompute_lgxy_stencil_2, integer;
var s_op_hcompute_lgxy_stencil_3, integer;
var s_op_hcompute_lgyy_stencil, integer;
var s_op_hcompute_lgyy_stencil_1, integer;
var s_op_hcompute_lgyy_stencil_2, integer;
var s_op_hcompute_lgyy_stencil_3, integer;
var s_op_hcompute_lxx_stencil, integer;
var s_op_hcompute_lxx_stencil_1, integer;
var s_op_hcompute_lxy_stencil, integer;
var s_op_hcompute_lxy_stencil_1, integer;
var s_op_hcompute_lyy_stencil, integer;
var s_op_hcompute_lyy_stencil_1, integer;
s.t. c0 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + -1>= 0;
s.t. c1 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c2 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + -1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c3 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 1*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c4 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + -1*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c5 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 1*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c6 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + -1*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c7 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 1*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c8 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + -1*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c9 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c10 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + -1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c11 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c12 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + -1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c13 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 1*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c14 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + -1*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c15 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 1*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c16 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + -1*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c17 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 1*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c18 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + -1*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c19 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 1*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c20 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + -1*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c21 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 1*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c22 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + -1*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c23 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 1*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c24 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + -1*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c25 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c26 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + -1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c27 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c28 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + -1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c29 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 1*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c30 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + -1*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c31 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 1*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c32 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + -1*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c33 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c34 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + -1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c35 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 1*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c36 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + -1*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c37 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 1*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c38 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + -1*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c39 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 1*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c40 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + -1*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c41 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 1*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c42 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + -1*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c43 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c44 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + -1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c45 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 1*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c46 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + -1*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c47 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c48 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + -1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c49 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c50 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + -1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c51 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c52 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + -1*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c53 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c54 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + -1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c55 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 1*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c56 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + -1*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c57 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 1*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c58 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + -1*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c59 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 1*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c60 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + -1*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c61 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 1*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c62 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + -1*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c63 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 1*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c64 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + -1*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c65 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 1*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c66 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + -1*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c67 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 1*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c68 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + -1*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c69 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 1*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c70 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + -1*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c71 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 1*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c72 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + -1*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c73 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 1*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c74 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + -1*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c75 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 1*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c76 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + -1*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c77 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 1*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c78 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + -1*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c79 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 1*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c80 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + -1*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c81 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 1*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c82 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + -1*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c83 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 1*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c84 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + -1*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c85 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 1*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c86 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + -1*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c87 : -1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 1*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c88 : 1*s_op_hcompute_gray_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + -1*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c89 : -1*s_op_hcompute_gray_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
s.t. c90 : 1*s_op_hcompute_gray_stencil_1 + -1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 0*s_op_hcompute_hw_output_glb_stencil + 0*s_op_hcompute_cim_stencil + 0*s_op_hcompute_lgyy_stencil_2 + 0*s_op_hcompute_lyy_stencil_1 + 0*s_op_hcompute_lgxx_stencil_2 + 0*s_op_hcompute_lgxx_stencil + 0*s_op_hcompute_hw_output_glb_stencil_1 + 0*s_op_hcompute_cim_stencil_1 + 0*s_op_hcompute_lgxx_stencil_3 + 0*s_op_hcompute_lxx_stencil_1 + 0*s_op_hcompute_lyy_stencil + 0*s_op_hcompute_grad_y_unclamp_stencil_2 + 0*s_op_hcompute_lxy_stencil + 0*s_op_hcompute_lgxy_stencil_2 + 0*s_op_hcompute_lgxy_stencil + 0*s_op_hcompute_gray_stencil + 0*s_op_hcompute_lgyy_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 0*s_op_hcompute_grad_y_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 0*s_op_hcompute_lgyy_stencil + 0*s_op_hcompute_lgxy_stencil_3 + 0*s_op_hcompute_lgxy_stencil_1 + 0*s_op_hcompute_grad_x_unclamp_stencil_3 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 0*s_op_hcompute_lxx_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 0*s_op_hcompute_grad_x_unclamp_stencil + 0*s_op_hcompute_hw_output_global_wrapper_stencil + 0*s_op_hcompute_lgxx_stencil_1 + 0*s_op_hcompute_lxy_stencil_1 + 0*s_op_hcompute_grad_y_unclamp_stencil_1 + 0*s_op_hcompute_lgyy_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 0*s_op_hcompute_grad_y_unclamp_stencil + 0*s_op_hcompute_grad_x_unclamp_stencil_1 + 0*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 0*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 0>= 0;
minimize obj: 1*s_op_hcompute_cim_stencil + 1*s_op_hcompute_cim_stencil_1 + 1*s_op_hcompute_grad_x_unclamp_stencil + 1*s_op_hcompute_grad_x_unclamp_stencil_1 + 1*s_op_hcompute_grad_x_unclamp_stencil_2 + 1*s_op_hcompute_grad_x_unclamp_stencil_3 + 1*s_op_hcompute_grad_y_unclamp_stencil + 1*s_op_hcompute_grad_y_unclamp_stencil_1 + 1*s_op_hcompute_grad_y_unclamp_stencil_2 + 1*s_op_hcompute_grad_y_unclamp_stencil_3 + 1*s_op_hcompute_gray_stencil + 1*s_op_hcompute_gray_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 + 1*s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 + 1*s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 + 1*s_op_hcompute_hw_output_glb_stencil + 1*s_op_hcompute_hw_output_glb_stencil_1 + 1*s_op_hcompute_hw_output_global_wrapper_stencil + 1*s_op_hcompute_hw_output_global_wrapper_stencil_1 + 1*s_op_hcompute_lgxx_stencil + 1*s_op_hcompute_lgxx_stencil_1 + 1*s_op_hcompute_lgxx_stencil_2 + 1*s_op_hcompute_lgxx_stencil_3 + 1*s_op_hcompute_lgxy_stencil + 1*s_op_hcompute_lgxy_stencil_1 + 1*s_op_hcompute_lgxy_stencil_2 + 1*s_op_hcompute_lgxy_stencil_3 + 1*s_op_hcompute_lgyy_stencil + 1*s_op_hcompute_lgyy_stencil_1 + 1*s_op_hcompute_lgyy_stencil_2 + 1*s_op_hcompute_lgyy_stencil_3 + 1*s_op_hcompute_lxx_stencil + 1*s_op_hcompute_lxx_stencil_1 + 1*s_op_hcompute_lxy_stencil + 1*s_op_hcompute_lxy_stencil_1 + 1*s_op_hcompute_lyy_stencil + 1*s_op_hcompute_lyy_stencil_1;
solve;printf "s_op_hcompute_cim_stencil = %d\n", s_op_hcompute_cim_stencil;
printf "s_op_hcompute_cim_stencil_1 = %d\n", s_op_hcompute_cim_stencil_1;
printf "s_op_hcompute_grad_x_unclamp_stencil = %d\n", s_op_hcompute_grad_x_unclamp_stencil;
printf "s_op_hcompute_grad_x_unclamp_stencil_1 = %d\n", s_op_hcompute_grad_x_unclamp_stencil_1;
printf "s_op_hcompute_grad_x_unclamp_stencil_2 = %d\n", s_op_hcompute_grad_x_unclamp_stencil_2;
printf "s_op_hcompute_grad_x_unclamp_stencil_3 = %d\n", s_op_hcompute_grad_x_unclamp_stencil_3;
printf "s_op_hcompute_grad_y_unclamp_stencil = %d\n", s_op_hcompute_grad_y_unclamp_stencil;
printf "s_op_hcompute_grad_y_unclamp_stencil_1 = %d\n", s_op_hcompute_grad_y_unclamp_stencil_1;
printf "s_op_hcompute_grad_y_unclamp_stencil_2 = %d\n", s_op_hcompute_grad_y_unclamp_stencil_2;
printf "s_op_hcompute_grad_y_unclamp_stencil_3 = %d\n", s_op_hcompute_grad_y_unclamp_stencil_3;
printf "s_op_hcompute_gray_stencil = %d\n", s_op_hcompute_gray_stencil;
printf "s_op_hcompute_gray_stencil_1 = %d\n", s_op_hcompute_gray_stencil_1;
printf "s_op_hcompute_hw_input_global_wrapper_glb_stencil = %d\n", s_op_hcompute_hw_input_global_wrapper_glb_stencil;
printf "s_op_hcompute_hw_input_global_wrapper_glb_stencil_1 = %d\n", s_op_hcompute_hw_input_global_wrapper_glb_stencil_1;
printf "s_op_hcompute_hw_input_global_wrapper_glb_stencil_2 = %d\n", s_op_hcompute_hw_input_global_wrapper_glb_stencil_2;
printf "s_op_hcompute_hw_input_global_wrapper_glb_stencil_3 = %d\n", s_op_hcompute_hw_input_global_wrapper_glb_stencil_3;
printf "s_op_hcompute_hw_input_global_wrapper_glb_stencil_4 = %d\n", s_op_hcompute_hw_input_global_wrapper_glb_stencil_4;
printf "s_op_hcompute_hw_input_global_wrapper_glb_stencil_5 = %d\n", s_op_hcompute_hw_input_global_wrapper_glb_stencil_5;
printf "s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil = %d\n", s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil;
printf "s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1 = %d\n", s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_1;
printf "s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2 = %d\n", s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_2;
printf "s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3 = %d\n", s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_3;
printf "s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4 = %d\n", s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_4;
printf "s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5 = %d\n", s_op_hcompute_hw_input_global_wrapper_global_wrapper_stencil_5;
printf "s_op_hcompute_hw_output_glb_stencil = %d\n", s_op_hcompute_hw_output_glb_stencil;
printf "s_op_hcompute_hw_output_glb_stencil_1 = %d\n", s_op_hcompute_hw_output_glb_stencil_1;
printf "s_op_hcompute_hw_output_global_wrapper_stencil = %d\n", s_op_hcompute_hw_output_global_wrapper_stencil;
printf "s_op_hcompute_hw_output_global_wrapper_stencil_1 = %d\n", s_op_hcompute_hw_output_global_wrapper_stencil_1;
printf "s_op_hcompute_lgxx_stencil = %d\n", s_op_hcompute_lgxx_stencil;
printf "s_op_hcompute_lgxx_stencil_1 = %d\n", s_op_hcompute_lgxx_stencil_1;
printf "s_op_hcompute_lgxx_stencil_2 = %d\n", s_op_hcompute_lgxx_stencil_2;
printf "s_op_hcompute_lgxx_stencil_3 = %d\n", s_op_hcompute_lgxx_stencil_3;
printf "s_op_hcompute_lgxy_stencil = %d\n", s_op_hcompute_lgxy_stencil;
printf "s_op_hcompute_lgxy_stencil_1 = %d\n", s_op_hcompute_lgxy_stencil_1;
printf "s_op_hcompute_lgxy_stencil_2 = %d\n", s_op_hcompute_lgxy_stencil_2;
printf "s_op_hcompute_lgxy_stencil_3 = %d\n", s_op_hcompute_lgxy_stencil_3;
printf "s_op_hcompute_lgyy_stencil = %d\n", s_op_hcompute_lgyy_stencil;
printf "s_op_hcompute_lgyy_stencil_1 = %d\n", s_op_hcompute_lgyy_stencil_1;
printf "s_op_hcompute_lgyy_stencil_2 = %d\n", s_op_hcompute_lgyy_stencil_2;
printf "s_op_hcompute_lgyy_stencil_3 = %d\n", s_op_hcompute_lgyy_stencil_3;
printf "s_op_hcompute_lxx_stencil = %d\n", s_op_hcompute_lxx_stencil;
printf "s_op_hcompute_lxx_stencil_1 = %d\n", s_op_hcompute_lxx_stencil_1;
printf "s_op_hcompute_lxy_stencil = %d\n", s_op_hcompute_lxy_stencil;
printf "s_op_hcompute_lxy_stencil_1 = %d\n", s_op_hcompute_lxy_stencil_1;
printf "s_op_hcompute_lyy_stencil = %d\n", s_op_hcompute_lyy_stencil;
printf "s_op_hcompute_lyy_stencil_1 = %d\n", s_op_hcompute_lyy_stencil_1;
end;
