{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364527748928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364527748928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 23:29:08 2013 " "Processing started: Thu Mar 28 23:29:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364527748928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364527748928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/12.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lg_highlevel lg_highlevel " "Command: quartus_sh -t c:/altera/12.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lg_highlevel lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364527748928 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lg_highlevel lg_highlevel " "Quartus(args): --rtl_sim lg_highlevel lg_highlevel" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1364527748928 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1364527749401 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "" 0 0 1364527749801 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1364527749804 ""}
{ "Warning" "0" "" "Warning: File lg_highlevel_run_msim_rtl_verilog.do already exists - backing up current file as lg_highlevel_run_msim_rtl_verilog.do.bak2" {  } {  } 0 0 "Warning: File lg_highlevel_run_msim_rtl_verilog.do already exists - backing up current file as lg_highlevel_run_msim_rtl_verilog.do.bak2" 0 0 "" 0 0 1364527750051 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/wamp/www/CS-3220-HW5/homework5_v3_restored/simulation/modelsim/lg_highlevel_run_msim_rtl_verilog.do" {  } { { "C:/wamp/www/CS-3220-HW5/homework5_v3_restored/simulation/modelsim/lg_highlevel_run_msim_rtl_verilog.do" "0" { Text "C:/wamp/www/CS-3220-HW5/homework5_v3_restored/simulation/modelsim/lg_highlevel_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/wamp/www/CS-3220-HW5/homework5_v3_restored/simulation/modelsim/lg_highlevel_run_msim_rtl_verilog.do" 0 0 "" 0 0 1364527750130 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "" 0 0 1364527750131 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "" 0 0 1364527750671 ""}
