#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan 19 14:31:27 2022
# Process ID: 24928
# Current directory: C:/vivado_tutorial/digita_design_using_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18008 C:\vivado_tutorial\digita_design_using_vivado\digita_design_using_vivado.xpr
# Log file: C:/vivado_tutorial/digita_design_using_vivado/vivado.log
# Journal file: C:/vivado_tutorial/digita_design_using_vivado\vivado.jou
# Running On: XSHWELI20, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 34131 MB
#-----------------------------------------------------------
start_gui
open_project C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lesliex/tutorial/digital_design_tutorial/sources/Vivado_Tutorial_Using_IP_Integrator/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.191 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/utils_1/imports/synth_1/tutorial_tb.dcp with file C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/synth_1/tutorial_tb.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 19 14:32:13 2022] Launched synth_1...
Run output will be captured here: C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/synth_1/runme.log
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/design_1_xup_and2_0_0.dcp' for cell 'tut1/design_1_i/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/design_1_xup_and2_0_1.dcp' for cell 'tut1/design_1_i/xup_and2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_0/design_1_xup_inv_0_0.dcp' for cell 'tut1/design_1_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_1/design_1_xup_inv_0_1.dcp' for cell 'tut1/design_1_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_or2_0_0/design_1_xup_or2_0_0.dcp' for cell 'tut1/design_1_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.195 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.215 ; gain = 460.023
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
WARNING: [Vivado 12-584] No ports matched 'SW7'.
INFO: [Common 17-17] undo 'set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
open_bd_design {C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Successfully read diagram <design_1> from block design file <C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/bd/design_1/design_1.bd>
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
WARNING: [Vivado 12-584] No ports matched 'SW7'.
INFO: [Common 17-17] undo 'set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
WARNING: [Vivado 12-584] No ports matched 'SW7'.
INFO: [Common 17-17] undo 'set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
WARNING: [Vivado 12-584] No ports matched 'SW7'.
INFO: [Common 17-17] undo 'set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
export_ip_user_files -of_objects  [get_files C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/imports/tutorial/tutorial_tb.v] -no_script -reset -force -quiet
remove_files  C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/imports/tutorial/tutorial_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/lesliex/tutorial/digital_design_tutorial/sources/Vivado_Tutorial_Using_IP_Integrator/tutorial/tutorial_tb.v
import_files -fileset sim_1 -norecurse C:/Users/lesliex/tutorial/digital_design_tutorial/sources/Vivado_Tutorial_Using_IP_Integrator/tutorial/tutorial_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
WARNING: [Vivado 12-584] No ports matched 'SW7'.
INFO: [Common 17-17] undo 'set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.313 ; gain = 326.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_and2_0_0' [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_and2_0_0' (1#1) [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_and2_0_1' [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_and2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_and2_0_1' (2#1) [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_and2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_inv_0_0' [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_inv_0_0' (3#1) [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_inv_0_1' [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_inv_0_1' (4#1) [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_inv_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_or2_0_0' [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_or2_0_0' (5#1) [C:/vivado_tutorial/digita_design_using_vivado/.Xil/Vivado-24928-XSHWELI20/realtime/design_1_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.344 ; gain = 384.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2755.266 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2755.266 ; gain = 403.832
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/design_1_xup_and2_0_0.dcp' for cell 'design_1_i/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/design_1_xup_and2_0_1.dcp' for cell 'design_1_i/xup_and2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_0/design_1_xup_inv_0_0.dcp' for cell 'design_1_i/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_1/design_1_xup_inv_0_1.dcp' for cell 'design_1_i/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.gen/sources_1/bd/design_1/ip/design_1_xup_or2_0_0/design_1_xup_or2_0_0.dcp' for cell 'design_1_i/xup_or2_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.266 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc]
Finished Parsing XDC File [C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/constrs_1/imports/tutorial/tutorial_z2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.141 ; gain = 554.707
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.141 ; gain = 554.707
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS33} [get_ports {SW7}]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.srcs/utils_1/imports/synth_1/tutorial_tb.dcp with file C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/synth_1/tutorial_tb.dcp
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 19 14:43:53 2022] Launched synth_1...
Run output will be captured here: C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/synth_1/runme.log
[Wed Jan 19 14:43:53 2022] Launched impl_1...
Run output will be captured here: C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 19 14:46:46 2022] Launched impl_1...
Run output will be captured here: C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2930.227 ; gain = 1.961
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 4674.102 ; gain = 1743.875
set_property PROGRAM.FILE {C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4698.836 ; gain = 23.953
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4714.199 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4725.563 ; gain = 11.363
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-05:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4751.426 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4753.344 ; gain = 1.918
set_property PROGRAM.FILE {C:/vivado_tutorial/digita_design_using_vivado/digita_design_using_vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4753.344 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 19 15:32:55 2022...
