# PROJECTS

This repository contains a collection of projects using **Verilog** and **SystemVerilog**. It is designed for learning, experimenting, and demonstrating skills in digital design and hardware description languages.

## Repository Overview

- **Main Language:** SystemVerilog (also includes Verilog)
- **Purpose:** To provide sample projects, modules, and experiments in Verilog and SystemVerilog for educational and practical use.
- **Visibility:** Public

## Contents

- Projects and modules written in Verilog and SystemVerilog.
- Example designs, testbenches, and simulations.
- Code and resources for digital hardware design.

## Getting Started

1. **Clone the repository:**
   ```bash
   git clone https://github.com/SANGEETH-KUMAR07/PROJECTS.git
   cd PROJECTS