
*** Running vivado
    with args -log lenet_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenet_bd_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Sep  2 23:20:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lenet_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 534.062 ; gain = 209.695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/lenet_p/lenet_p'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.srcs/sources_1/bd/lenet_bd/lenet_bd.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 lenet_bd_xlconstant_0_0
Command: read_checkpoint -auto_incremental -incremental C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.srcs/utils_1/imports/synth_1/lenet_bd_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.srcs/utils_1/imports/synth_1/lenet_bd_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lenet_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1301.051 ; gain = 493.004
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_interconnect_0_imp_xbar_0/synth/lenet_bd_axi_interconnect_0_imp_xbar_0.v:155]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_interconnect_0_imp_xbar_0/synth/lenet_bd_axi_interconnect_0_imp_xbar_0.v:157]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_xbar_0/synth/lenet_bd_axi_ic_data_imp_xbar_0.v:152]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_xbar_0/synth/lenet_bd_axi_ic_data_imp_xbar_0.v:154]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_wrapper' [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/hdl/lenet_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:13]
INFO: [Synth 8-638] synthesizing module 'lenet_bd_axi_gpio_0_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/synth/lenet_bd_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1255' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/synth/lenet_bd_axi_gpio_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:447]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS3' of component 'xpm_cdc_array_single' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:458]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-256] done synthesizing module 'lenet_bd_axi_gpio_0_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/synth/lenet_bd_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_interconnect_0_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:662]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TDKHKI' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2148]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_ctrl_imp_m00_regslice_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_ic_ctrl_imp_m00_regslice_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'lenet_bd_axi_ic_ctrl_imp_m00_regslice_0' is unconnected for instance 'm00_regslice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2269]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'lenet_bd_axi_ic_ctrl_imp_m00_regslice_0' is unconnected for instance 'm00_regslice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2269]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'lenet_bd_axi_ic_ctrl_imp_m00_regslice_0' has 40 connections declared, but only 38 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2269]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TDKHKI' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2148]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1BZH1V' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2310]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_ctrl_imp_m01_regslice_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_ic_ctrl_imp_m01_regslice_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'lenet_bd_axi_ic_ctrl_imp_m01_regslice_0' is unconnected for instance 'm01_regslice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2431]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'lenet_bd_axi_ic_ctrl_imp_m01_regslice_0' is unconnected for instance 'm01_regslice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2431]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'lenet_bd_axi_ic_ctrl_imp_m01_regslice_0' has 40 connections declared, but only 38 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2431]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1BZH1V' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2310]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_563KXC' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2472]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_ctrl_imp_auto_pc_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_auto_pc_0/synth/lenet_bd_axi_ic_ctrl_imp_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_axi_protocol_converter' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_aw_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_cmd_translator' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_incr_cmd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_incr_cmd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_wrap_cmd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_wrap_cmd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_cmd_translator' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_wr_cmd_fsm' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_wr_cmd_fsm' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_aw_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_b_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_b_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_ar_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_rd_cmd_fsm' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_rd_cmd_fsm' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_ar_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_r_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s_r_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized4' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized4' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized5' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized6' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized6' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized7' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized7' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized8' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized8' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized9' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized9' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized10' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized10' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized11' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized11' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_b2s' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_axi_protocol_converter' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_ic_ctrl_imp_auto_pc_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_auto_pc_0/synth/lenet_bd_axi_ic_ctrl_imp_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_ctrl_imp_s00_regslice_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized12' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized12' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized13' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized13' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized14' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized14' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized15' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized15' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_ic_ctrl_imp_s00_regslice_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_563KXC' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2472]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_interconnect_0_imp_xbar_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_interconnect_0_imp_xbar_0/synth/lenet_bd_axi_interconnect_0_imp_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_axi_crossbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_crossbar_sasd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_addr_decoder' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_addr_decoder' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_decerr_slave' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_decerr_slave' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_addr_arbiter_sasd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_addr_arbiter_sasd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_splitter' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_splitter' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_37_splitter__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_splitter__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized16' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized16' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_crossbar_sasd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_37_axi_crossbar' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_interconnect_0_imp_xbar_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_interconnect_0_imp_xbar_0/synth/lenet_bd_axi_interconnect_0_imp_xbar_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_interconnect_0_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:662]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_interconnect_1_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1149]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1C5CFC5' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1826]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_data_imp_m00_regslice_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_m00_regslice_0/synth/lenet_bd_axi_ic_data_imp_m00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized4' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized17' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized17' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized18' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized18' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized19' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized19' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized20' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized20' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized4' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_ic_data_imp_m00_regslice_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_m00_regslice_0/synth/lenet_bd_axi_ic_data_imp_m00_regslice_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1C5CFC5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1826]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_NIA9RB' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2835]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_data_imp_auto_pc_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_pc_0/synth/lenet_bd_axi_ic_data_imp_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_axi_protocol_converter__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_a_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_35_axic_fifo' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_35_fifo_gen' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_35_fifo_gen' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_35_axic_fifo' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_a_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_36_r_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_r_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_36_axi_protocol_converter__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_ic_data_imp_auto_pc_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_pc_0/synth/lenet_bd_axi_ic_data_imp_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_ic_data_imp_auto_us_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_us_0/synth/lenet_bd_axi_ic_data_imp_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_36_top' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14527]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_36_axi_upsizer' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_36_r_upsizer' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_36_r_upsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized5' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized21' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized21' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized22' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized22' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axi_register_slice__parameterized5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_command_fifo__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_36_a_upsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized23' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_35_axic_register_slice__parameterized24' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7071] port 'm_axi_wid' of module 'lenet_bd_axi_ic_data_imp_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3401]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'lenet_bd_axi_ic_data_imp_auto_pc_1' has 79 connections declared, but only 78 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3401]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_35_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_35_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'lenet_bd_axi_ic_data_imp_xbar_0' is unconnected for instance 'xbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1747]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'lenet_bd_axi_ic_data_imp_xbar_0' is unconnected for instance 'xbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1747]
WARNING: [Synth 8-7023] instance 'xbar' of module 'lenet_bd_axi_ic_data_imp_xbar_0' has 78 connections declared, but only 76 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1747]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/synth/lenet_bd_processing_system7_0_1.v:466]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'lenet_bd_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:462]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'lenet_bd_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:462]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'lenet_bd_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:462]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'lenet_bd_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:462]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'lenet_bd_processing_system7_0_1' has 108 connections declared, but only 104 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:462]
INFO: [Synth 8-638] synthesizing module 'lenet_bd_rst_ps7_0_77M_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/synth/lenet_bd_rst_ps7_0_77M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/synth/lenet_bd_rst_ps7_0_77M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'Z:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'lenet_bd_rst_ps7_0_77M_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/synth/lenet_bd_rst_ps7_0_77M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'lenet_bd_rst_ps7_0_77M_0' is unconnected for instance 'rst_ps7_0_77M' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:567]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'lenet_bd_rst_ps7_0_77M_0' is unconnected for instance 'rst_ps7_0_77M' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:567]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'lenet_bd_rst_ps7_0_77M_0' is unconnected for instance 'rst_ps7_0_77M' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:567]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_77M' of module 'lenet_bd_rst_ps7_0_77M_0' has 10 connections declared, but only 7 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:567]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_biases_ROM_bkb.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_biases_ROM_bkb.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_0cud.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_0cud.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_1dEe.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_1dEe.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_2eOg.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_2eOg.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_3fYi.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_3fYi.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_4g8j.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_4g8j.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_0hbi.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_0hbi.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_1ibs.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_1ibs.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_2jbC.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_2jbC.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_3kbM.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_3kbM.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_4lbW.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_4lbW.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_0mb6.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_0mb6.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_2ocq.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_2ocq.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_3pcA.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_3pcA.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_4qcK.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_4qcK.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_0rcU.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_0rcU.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_1sc4.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_1sc4.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2tde.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2tde.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_3udo.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_3udo.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_4vdy.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_4vdy.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_0wdI.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_0wdI.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1xdS.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1xdS.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_2yd2.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_2yd2.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_3zec.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_3zec.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_4Aem.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_4Aem.v:28]
INFO: [Synth 8-638] synthesizing module 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/top_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/top_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/top_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd:72]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_sparsemux_9_2_32_1_1.v:54]
INFO: [Synth 8-3876] $readmem data file './top_c2_conv2_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c2_conv2_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c2_conv2_weights_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_c2_conv2_weights_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc1_weights_RAM_1P_LUTRAMBew.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc1_weights_RAM_1P_LUTRAMBew.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc1_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc1_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc2_weights_RAM_1P_LUTRAM_CeG.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc2_weights_RAM_1P_LUTRAM_CeG.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc2_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fc2_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_0_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_0_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_1_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_1_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_2_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_2_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_3_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_weights_3_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fc3_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_control_s_axi.v:357]
INFO: [Synth 8-638] synthesizing module 'top_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'top_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:72]
INFO: [Synth 8-638] synthesizing module 'top_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'top_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWADDR' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWBURST' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWCACHE' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWID' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWLEN' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWLOCK' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWPROT' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWQOS' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWREGION' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWSIZE' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWVALID' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_BREADY' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WDATA' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WID' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WLAST' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WSTRB' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WVALID' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7071] port 'm_axi_gmem_out_WID' of module 'lenet_bd_top_0_2' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-7023] instance 'top_0' of module 'lenet_bd_top_0_2' has 100 connections declared, but only 82 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:575]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:485]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:852]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:636]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_36_axi3_conv does not have driver. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_urem_4ns_3ns_4_8_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_urem_4ns_3ns_4_8_1.v:122]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/e76e/hdl/verilog/top_control_s_axi.v:514]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_20_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/lenet_bd_processing_system7_0_1.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/lenet_bd_processing_system7_0_1.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/lenet_bd_processing_system7_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/lenet_bd_rst_ps7_0_77M_0_board.xdc] for cell 'lenet_bd_i/rst_ps7_0_77M/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/lenet_bd_rst_ps7_0_77M_0_board.xdc] for cell 'lenet_bd_i/rst_ps7_0_77M/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s00_regslice_0/lenet_bd_axi_ic_data_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s00_regslice_0/lenet_bd_axi_ic_data_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s01_regslice_0/lenet_bd_axi_ic_data_imp_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s01_regslice_0/lenet_bd_axi_ic_data_imp_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_m00_regslice_0/lenet_bd_axi_ic_data_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_m00_regslice_0/lenet_bd_axi_ic_data_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1903.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDE => FDRE: 6 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1903.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch lenet_bd_axi_interconnect_0_0
got a mismatch m00_couplers_imp_1TDKHKI
got a mismatch lenet_bd_axi_ic_ctrl_imp_m00_regslice_0
got a mismatch axi_register_slice_v2_1_35_axi_register_slice
got a mismatch axi_infrastructure_v1_1_0_axi2vector
got a mismatch axi_infrastructure_v1_1_0_vector2axi
got a mismatch axi_register_slice_v2_1_35_axic_register_slice
got a mismatch axi_register_slice_v2_1_35_axic_register_slice
got a mismatch lenet_bd_axi_interconnect_1_0
got a mismatch s00_couplers_imp_NIA9RB
got a mismatch lenet_bd_axi_ic_data_imp_auto_us_0
got a mismatch axi_dwidth_converter_v2_1_36_top
got a mismatch axi_register_slice_v2_1_35_axi_register_slice__parameterized4
got a mismatch axi_infrastructure_v1_1_0_axi2vector__parameterized3
got a mismatch axi_infrastructure_v1_1_0_vector2axi__parameterized3
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized17
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized18
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized17
got a mismatch axi_register_slice_v2_1_35_axi_register_slice__parameterized5
got a mismatch axi_infrastructure_v1_1_0_axi2vector__parameterized4
got a mismatch axi_infrastructure_v1_1_0_vector2axi__parameterized4
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized17
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized21
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized17
got a mismatch lenet_bd_axi_ic_data_imp_s00_regslice_0
got a mismatch axi_register_slice_v2_1_35_axi_register_slice__parameterized5
got a mismatch axi_infrastructure_v1_1_0_axi2vector__parameterized4
got a mismatch axi_infrastructure_v1_1_0_vector2axi__parameterized4
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized17
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized21
got a mismatch axi_register_slice_v2_1_35_axic_register_slice__parameterized17
got a mismatch axi_protocol_converter_v2_1_36_axi_protocol_converter__parameterized0
got a mismatch axi_protocol_converter_v2_1_36_axi3_conv
got a mismatch axi_data_fifo_v2_1_35_axic_fifo__1
Is not a child genome
got a mismatch axi_data_fifo_v2_1_35_fifo_gen__1
Is not a child genome
got a mismatch fifo_generator_v13_2_13__1
Is not a child genome
got a mismatch fifo_generator_v13_2_13_synth__1
Is not a child genome
got a mismatch fifo_generator_top__1
Is not a child genome
got a mismatch fifo_generator_ramfifo__1
Is not a child genome
got a mismatch input_blk__1
Is not a child genome
got a mismatch memory__1
Is not a child genome
got a mismatch dmem__1
Is not a child genome
got a mismatch output_blk__1
Is not a child genome
got a mismatch axi_data_fifo_v2_1_35_axic_fifo
got a mismatch axi_data_fifo_v2_1_35_fifo_gen
got a mismatch fifo_generator_v13_2_13
got a mismatch fifo_generator_v13_2_13_synth
got a mismatch fifo_generator_top
got a mismatch fifo_generator_ramfifo
got a mismatch input_blk
got a mismatch memory
got a mismatch dmem
got a mismatch output_blk
got a mismatch axi_protocol_converter_v2_1_36_w_axi3_conv
got a mismatch axi_data_fifo_v2_1_35_axic_fifo__parameterized0
got a mismatch axi_data_fifo_v2_1_35_fifo_gen__parameterized0
got a mismatch fifo_generator_v13_2_13__parameterized0
got a mismatch fifo_generator_v13_2_13_synth__parameterized0
got a mismatch fifo_generator_top__parameterized0
got a mismatch fifo_generator_ramfifo__parameterized0
got a mismatch input_blk__parameterized0
got a mismatch memory__parameterized0
got a mismatch dmem__parameterized0
got a mismatch output_blk__parameterized0
got a mismatch axi_protocol_converter_v2_1_36_r_axi3_conv
got a mismatch lenet_bd_processing_system7_0_1
got a mismatch top
Is not a child genome
got a mismatch top_c1
got a mismatch top_control_s_axi
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1903.520 ; gain = 1095.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_36_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_36_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_35_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_35_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_35_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_37_decerr_slave__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln83_1_reg_1370_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_mac_muladd_10ns_5ns_10ns_15_4_1.v:968]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln83_1_reg_1370_reg' and it is trimmed from '5' to '4' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_mac_muladd_10ns_5ns_10ns_15_4_1.v:967]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_0/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_0/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_top_0_0/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_36_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_36_b2s_rd_cmd_fsm'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_35_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_35_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_35_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_37_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:00 ; elapsed = 00:13:14 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip:/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (floating_point_v7_1_20_delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip:/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_20_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/synth_1/1993/src/numeric_std.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '15' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_auto_pc_0/synth/lenet_bd_axi_ic_ctrl_imp_auto_pc_0.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '15' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_auto_pc_0/synth/lenet_bd_axi_ic_ctrl_imp_auto_pc_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '15' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_auto_pc_0/synth/lenet_bd_axi_ic_ctrl_imp_auto_pc_0.v:30]
DSP Report: Generating DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x2a0)'*B'')')'.
DSP Report: register mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229/ap_CS_fsm_reg[0:0]' into 'grp_c1_Pipeline_1_fu_193/ap_CS_fsm_reg[0:0]' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1xdS.v:365]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '13' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:30]
DSP Report: Generating DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x150)'*B2)')'.
DSP Report: register mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP empty_reg_940_reg, operation Mode is: ((A:0x2a0)*B2)'.
DSP Report: register empty_reg_940_reg is absorbed into DSP empty_reg_940_reg.
DSP Report: register empty_reg_940_reg is absorbed into DSP empty_reg_940_reg.
DSP Report: operator mul_5ns_11ns_15_1_1_U149/tmp_product is absorbed into DSP empty_reg_940_reg.
DSP Report: Generating DSP add_ln61_3_reg_945_reg, operation Mode is: (C:0x2a0)+(A:0x2a0)*B2.
DSP Report: register add_ln61_3_reg_945_reg is absorbed into DSP add_ln61_3_reg_945_reg.
DSP Report: register add_ln61_3_reg_945_reg is absorbed into DSP add_ln61_3_reg_945_reg.
DSP Report: operator add_ln61_3_fu_356_p2 is absorbed into DSP add_ln61_3_reg_945_reg.
DSP Report: operator mul_5ns_11ns_15_1_1_U149/tmp_product is absorbed into DSP add_ln61_3_reg_945_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[31]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[3]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[6]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[13]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[18]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter1_reg_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter2_reg_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter3_reg_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter4_reg_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter1_reg_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter2_reg_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter3_reg_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter4_reg_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter1_reg_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter2_reg_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter3_reg_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln28_2_reg_6391_pp0_iter4_reg_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/zext_ln28_reg_6396_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[29]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[28]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_biases_U/\q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[63]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[0]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[1]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[5]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[6]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[7]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[8]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[9]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[10]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[11]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[12]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[13]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[14]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[15]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[16]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[17]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[18]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[19]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[20]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[21]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[22]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[23]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[24]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[25]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[26]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[27]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[28]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[29]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[30]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[31]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[32]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[33]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[34]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[35]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[36]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[36]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[37]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[37]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[38]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[38]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[39]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[39]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[40]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[40]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[41]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[42]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[42]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[43]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[43]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[44]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[44]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[45]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[45]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[46]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[46]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[47]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[48]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[48]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[49]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[49]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[50]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[50]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[51]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[51]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[52]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[52]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[53]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[53]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[54]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[54]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[55]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[56]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[57]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[58]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[59]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[60]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/zext_ln56_reg_950_reg[61]' (FD) to 'grp_m1_fu_430/zext_ln56_reg_950_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m1_fu_430/\zext_ln56_reg_950_reg[62] )
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_reg[61]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter1_reg_reg[61]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter1_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter2_reg_reg[61]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter2_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter3_reg_reg[61]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter3_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_reg[62]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter1_reg_reg[62]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter1_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter2_reg_reg[62]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter2_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter3_reg_reg[62]' (FDE) to 'grp_m1_fu_430/gmem_out_addr_8_reg_984_pp0_iter3_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/trunc_ln36_reg_6651_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln29_reg_6528_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/trunc_ln36_reg_6651_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln29_reg_6528_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/trunc_ln36_reg_6651_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/select_ln29_reg_6528_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/trunc_ln30_reg_6686_reg[2]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/j_1_mid2_reg_6518_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/trunc_ln30_reg_6686_reg[1]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/j_1_mid2_reg_6518_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/trunc_ln30_reg_6686_reg[0]' (FDE) to 'grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/j_1_mid2_reg_6518_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/trunc_ln64_1_reg_1002_reg[0]' (FDE) to 'grp_m1_fu_430/v1_reg_996_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/trunc_ln64_1_reg_1002_reg[1]' (FDE) to 'grp_m1_fu_430/v1_reg_996_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_m1_fu_430/trunc_ln64_1_reg_1002_reg[2]' (FDE) to 'grp_m1_fu_430/v1_reg_996_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/\grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\int_magic_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\int_cycle_count_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f1_fu_458/\grp_f1_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_fu_73/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_1_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_2_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_3_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_4_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_1_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_2_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_3_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_4_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_1_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_2_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_3_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_4_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_1_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_2_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_3_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_4_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_1_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_2_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_4_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_1_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_3_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_0_4_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_1_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_3_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_1_4_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_1_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_3_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_2_4_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_1_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_3_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_3_4_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_1_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_4_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/\grp_c1_Pipeline_1_fu_193/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/\grp_c1_Pipeline_1_fu_193/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f1_fu_458/\grp_f1_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_fu_73/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m1_fu_430/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_3_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/conv1_weights_4_3_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/\weight_24_reg_9060_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/\weight_24_reg_9060_reg[30] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_control_s_axi.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/synth/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0.v:30]
DSP Report: Generating DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x54)')')'.
DSP Report: register grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/m is absorbed into DSP grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2tde.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2tde.v:37]
DSP Report: Generating DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x150)')')'.
DSP Report: register ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fc_120_84_s_fu_478/\grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc2_weights_U /\q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c2_fu_438/\conv2_biases_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_438/\conv2_biases_U/q0_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m2_fu_450/\empty_43_reg_939_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fc_120_84_s_fu_478/\grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m2_fu_450/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_438/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/\argmax_fu_44_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fc_120_84_s_fu_478/\grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc2_weights_load_reg_481_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c2_fu_438/\conv2_biases_load_reg_1415_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_438/\conv2_biases_load_reg_1415_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m2_fu_450/\j_mid2_reg_928_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m2_fu_450/\zext_ln116_reg_960_reg[6] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/synth_1/1993/src/numeric_std.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3490]
WARNING: [Synth 8-3936] Found unconnected internal register 'wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v:3511]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490/\urem_4ns_3ns_4_8_1_U208/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490/\urem_4ns_3ns_4_8_1_U208/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490/\urem_4ns_3ns_4_8_1_U208/top_urem_4ns_3ns_4_8_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/burst_sequential/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\load_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\store_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\load_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_plus1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_plus1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490/\fc3_biases_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490/\fc3_biases_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/rs_resp/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_throttle/rs_burst/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_188_1_VITIS_LOOP_191_2_fu_490/\fc3_weights_3_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len_plus1_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1667]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1726]
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1726]
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:23:58 ; elapsed = 00:24:31 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
 Sort Area is top__GCB0 mac_muladd_10ns_5ns_10ns_15_4_1_U92/top_mac_muladd_10ns_5ns_10ns_15_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1840 1840 : Used 1 time 0
 Sort Area is top__GCB1 grp_fc_120_84_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/mac_muladd_7ns_7ns_7ns_14_4_1_U193/top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1609 1609 : Used 1 time 0
 Sort Area is top__GCB0 mac_muladd_9ns_4ns_9ns_13_4_1_U150/top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 1369 1369 : Used 1 time 0
 Sort Area is top__GCB1 ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_U159/top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 641 641 : Used 1 time 0
 Sort Area is top__GCB0 add_ln61_3_reg_945_reg_4 : 0 0 : 152 152 : Used 1 time 0
 Sort Area is top__GCB0 empty_reg_940_reg_6 : 0 0 : 108 108 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:16 ; elapsed = 00:24:49 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:24:43 ; elapsed = 00:25:16 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/insti_6/inst/gmem_out_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/insti_6/inst/gmem_in_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_0/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0 from module lenet_bd_axi_ic_data_imp_auto_pc_0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_0/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4 from module lenet_bd_axi_ic_data_imp_auto_pc_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_0/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0 from module lenet_bd_axi_ic_data_imp_auto_pc_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_0/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0 from module lenet_bd_axi_ic_data_imp_auto_pc_0 due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:04 ; elapsed = 00:25:54 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1ncg.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5.v:1751]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/19a7/hdl/verilog/top_c1_padded_RAM_1P_LUTRAM_1R1W.v:927]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:25:17 ; elapsed = 00:26:08 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:25:18 ; elapsed = 00:26:08 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:31 ; elapsed = 00:26:21 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:31 ; elapsed = 00:26:22 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:25:33 ; elapsed = 00:26:23 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:25:33 ; elapsed = 00:26:23 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_195                                             | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_149                             | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                                 | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                                 | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                                 | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                 | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5 | (C+(A''*B')')'    | 5      | 10     | 10     | -      | 15     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|top_ama_addmuladd_3ns_4ns_9ns_9ns_13_4_1_DSP48_0                | (C+((D+A)'*B')')' | 4      | 9      | 9      | 3      | 13     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|top_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0                       | (C+(A''*B')')'    | 7      | 7      | 7      | -      | 14     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|top_m1                                                          | (A'*B)'           | 5      | 10     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|top_m1                                                          | (C+A'*B)'         | 5      | 10     | 10     | -      | 15     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|top_mac_muladd_9ns_4ns_9ns_13_4_1_DSP48_0                       | (C+(A'*B')')'     | 4      | 9      | 9      | -      | 13     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   503|
|4     |DSP48E1  |    13|
|13    |LUT1     |   335|
|14    |LUT2     |  1067|
|15    |LUT3     |  3037|
|16    |LUT4     |  1901|
|17    |LUT5     |  1918|
|18    |LUT6     | 33409|
|19    |MUXCY    |   174|
|20    |MUXF7    | 14202|
|21    |MUXF8    |  3143|
|22    |PS7      |     1|
|23    |RAM16X1S |    32|
|24    |RAM32M   |     1|
|25    |RAM64X1S |   512|
|26    |RAMB18E1 |     4|
|29    |RAMB36E1 |     4|
|33    |SRL16    |     1|
|34    |SRL16E   |   724|
|35    |SRLC32E  |   158|
|36    |XORCY    |    42|
|37    |FDCE     |    92|
|38    |FDE      |     6|
|39    |FDPE     |    44|
|40    |FDRE     | 15925|
|41    |FDSE     |   117|
|42    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:25:33 ; elapsed = 00:26:24 . Memory (MB): peak = 3835.434 ; gain = 3027.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:24:35 ; elapsed = 00:26:06 . Memory (MB): peak = 3835.434 ; gain = 3027.387
Synthesis Optimization Complete : Time (s): cpu = 00:25:34 ; elapsed = 00:26:25 . Memory (MB): peak = 3835.434 ; gain = 3027.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3835.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3835.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 600 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances
  FDE => FDRE: 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 512 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: de38b686
INFO: [Common 17-83] Releasing license: Synthesis
651 Infos, 328 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:25:59 ; elapsed = 00:26:54 . Memory (MB): peak = 3835.434 ; gain = 3259.902
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 3835.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/synth_1/lenet_bd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3835.434 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file lenet_bd_wrapper_utilization_synth.rpt -pb lenet_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 23:48:09 2025...
