// Seed: 666020166
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wand id_7,
    input uwire id_8,
    input tri1 id_9
);
  supply0 id_11, id_12, id_13;
  wire id_14 = id_12 - id_6;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input tri id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10,
    input wor id_11,
    input supply1 id_12,
    output tri0 id_13,
    output wand id_14,
    input uwire id_15,
    output wand id_16
);
  generate
    assign id_13 = id_2;
  endgenerate
  module_0(
      id_6, id_11, id_13, id_16, id_1, id_4, id_8, id_4, id_2, id_7
  );
  assign id_16 = 1 - 1;
  wire id_18;
endmodule
