-- Test Bench VHDL for IBM SMS ALD page 14.71.13.1
-- Title: D ADDRESS REG SET CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 12:45:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC_tb is
end ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC_tb;

architecture behavioral of ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CONS_ADDRESS_ENTRY_D_AR:	 in STD_LOGIC;
		MS_STOPPED_AT_CYCLE_END:	 in STD_LOGIC;
		PS_1311_SET_DAR_STAR_1401:	 in STD_LOGIC;
		PS_D_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C:	 in STD_LOGIC;
		MS_2ND_ADDR_SET_B_AND_D_AR:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F:	 in STD_LOGIC;
		MS_INDEX_A_AR_DOT_INDEX_GATE:	 in STD_LOGIC;
		PS_SET_C_AR_A:	 in STD_LOGIC;
		MS_1ST_ADDR_SET_B_AND_D_AR:	 in STD_LOGIC;
		PS_SET_D_AR:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MV_CONS_ADDRESS_ENTRY_D_AR: STD_LOGIC := '1';
	signal MS_STOPPED_AT_CYCLE_END: STD_LOGIC := '1';
	signal PS_1311_SET_DAR_STAR_1401: STD_LOGIC := '0';
	signal PS_D_CYCLE_CTRL: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_B_OR_C: STD_LOGIC := '0';
	signal MS_2ND_ADDR_SET_B_AND_D_AR: STD_LOGIC := '1';
	signal PS_D_CYCLE: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_D_OR_E_OR_F: STD_LOGIC := '0';
	signal MS_INDEX_A_AR_DOT_INDEX_GATE: STD_LOGIC := '1';
	signal PS_SET_C_AR_A: STD_LOGIC := '0';
	signal MS_1ST_ADDR_SET_B_AND_D_AR: STD_LOGIC := '1';

	-- Outputs

	signal PS_SET_D_AR: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MV_CONS_ADDRESS_ENTRY_D_AR => MV_CONS_ADDRESS_ENTRY_D_AR,
		MS_STOPPED_AT_CYCLE_END => MS_STOPPED_AT_CYCLE_END,
		PS_1311_SET_DAR_STAR_1401 => PS_1311_SET_DAR_STAR_1401,
		PS_D_CYCLE_CTRL => PS_D_CYCLE_CTRL,
		PS_LOGIC_GATE_B_OR_C => PS_LOGIC_GATE_B_OR_C,
		MS_2ND_ADDR_SET_B_AND_D_AR => MS_2ND_ADDR_SET_B_AND_D_AR,
		PS_D_CYCLE => PS_D_CYCLE,
		PS_LOGIC_GATE_D_OR_E_OR_F => PS_LOGIC_GATE_D_OR_E_OR_F,
		MS_INDEX_A_AR_DOT_INDEX_GATE => MS_INDEX_A_AR_DOT_INDEX_GATE,
		PS_SET_C_AR_A => PS_SET_C_AR_A,
		MS_1ST_ADDR_SET_B_AND_D_AR => MS_1ST_ADDR_SET_B_AND_D_AR,
		PS_SET_D_AR => PS_SET_D_AR);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(12 downto 0);
   variable a,b,c,d,e,f,g,h,i,j,k,l,m: std_logic;
   variable g1, g2: std_logic;

   begin

   -- Your test bench code
   testName := "14.71.13.1        ";
   
   for t in 0 to 2047 loop
      tv := std_logic_vector(to_unsigned(t,tv'Length));
      a := tv(0); 
      b := tv(1);
      c := tv(2);
      d := tv(3);
      e := tv(4);
      f := tv(5);
      g := tv(6);
      h := tv(7);
      i := tv(8);
      j := tv(9);
      k := tv(10);
      
      MV_CONS_ADDRESS_ENTRY_D_AR <= not a;
      MS_STOPPED_AT_CYCLE_END <= not b;
      PS_1311_SET_DAR_STAR_1401 <= c;
      PS_D_CYCLE_CTRL <= d;
      PS_LOGIC_GATE_B_OR_C <= e;
      MS_2ND_ADDR_SET_B_AND_D_AR <= not f;
      PS_D_CYCLE <= g;
      PS_LOGIC_GATE_D_OR_E_OR_F <= h;
      MS_INDEX_A_AR_DOT_INDEX_GATE <= not i;
      PS_SET_C_AR_A <= j;
      MS_1ST_ADDR_SET_B_AND_D_AR <= not k;
            
      wait for 30 ns;
      check1(PS_SET_D_AR,
         c or k or i or f or (a and b) or (d and e) or (g and h) or not j, testName, "SET C AR");      
           
   end loop;

   assert false report "Simulation Ended NORMALLY (2)" severity failure;
   
   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
