# Simulation-based-PMU
Hardware-Centric Architectural Performance Monitoring and Evaluation in RTL Designs Using UVM Testbench Instrumentation
