--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf Nexys4_Master.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (ADVANCED 1.06 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27520 paths analyzed, 6038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.435ns.
--------------------------------------------------------------------------------

Paths for end point MEM_out_MEMbus_reg_9 (SLICE_X59Y61.A2), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.782 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X39Y52.A1      net (fanout=289)      2.810   EXE_out_ALU_bus_reg<1>
    SLICE_X39Y52.A       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_14<11>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1031
    SLICE_X44Y55.D2      net (fanout=1)        0.982   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1031
    SLICE_X44Y55.CMUX    Topdc                 0.536   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_731
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_431
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_30
    SLICE_X59Y61.A2      net (fanout=1)        1.372   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<9>
    SLICE_X59Y61.CLK     Tas                   0.077   MEM_out_MEMbus_reg<15>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata321
                                                       MEM_out_MEMbus_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (1.193ns logic, 5.164ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.782 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X40Y52.A3      net (fanout=289)      2.659   EXE_out_ALU_bus_reg<1>
    SLICE_X40Y52.A       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_11<11>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_995
    SLICE_X44Y55.D1      net (fanout=1)        1.003   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_995
    SLICE_X44Y55.CMUX    Topdc                 0.536   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_731
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_431
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_30
    SLICE_X59Y61.A2      net (fanout=1)        1.372   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<9>
    SLICE_X59Y61.CLK     Tas                   0.077   MEM_out_MEMbus_reg<15>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata321
                                                       MEM_out_MEMbus_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.193ns logic, 5.034ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.782 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X44Y52.A1      net (fanout=289)      2.476   EXE_out_ALU_bus_reg<1>
    SLICE_X44Y52.A       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_27<11>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_894
    SLICE_X44Y55.C1      net (fanout=1)        0.953   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_894
    SLICE_X44Y55.CMUX    Tilo                  0.543   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_731
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_331
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_30
    SLICE_X59Y61.A2      net (fanout=1)        1.372   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<9>
    SLICE_X59Y61.CLK     Tas                   0.077   MEM_out_MEMbus_reg<15>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata321
                                                       MEM_out_MEMbus_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.200ns logic, 4.801ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point MEM_out_MEMbus_reg_28 (SLICE_X58Y75.B1), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_0 (FF)
  Destination:          MEM_out_MEMbus_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.768 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_0 to MEM_out_MEMbus_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.AQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_0
    SLICE_X44Y80.A2      net (fanout=289)      2.704   EXE_out_ALU_bus_reg<0>
    SLICE_X44Y80.A       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_12<31>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1020
    SLICE_X48Y77.D1      net (fanout=1)        1.005   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1020
    SLICE_X48Y77.CMUX    Topdc                 0.536   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_720
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_420
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_19
    SLICE_X58Y75.B1      net (fanout=1)        1.300   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<28>
    SLICE_X58Y75.CLK     Tas                   0.034   MEM_out_MEMbus_reg<30>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata211
                                                       MEM_out_MEMbus_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (1.150ns logic, 5.009ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.768 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X50Y79.B1      net (fanout=289)      2.561   EXE_out_ALU_bus_reg<1>
    SLICE_X50Y79.B       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_27<31>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_861
    SLICE_X48Y77.C2      net (fanout=1)        0.974   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_861
    SLICE_X48Y77.CMUX    Tilo                  0.543   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_720
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_320
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_19
    SLICE_X58Y75.B1      net (fanout=1)        1.300   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<28>
    SLICE_X58Y75.CLK     Tas                   0.034   MEM_out_MEMbus_reg<30>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata211
                                                       MEM_out_MEMbus_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (1.157ns logic, 4.835ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.768 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X46Y78.C1      net (fanout=289)      2.740   EXE_out_ALU_bus_reg<1>
    SLICE_X46Y78.C       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_8<31>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_962
    SLICE_X48Y77.D3      net (fanout=1)        0.768   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_962
    SLICE_X48Y77.CMUX    Topdc                 0.536   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_720
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_420
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_19
    SLICE_X58Y75.B1      net (fanout=1)        1.300   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<28>
    SLICE_X58Y75.CLK     Tas                   0.034   MEM_out_MEMbus_reg<30>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata211
                                                       MEM_out_MEMbus_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (1.150ns logic, 4.808ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point MEM_out_MEMbus_reg_22 (SLICE_X58Y67.C1), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.143ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.777 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X39Y67.A2      net (fanout=289)      2.833   EXE_out_ALU_bus_reg<1>
    SLICE_X39Y67.A       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_4<23>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1014
    SLICE_X46Y67.D1      net (fanout=1)        0.987   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1014
    SLICE_X46Y67.CMUX    Topdc                 0.539   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_714
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_414
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_13
    SLICE_X58Y67.C1      net (fanout=1)        1.169   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<22>
    SLICE_X58Y67.CLK     Tas                   0.035   MEM_out_MEMbus_reg<23>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata151
                                                       MEM_out_MEMbus_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      6.143ns (1.154ns logic, 4.989ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_1 (FF)
  Destination:          MEM_out_MEMbus_reg_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.777 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_1 to MEM_out_MEMbus_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.CQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_1
    SLICE_X40Y67.B1      net (fanout=289)      2.685   EXE_out_ALU_bus_reg<1>
    SLICE_X40Y67.B       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_9<23>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_943
    SLICE_X46Y67.D2      net (fanout=1)        0.965   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_943
    SLICE_X46Y67.CMUX    Topdc                 0.539   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_714
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_414
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_13
    SLICE_X58Y67.C1      net (fanout=1)        1.169   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<22>
    SLICE_X58Y67.CLK     Tas                   0.035   MEM_out_MEMbus_reg<23>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata151
                                                       MEM_out_MEMbus_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.154ns logic, 4.819ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EXE_out_ALU_bus_reg_0 (FF)
  Destination:          MEM_out_MEMbus_reg_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.777 - 0.825)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EXE_out_ALU_bus_reg_0 to MEM_out_MEMbus_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y64.AQ      Tcko                  0.456   EXE_out_ALU_bus_reg<1>
                                                       EXE_out_ALU_bus_reg_0
    SLICE_X39Y67.A4      net (fanout=289)      1.961   EXE_out_ALU_bus_reg<0>
    SLICE_X39Y67.A       Tilo                  0.124   i_MEM/i_pMEM/i_MemData/mem_4<23>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1014
    SLICE_X46Y67.D1      net (fanout=1)        0.987   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_1014
    SLICE_X46Y67.CMUX    Topdc                 0.539   i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_714
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_414
                                                       i_MEM/i_pMEM/i_MemData/Mmux_in_address[4]_mem[31][31]_wide_mux_0_OUT_2_f7_13
    SLICE_X58Y67.C1      net (fanout=1)        1.169   i_MEM/i_pMEM/i_MemData/in_address[4]_mem[31][31]_wide_mux_0_OUT<22>
    SLICE_X58Y67.CLK     Tas                   0.035   MEM_out_MEMbus_reg<23>
                                                       i_MEM/i_pMEM/i_MemData/Mmux_out_rddata151
                                                       MEM_out_MEMbus_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (1.154ns logic, 4.117ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_MEM/i_pMEM/i_MemData/mem_25_20 (SLICE_X49Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EXE_out_BusB_reg_20 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_25_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.770 - 0.506)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EXE_out_BusB_reg_20 to i_MEM/i_pMEM/i_MemData/mem_25_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y69.AQ      Tcko                  0.164   EXE_out_BusB_reg<23>
                                                       EXE_out_BusB_reg_20
    SLICE_X49Y69.AX      net (fanout=32)       0.292   EXE_out_BusB_reg<20>
    SLICE_X49Y69.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_25<23>
                                                       i_MEM/i_pMEM/i_MemData/mem_25_20
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.094ns logic, 0.292ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point i_MEM/i_pMEM/i_MemData/mem_25_22 (SLICE_X49Y69.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EXE_out_BusB_reg_22 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_25_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.770 - 0.506)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EXE_out_BusB_reg_22 to i_MEM/i_pMEM/i_MemData/mem_25_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y69.CQ      Tcko                  0.164   EXE_out_BusB_reg<23>
                                                       EXE_out_BusB_reg_22
    SLICE_X49Y69.CX      net (fanout=32)       0.292   EXE_out_BusB_reg<22>
    SLICE_X49Y69.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_25<23>
                                                       i_MEM/i_pMEM/i_MemData/mem_25_22
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.094ns logic, 0.292ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point i_MEM/i_pMEM/i_MemData/mem_22_23 (SLICE_X48Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EXE_out_BusB_reg_23 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_22_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.770 - 0.506)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EXE_out_BusB_reg_23 to i_MEM/i_pMEM/i_MemData/mem_22_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y69.DQ      Tcko                  0.164   EXE_out_BusB_reg<23>
                                                       EXE_out_BusB_reg_23
    SLICE_X48Y69.DX      net (fanout=32)       0.305   EXE_out_BusB_reg<23>
    SLICE_X48Y69.CLK     Tckdi       (-Th)     0.072   i_MEM/i_pMEM/i_MemData/mem_22<23>
                                                       i_MEM/i_pMEM/i_MemData/mem_22_23
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.092ns logic, 0.305ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: i_EXE/s_ALU_flags_reg<0>/CLK
  Logical resource: i_EXE/s_ALU_flags_reg_0/CK
  Location pin: SLICE_X70Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: i_EXE/s_ALU_flags_reg<0>/CLK
  Logical resource: i_EXE/s_ALU_flags_reg_0/CK
  Location pin: SLICE_X70Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.435|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27520 paths, 0 nets, and 8309 connections

Design statistics:
   Minimum period:   6.435ns{1}   (Maximum frequency: 155.400MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 08 22:36:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



