{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "e4e34dcf",
   "metadata": {},
   "outputs": [],
   "source": [
    "import yaml\n",
    "import os\n",
    "from pathlib import Path\n",
    "import pandas as pd\n",
    "import struct\n",
    "import random\n",
    "import subprocess\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "import sys\n",
    "import math\n",
    "import re\n",
    "\n",
    "# also: cd hammer && pip install -e . "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "76bdb997",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PosixPath('/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130')"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# experiment setup\n",
    "PDK = 'sky130'\n",
    "CLOCK_PERIOD = 10 if PDK == 'sky130' else 2 # ns\n",
    "\n",
    "# generate custom make str for each test\n",
    "make_extra = f\"pdk={PDK}\"\n",
    "if PDK == 'intech22': make_extra += f\" PDK_CONF=experiments/intech22.yml\"\n",
    "\n",
    "# useful paths\n",
    "energy_char_dpath = Path(os.getcwd()).parent\n",
    "tests_dpath = energy_char_dpath/f'experiments/tests-{PDK}'\n",
    "tests_dpath"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "f8a32511",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\ntests dict\\n  name format: <design>-<test_name>\\n      inputs: list, where each item is a tuple of items per line in input.txt\\n      defines: for verilog\\n'"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# get pdk clock periods, paths\n",
    "PDKs = [\"sky130\"]\n",
    "test_paths = {}\n",
    "for pdk in PDKs:\n",
    "    test_paths[pdk] = energy_char_dpath/f'experiments/tests-{pdk}'\n",
    "\n",
    "operations = ['regfile']\n",
    "modules = {op:op for op in operations}\n",
    "module_to_inst = {'regfile':'regfile'}\n",
    "clock_name = {'regfile':'clk'} ## name of clock for respective module name\n",
    "num_inputs, widths, num_registers = 1, [64], [32]\n",
    "clock_periods = [CLOCK_PERIOD] # ns, clock periods to apply to all designs; eventually try sweeping this\n",
    "\n",
    "\n",
    "design_minclock_dict = {}\n",
    "# optional:\n",
    "# design_minclock_dict={'add4': 4, 'add8': 4, 'add16': 4, 'add32': 4, 'add64': 4, 'mul4': 5, 'mul8': 5, 'mul16': 6, 'mul32': 6, 'mul64': 5}\n",
    "\n",
    "'''\n",
    "tests dict\n",
    "  name format: <design>-<test_name>\n",
    "      inputs: list, where each item is a tuple of items per line in input.txt\n",
    "      defines: for verilog\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "ba665a3c",
   "metadata": {},
   "outputs": [],
   "source": [
    "def writeYaml(td):\n",
    "    defines_str = '\\n'.join( [ f\"  - {key}={val}\" for key,val in td['defines'].items() ] )\n",
    "    clock_period = td[\"clock_period\"]\n",
    "    delays = [f\"\"\"{{name: {i}, clock: {td['clock']}, delay: \"1\", direction: input}}\"\"\" for i in td['input_ports']]\n",
    "    delays += [f\"\"\"{{name: {i}, clock: {td['clock']}, delay: \"1\", direction: output}}\"\"\" for i in td['output_ports']]\n",
    "    delays = ',\\n  '.join(delays)\n",
    "    cfg = f\"\"\"\\\n",
    "vlsi.core.build_system: make\n",
    "vlsi.inputs.power_spec_type: cpf\n",
    "vlsi.inputs.power_spec_mode: auto\n",
    "\n",
    "design.defines: &DEFINES\n",
    "  - CLOCK_PERIOD={clock_period}\n",
    "{defines_str}\n",
    "\n",
    "vlsi.inputs.clocks: [{{name: {td['clock']}, period: \"{clock_period}ns\", uncertainty: \"100ps\"}}]\n",
    "\n",
    "vlsi.inputs.delays: [\n",
    "  {delays}\n",
    "]\n",
    "\n",
    "synthesis.inputs:\n",
    "  top_module: {td['top_module']}\n",
    "  input_files: {td['vsrcs']}\n",
    "  defines: *DEFINES\n",
    "\n",
    "sim.inputs:\n",
    "  top_module: {td['top_module']}\n",
    "  tb_name: {td['tb_name']}\n",
    "  tb_dut: {td['tb_dut']}\n",
    "  options: [\"-timescale=1ns/10ps\", \"-sverilog\"]\n",
    "  options_meta: append\n",
    "  defines: *DEFINES\n",
    "  defines_meta: append\n",
    "  level: rtl\n",
    "  input_files: {td['vsrcs'] + td['vsrcs_tb']}\n",
    "\n",
    "vlsi.core.power_tool: hammer.power.joules\n",
    "power.inputs:\n",
    "  level: rtl\n",
    "  top_module: {td['top_module']}\n",
    "  tb_name: {td['tb_name']}\n",
    "  tb_dut: {td['tb_dut']}\n",
    "  defines: *DEFINES\n",
    "  input_files: {td['vsrcs']}\n",
    "  report_configs:\n",
    "    - waveform_path: {td['root']}/output.fsdb\n",
    "      report_stem: {td['root']}/power\n",
    "      toggle_signal: {td['clock']}\n",
    "      num_toggles: 1\n",
    "      levels: all\n",
    "      output_formats:\n",
    "      - report\n",
    "      - plot_profile\n",
    "      - ppa\n",
    "\"\"\"\n",
    "    with (td['root']/'config.yml').open('w') as f:\n",
    "        f.write(cfg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "493bb3cc",
   "metadata": {},
   "outputs": [],
   "source": [
    "def formattedOp(op):\n",
    "    if (op == 'regfile'):\n",
    "        return 'regfile'\n",
    "\n",
    "def getInputs(n, width, r_en, w_en, reset_case=True):\n",
    "    if not reset_case:\n",
    "        return []\n",
    "    \n",
    "    ret = []\n",
    "    for i in range(n):\n",
    "        # r_en, r_addr, w_en, w_addr, w_data \n",
    "        ret.append([0, 0, 1, i, 0])\n",
    "\n",
    "    return ret\n",
    "\n",
    "\n",
    "def createTest(operation, n, width, clock_period, rand=False):\n",
    "    design = f\"{formattedOp(operation)}{n}x{width}-{clock_period}ns\"\n",
    "    test_name = f'{design}'\n",
    "    if (rand):\n",
    "        test_name = f'{design}-rand'\n",
    "\n",
    "    ## set inputs\n",
    "    new_test = {'inputs': getInputs(n, width, 0, 1), 'defines': dict(WIDTH=width)}\n",
    "\n",
    "    new_test['num_registers'] = n\n",
    "    new_test['width'] = width\n",
    "\n",
    "    ## verilog info\n",
    "    module = modules[operation]\n",
    "    new_test['design'] = design\n",
    "    new_test['inst'] = f'/{module_to_inst[module]}'\n",
    "    new_test['clock'] = clock_name[module]\n",
    "    new_test['vsrcs'] = [f'src/{module}.v']\n",
    "    new_test['vsrcs_tb'] = [f'src/{module}_tb.v']\n",
    "    new_test['top_module'] = f'{module}'\n",
    "    new_test['tb_name'] = f'{module}_tb'\n",
    "    new_test['tb_dut'] = f'{module}_dut'\n",
    "    new_test['input_ports'] = ['R_addr', 'R_en', 'R_data', 'W_addr', 'W_en', 'W_data']\n",
    "    new_test['output_ports'] = ['R_data']\n",
    "    new_test['clock_period'] = clock_period\n",
    "\n",
    "    ## root dir\n",
    "    root = tests_dpath/test_name\n",
    "    root.mkdir(exist_ok=True,parents=True)\n",
    "    new_test['defines']['TESTROOT'] = root\n",
    "    new_test['defines']['WIDTH'] = width\n",
    "    new_test['defines']['N'] = n\n",
    "    new_test['root'] = root\n",
    "\n",
    "    ## design dir\n",
    "    new_test['obj_dpath'] = energy_char_dpath/f\"build-{PDK}-cm/{design}\"\n",
    "\n",
    "    cfg = str(new_test['root']/'config.yml')\n",
    "    new_test['make'] = f\"design={new_test['design']} {make_extra} DESIGN_CONF={cfg}\"\n",
    "\n",
    "    return test_name, new_test\n",
    "\n",
    "# convert data operands to binary format to dump to input.txt (gets more complicated for floats)\n",
    "def val2binary(val) -> str:\n",
    "    if type(val) == str: return val\n",
    "    elif type(val) == int: return '{0:b}'.format(val)\n",
    "    else: assert(False), f\"Invalid dtype, {type(val)}\"\n",
    "\n",
    "## write inputs to test file\n",
    "def writeInput(test_info):\n",
    "    with (test_info['root']/'input.txt').open('w') as f:\n",
    "        for operands in test_info['inputs']:\n",
    "            f.write(\" \".join([val2binary(operand) for operand in operands]) + '\\n')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "3e76102c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Working on regfile 64 32 10\n",
      "{'inputs': [[0, 0, 1, 0, 0], [0, 0, 1, 1, 0], [0, 0, 1, 2, 0], [0, 0, 1, 3, 0], [0, 0, 1, 4, 0], [0, 0, 1, 5, 0], [0, 0, 1, 6, 0], [0, 0, 1, 7, 0], [0, 0, 1, 8, 0], [0, 0, 1, 9, 0], [0, 0, 1, 10, 0], [0, 0, 1, 11, 0], [0, 0, 1, 12, 0], [0, 0, 1, 13, 0], [0, 0, 1, 14, 0], [0, 0, 1, 15, 0], [0, 0, 1, 16, 0], [0, 0, 1, 17, 0], [0, 0, 1, 18, 0], [0, 0, 1, 19, 0], [0, 0, 1, 20, 0], [0, 0, 1, 21, 0], [0, 0, 1, 22, 0], [0, 0, 1, 23, 0], [0, 0, 1, 24, 0], [0, 0, 1, 25, 0], [0, 0, 1, 26, 0], [0, 0, 1, 27, 0], [0, 0, 1, 28, 0], [0, 0, 1, 29, 0], [0, 0, 1, 30, 0], [0, 0, 1, 31, 0]], 'defines': {'WIDTH': 64, 'TESTROOT': PosixPath('/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns'), 'N': 32}, 'num_registers': 32, 'width': 64, 'design': 'regfile32x64-10ns', 'inst': '/regfile', 'clock': 'clk', 'vsrcs': ['src/regfile.v'], 'vsrcs_tb': ['src/regfile_tb.v'], 'top_module': 'regfile', 'tb_name': 'regfile_tb', 'tb_dut': 'regfile_dut', 'input_ports': ['R_addr', 'R_en', 'R_data', 'W_addr', 'W_en', 'W_data'], 'output_ports': ['R_data'], 'clock_period': 10, 'root': PosixPath('/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns'), 'obj_dpath': PosixPath('/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns'), 'make': 'design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml'}\n"
     ]
    }
   ],
   "source": [
    "tests_dict = {}\n",
    "for operation in operations:\n",
    "    for width in widths:\n",
    "        for n in num_registers:\n",
    "            design = operation\n",
    "            design_clock_periods = clock_periods.copy()\n",
    "            if design in design_minclock_dict:\n",
    "                design_clock_periods.append(design_minclock_dict[design])\n",
    "            for clock_period in design_clock_periods:\n",
    "                        print(\"Working on\", operation, width, n, clock_period)\n",
    "                        test_name, test_info = createTest(operation, n, width, clock_period)\n",
    "                        writeInput(test_info)\n",
    "                        writeYaml(test_info)\n",
    "                        tests_dict[test_name] = test_info\n",
    "                        print(test_info)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "219cae8f",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Setup\n",
    "def runMakeCmd(make_target,td,fp,overwrite=False,verbose=False):\n",
    "    if overwrite or not fp.exists():\n",
    "        cmd = f\"make {make_target} {td['make']}\"\n",
    "        print(f'Executing commmand: {cmd}')\n",
    "        subprocess.run(cmd, cwd=energy_char_dpath,\n",
    "                        shell=True, check=True, capture_output=(not verbose))\n",
    "\n",
    "# subprocess.run starts in an empty environment, need to ensure it can find hammer-vlsi\n",
    "python_exec_fpath = Path(sys.executable)\n",
    "env_dpath = str(python_exec_fpath.parent)\n",
    "if not os.environ['PATH'].startswith(env_dpath): os.environ['PATH'] = env_dpath + ':' + os.environ['PATH']\n",
    "\n",
    "def runBuild(td,overwrite=False,verbose=False):\n",
    "    runMakeCmd(\"build -B\",td,\n",
    "                td['obj_dpath'],\n",
    "                overwrite,verbose)\n",
    "\n",
    "def runSim(td,overwrite=False,verbose=False):\n",
    "    runMakeCmd(\"redo-sim-rtl\",td,\n",
    "                td['root']/'output.fsdb',\n",
    "                overwrite,verbose)\n",
    "\n",
    "def runPowerSyn(td,overwrite=False,verbose=False):\n",
    "    runMakeCmd(\"power-rtl\",td,\n",
    "                td['obj_dpath']/'power-rtl-rundir/pre_report_power',\n",
    "                overwrite,verbose)\n",
    "\n",
    "def runPowerReport(td,overwrite=False,verbose=False):\n",
    "    runMakeCmd(\"redo-power-rtl args='--only_step report_power'\",td,\n",
    "                td['root']/'power.power.rpt',\n",
    "                overwrite,verbose)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "b4ee531c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Executing commmand: make build -B design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml\n"
     ]
    }
   ],
   "source": [
    "# build\n",
    "overwrite = True\n",
    "build_dpaths = {td['obj_dpath']: t for t,td in tests_dict.items()} # run build once per build dir (not once per test)\n",
    "for bd,t in build_dpaths.items():\n",
    "    runBuild(tests_dict[t],overwrite)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "0cac6ede",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Executing commmand: make redo-sim-rtl design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml\n",
      "Executing commmand: make power-rtl design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml\n",
      "Executing commmand: make redo-power-rtl args='--only_step report_power' design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml\n"
     ]
    }
   ],
   "source": [
    "# power-rtl: synthesize design in power tool + save checkpoint\n",
    "overwrite = True\n",
    "for bd,t in build_dpaths.items():\n",
    "    runSim(tests_dict[t],overwrite)\n",
    "    runPowerSyn(tests_dict[t],overwrite)\n",
    "    runPowerReport(tests_dict[t],overwrite)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "bbab61e4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "design_minclock_dict={'regfile32x64': 4}\n"
     ]
    }
   ],
   "source": [
    "# TODO: check ppa.rpt & adjust clock period, print updated values\n",
    "#       in a dict that user copies to the top? it's a bit messy but we prolly don't want to auto-loop\n",
    "\n",
    "def parseSlack(fname):\n",
    "    slacks = []\n",
    "    with open(fname, 'r') as f:\n",
    "        lines = f.readlines()\n",
    "        for line in lines:\n",
    "            line = line.split()\n",
    "            if (line[0] == 'register'):\n",
    "                slacks.append(float(line[6]))\n",
    "    return min(slacks)\n",
    "\n",
    "overwrite = True\n",
    "new_clocks = {}\n",
    "for bd,t in build_dpaths.items():\n",
    "    cur_test = tests_dict[t]\n",
    "    clock_period = cur_test['clock_period']\n",
    "    slack = parseSlack(cur_test['root']/'power.ppa.rpt')\n",
    "    if 0 <= slack and slack < 500: slack = 0 # don't change clock period\n",
    "    new_clock_period = math.floor((clock_period * 1000 - slack) / 1000)\n",
    "    new_clocks[t.split('-')[0]] = new_clock_period\n",
    "\n",
    "print(f\"design_minclock_dict={new_clocks}\")\n",
    "# copy output to top if desired"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "2e5f0e52",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Executing commmand: make redo-sim-rtl design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml\n",
      "/bwrcq/scratch/shreyas_thumathy/miniforge3/bin/hammer-vlsi -e /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/configs-env/bwrc-env.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/configs-pdk/sky130.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/configs-tool/cm.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sram_generator-output.json  -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/../configs-pdk/sky130.yml  -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/../configs-tool/cm.yml  -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sram_generator-output.json  --sim_rundir /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir --obj_dir /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns sim\n",
      "\u001b[96m[<global>] Loading hammer-vlsi libraries and reading settings\u001b[0m\n",
      "\u001b[96m[<global>] Loading technology 'hammer.technology.sky130'\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.dffram_lib has a type Optional[str] is not yet implemented\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.pdk_home has a type Optional[str] is not yet implemented\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.lvs_deck_sources has a type Optional[list[str]] is not yet implemented\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.io_file has a type str is not yet implemented\u001b[0m\n",
      "\u001b[33m[tech] The install path: /tools/commercial/skywater/swtech130/skywater-src-nda-20221031 does not exist, looked at key technology.sky130.sky130_nda\u001b[0m\n",
      "\u001b[96m[tech] Modifying CDL netlist: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/cdl/sky130_fd_sc_hd.cdl -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd.cdl\u001b[0m\n",
      "\u001b[96m[tech] Modifying Verilog netlist: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd.v\u001b[0m\n",
      "\u001b[96m[tech] Fixing broken net references with select specify blocks.\u001b[0m\n",
      "\u001b[96m[tech] Modifying Verilog netlist: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/primitives.v\u001b[0m\n",
      "\u001b[96m[tech] Modifying Technology LEF: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef\u001b[0m\n",
      "\u001b[96m[tech] Modifying IO LEF: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_ef_io.lef\u001b[0m\n",
      "\u001b[96m[tech] Fixing broken sky130_ef_io__analog_esd_pad LEF definition.\u001b[0m\n",
      "\u001b[96m[tech] Loaded Sky130 Tech\u001b[0m\n",
      "\u001b[96m[<global>] Starting simulation with tool 'vcs'\u001b[0m\n",
      "\u001b[37m[sim] Running sub-step 'write_gl_files'\u001b[0m\n",
      "\u001b[37m[sim] Running sub-step 'run_vcs'\u001b[0m\n",
      "Executing subprocess: /tools/synopsys/vcs/W-2024.09-1/bin/vcs -full64 -lca -debug_access+all -CC -I$(VCS_HOME)/include -timescale=1ns/10ps -sverilog -timescale=1ns/10ps -sverilog /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/src/regfile.v /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/src/regfile_tb.v /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/primitives.v /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd.v /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/verilog/sky130_fd_io.v +define+FUNCTIONAL +define+UNIT_DELAY=#1 +define+FUNCTIONAL +define+UNIT_DELAY=#1 +define+USE_POWER_PINS +define+CLOCK_PERIOD=10 +define+WIDTH=64 +define+TESTROOT=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns +define+N=32 +define+FUNCTIONAL +define+UNIT_DELAY=#1 +define+USE_POWER_PINS +define+CLOCK_PERIOD=10 +define+WIDTH=64 +define+TESTROOT=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns +define+N=32 +notimingcheck +delay_mode_zero -top regfile_tb -o /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/simv\n",
      "                         Chronologic VCS (TM)\n",
      "        Version W-2024.09-1_Full64 -- Sun Jun 22 18:32:50 2025\n",
      "\n",
      "                    Copyright (c) 1991 - 2024 Synopsys, Inc.\n",
      "   This software and the associated documentation are proprietary to Synopsys,\n",
      " Inc. This software may only be used in accordance with the terms and conditions\n",
      " of a written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "   or distribution of this software is strictly prohibited.  Licensed Products\n",
      "     communicate with Synopsys servers for the purpose of providing software\n",
      "    updates, detecting software piracy and verifying that customers are using\n",
      "    Licensed Products in conformity with the applicable License Key for such\n",
      "  Licensed Products. Synopsys will use information gathered in connection with\n",
      "    this process to deliver software updates and pursue software pirates and\n",
      "                                   infringers.\n",
      "\n",
      " Inclusivity & Diversity - Visit SolvNetPlus to read the \"Synopsys Statement on\n",
      "            Inclusivity and Diversity\" (Refer to article 000036315 at\n",
      "                        https://solvnetplus.synopsys.com)\n",
      "\n",
      "\n",
      "Warning-[LCA_FEATURES_ENABLED] Usage warning\n",
      "  LCA features enabled by '-lca' argument on the command line.  For more\n",
      "  information regarding list of LCA features please refer to Chapter \"LCA\n",
      "  features\" in the VCS Release Notes\n",
      "\n",
      "Parsing design file '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/src/regfile.v'\n",
      "Parsing design file '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/src/regfile_tb.v'\n",
      "Parsing design file '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/primitives.v'\n",
      "Parsing design file '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd.v'\n",
      "Parsing design file '/tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v'\n",
      "Parsing design file '/tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/verilog/sky130_fd_io.v'\n",
      "Top Level Modules:\n",
      "       regfile_tb\n",
      "TimeScale is 1 ns / 10 ps\n",
      "Starting vcs inline pass...\n",
      "1 module and 0 UDP read.\n",
      "recompiling module regfile_tb\n",
      "make[1]: Entering directory '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/csrc'\n",
      "make[1]: Leaving directory '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/csrc'\n",
      "make[1]: Entering directory '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/csrc'\n",
      "rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so\n",
      "if [ -x /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/simv ]; then chmod a-x /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/simv; fi\n",
      "g++  -o /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/tools/synopsys/vcs/W-2024.09-1/linux64/lib -L/tools/synopsys/vcs/W-2024.09-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o  _3019841_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /tools/synopsys/vcs/W-2024.09-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /tools/synopsys/vcs/W-2024.09-1/linux64/lib/vcs_save_restore_new.o /tools/synopsys/verdi/W-2024.09-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl\n",
      "/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/simv up to date\n",
      "make[1]: Leaving directory '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/csrc'\n",
      "CPU time: .629 seconds to compile + .453 seconds to elab + .584 seconds to link\n",
      "\u001b[37m[sim] Running sub-step 'run_simulation'\u001b[0m\n",
      "Executing subprocess: /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sim-rtl-rundir/simv\n",
      "Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.\n",
      "Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.\n",
      "Notice: timing checks disabled with +notimingcheck at compile-time\n",
      "Chronologic VCS simulator copyright 1991-2024\n",
      "Contains Synopsys proprietary information.\n",
      "Compiler version W-2024.09-1_Full64; Runtime version W-2024.09-1_Full64;  Jun 22 18:32 2025\n",
      "*Verdi* Loading libsscore_vcs202409.so\n",
      "FSDB Dumper for VCS, Release Verdi_W-2024.09-1, Linux x86_64/64bit, 10/12/2024\n",
      "(C) 1996 - 2024 by Synopsys, Inc.\n",
      "*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.\n",
      "*Verdi* : Create FSDB file '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/output.fsdb'\n",
      "*Verdi* : Begin traversing the scopes, layer (0).\n",
      "*Verdi* : Enable +all dumping.\n",
      "*Verdi* : End of traversing.\n",
      "*Verdi* : fsdbDumpon - All FSDB files at 10,000 ps.\n",
      "Performed the following operation: 0, 00000, 1, 00000, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00001, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00010, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00011, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00100, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00101, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00110, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 00111, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01000, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01001, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01010, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01011, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01100, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01101, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01110, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 01111, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10000, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10001, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10010, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10011, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10100, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10101, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10110, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 10111, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11000, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11001, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11010, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11011, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11100, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11101, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11110, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "Performed the following operation: 0, 00000, 1, 11111, 0000000000000000000000000000000000000000000000000000000000000000\n",
      "*Verdi* : fsdbDumpoff - All FSDB files at 330,000 ps.\n",
      "$finish called from file \"/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/src/regfile_tb.v\", line 60.\n",
      "$finish at simulation time                33000\n",
      "           V C S   S i m u l a t i o n   R e p o r t\n",
      "Time: 330000 ps\n",
      "CPU Time:      0.330 seconds;       Data structure size:   0.0Mb\n",
      "Sun Jun 22 18:32:53 2025\n",
      "Action sim config output written to output.json\n",
      "Executing commmand: make redo-power-rtl args='--only_step report_power' design=regfile32x64-10ns pdk=sky130 DESIGN_CONF=/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml\n",
      "/bwrcq/scratch/shreyas_thumathy/miniforge3/bin/hammer-vlsi -e /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/configs-env/bwrc-env.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/power-sim-rtl-input.json  -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/../configs-pdk/sky130.yml  -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/../configs-tool/cm.yml  -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/config.yml -p /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/sram_generator-output.json --only_step report_power --power_rundir /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/power-rtl-rundir --obj_dir /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns power\n",
      "\u001b[96m[<global>] Loading hammer-vlsi libraries and reading settings\u001b[0m\n",
      "\u001b[96m[<global>] Loading technology 'hammer.technology.sky130'\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.dffram_lib has a type Optional[str] is not yet implemented\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.pdk_home has a type Optional[str] is not yet implemented\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.lvs_deck_sources has a type Optional[list[str]] is not yet implemented\u001b[0m\n",
      "\u001b[33m[<global>] Key technology.sky130.io_file has a type str is not yet implemented\u001b[0m\n",
      "\u001b[33m[tech] The install path: /tools/commercial/skywater/swtech130/skywater-src-nda-20221031 does not exist, looked at key technology.sky130.sky130_nda\u001b[0m\n",
      "\u001b[96m[tech] Modifying CDL netlist: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/cdl/sky130_fd_sc_hd.cdl -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd.cdl\u001b[0m\n",
      "\u001b[96m[tech] Modifying Verilog netlist: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd.v\u001b[0m\n",
      "\u001b[96m[tech] Fixing broken net references with select specify blocks.\u001b[0m\n",
      "\u001b[96m[tech] Modifying Verilog netlist: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/primitives.v\u001b[0m\n",
      "\u001b[96m[tech] Modifying Technology LEF: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef\u001b[0m\n",
      "\u001b[96m[tech] Modifying IO LEF: /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef -> /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/tech-sky130-cache/sky130_ef_io.lef\u001b[0m\n",
      "\u001b[96m[tech] Fixing broken sky130_ef_io__analog_esd_pad LEF definition.\u001b[0m\n",
      "\u001b[96m[tech] Loaded Sky130 Tech\u001b[0m\n",
      "\u001b[96m[<global>] Starting power with tool 'joules'\u001b[0m\n",
      "\u001b[37m[power] Sub-step 'init_design' skipped due to resume hook\u001b[0m\n",
      "\u001b[37m[power] Sub-step 'synthesize_design' skipped due to resume hook\u001b[0m\n",
      "\u001b[96m[power] Resuming before 'report_power' due to resume hook\u001b[0m\n",
      "\u001b[37m[power] Running persistent sub-step 'joules_global_settings' before 'report_power'\u001b[0m\n",
      "\u001b[37m[power] Running sub-step 'report_power'\u001b[0m\n",
      "\u001b[96m[power] Pausing tool execution after 'report_power' due to pause hook\u001b[0m\n",
      "\u001b[37m[power] Running persistent sub-step 'joules_global_settings' before 'init_design'\u001b[0m\n",
      "Executing subprocess: /tools/cadence/DDI/DDI231_ISR2/bin/joules -files /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/power-rtl-rundir/joules-20250622-183254.tcl -common_ui -batch\n",
      "TMPDIR is being set to /tmp/joules_temp_3020069_bwrcr740-1.EECS.Berkeley.EDU_sthum_uBCuPg\n",
      "Cadence Joules(TM) RTL Power Solution.\n",
      "Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.\n",
      "Cadence and the Cadence logo are registered trademarks and Joules is a trademark\n",
      "of Cadence Design Systems, Inc. in the United States and other countries.\n",
      "\n",
      "[18:32:55.518594] Configured Lic search path (23.02-s003): 5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu\n",
      "\n",
      "Version: 23.12-s085_1, built Fri Jul 26 03:50:51 PDT 2024\n",
      "Options: -files /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/power-rtl-rundir/joules-20250622-183254.tcl -batch\n",
      "Date:    Sun Jun 22 18:32:55 2025\n",
      "Host:    bwrcr740-1.EECS.Berkeley.EDU (x86_64 w/Linux 5.14.0-503.26.1.el9_5.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) Gold 6134 CPU @ 3.20GHz 25344KB) (1055737884KB)\n",
      "User:    sthum\n",
      "PID:     3020069\n",
      "OS:      Red Hat Enterprise Linux release 9.5 (Plow)\n",
      "DISPLAY: <unset>\n",
      "CWD:     /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/power-rtl-rundir\n",
      "RTLSCORE_ROOT: /tools/cadence/DDI/DDI231_ISR2/JSTUDIO231/tools.lnx86\n",
      "\n",
      "Checking out license: Joules_RTL_Power\n",
      "Checking out license: Joules_XL\n",
      "[18:32:55.091880] Periodic Lic check successful\n",
      "[18:32:55.616185] Feature usage summary:\n",
      "[18:32:55.616186] Joules_XL\n",
      "\n",
      "\n",
      "Finished executable startup (0 seconds elapsed).\n",
      "\n",
      "Loading tool scripts...\n",
      "Finished loading tool scripts (16 seconds elapsed).\n",
      "\n",
      "#@ Processing -files option\n",
      "@joules:root: 1> source /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/build-sky130-cm/regfile32x64-10ns/power-rtl-rundir/joules-20250622-183254.tcl\n",
      "(hammer) set_multi_cpu_usage -local_cpu 1\n",
      "(hammer) set_db auto_super_thread 1\n",
      "  Setting attribute of root '/': 'auto_super_thread' = true\n",
      "(hammer) set_db max_cpus_per_server 1\n",
      "  Setting attribute of root '/': 'max_cpus_per_server' = 1\n",
      "(hammer) set_db max_frame_count 100000000\n",
      "  Setting attribute of root '/': 'max_frame_count' = 100000000\n",
      "(hammer) read_db pre_report_power\n",
      "Reading database file 'pre_report_power'.\n",
      "Warning : Missing pg_pin group in the library. [LBR-702]\n",
      "        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, Line 82148)\n",
      "Warning : Missing pg_pin group in the library. [LBR-702]\n",
      "        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, Line 82282)\n",
      "Warning : Missing pg_pin group in the library. [LBR-702]\n",
      "        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, Line 82416)\n",
      "Warning : Missing pg_pin group in the library. [LBR-702]\n",
      "        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, Line 82693)\n",
      "Warning : Missing pg_pin group in the library. [LBR-702]\n",
      "        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, Line 82827)\n",
      "Warning : Missing pg_pin group in the library. [LBR-702]\n",
      "        : No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pg_pin 'VGND' is being ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, Line 82961)\n",
      "Warning : An attribute is used before it is defined. [LBR-511]\n",
      "        : The library level attribute default_operating_conditions on line 4765 is defined after at least one cell definition. The attribute will be ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30.lib)\n",
      "Warning : An attribute is used before it is defined. [LBR-511]\n",
      "        : The library level attribute default_operating_conditions on line 4752 is defined after at least one cell definition. The attribute will be ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_tt_tt_025C_1v80_3v30.lib)\n",
      "Warning : Found multiple definitions. [LBR-504]\n",
      "        : Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_tt_025C_1v80_3v30.lib, Line 167)\n",
      "        : Reload the library file by removing one of the multiple definitions of the same attribute.\n",
      "Warning : Found multiple definitions. [LBR-504]\n",
      "        : Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_tt_025C_1v80_3v30.lib, Line 156)\n",
      "Warning : An attribute is used before it is defined. [LBR-511]\n",
      "        : The library level attribute default_operating_conditions on line 4752 is defined after at least one cell definition. The attribute will be ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib)\n",
      "Warning : Found multiple definitions. [LBR-504]\n",
      "        : Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_tt_025C_1v80_3v30.lib, Line 191)\n",
      "Warning : An attribute is used before it is defined. [LBR-511]\n",
      "        : The library level attribute default_operating_conditions on line 869 is defined after at least one cell definition. The attribute will be ignored. (File /tools/C/openeda/conda-sky130/share/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_tt_tt_025C_1v80_3v30.lib)\n",
      "\n",
      "  Message Summary for Library all 17 libraries:\n",
      "  *********************************************\n",
      "  Missing pg_pin group in the library. [LBR-702]: 6\n",
      "  Missing a function attribute in the output pin definition. [LBR-518]: 57\n",
      "  An attribute is used before it is defined. [LBR-511]: 4\n",
      "  Found multiple definitions. [LBR-504]: 3\n",
      "  An unsupported construct was detected in this library. [LBR-40]: 147\n",
      "  *********************************************\n",
      "\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_ef_io__vccd_lvc_clamped3_pad_tt_025C_1v80_3v30_3v30'.\n",
      "        : This is a common source of delay calculation confusion and should be avoided.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_ef_io__vccd_lvc_clamped_pad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_ef_io__vdda_hvc_clamped_pad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_ef_io__vddio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_ef_io__vssa_hvc_clamped_pad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_ef_io__vssio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_fd_io__top_ground_hvc_wpad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_fd_io__top_power_hvc_wpad_tt_025C_1v80_3v30_3v30'.\n",
      "Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]\n",
      "        : The libraries are 'sky130_fd_sc_hd__tt_025C_1v80' and 'sky130_fd_io__top_power_lvc_wpad_tt_025C_1v80_3v30_3v30'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.\n",
      "        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_ef_io__gpiov2_pad_wrapped_tt_tt_025C_1v80_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vccd_lvc_clamped3_pad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vccd_lvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vdda_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vddio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vssa_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_ef_io__vssd_lvc_clamped3_pad_tt_025C_1v80_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_ef_io__vssd_lvc_clamped_pad_tt_025C_1v80_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_ef_io__vssio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_io__top_ground_hvc_wpad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_io__top_ground_lvc_wpad_tt_025C_1v80_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_io__top_power_hvc_wpad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_io__top_power_lvc_wpad_tt_025C_1v80_3v30_3v30.lib'.\n",
      "Info    : Created nominal operating condition. [LBR-412]\n",
      "        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_io__top_xres4v2_tt_tt_025C_1v80_3v30.lib'.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.\n",
      "        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' must have an output pin.\n",
      "Warning : Library cell has no output pins defined. [LBR-9]\n",
      "        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' must have an output pin.\n",
      "Warning : Multiply-defined library cell. [LBR-22]\n",
      "        : Library-cell name collision (sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30/sky130_ef_io__gpiov2_pad_wrapped and sky130_ef_io__gpiov2_pad_wrapped_tt_tt_025C_1v80_3v30/sky130_ef_io__gpiov2_pad_wrapped).  Deleting (sky130_ef_io__gpiov2_pad_wrapped_tt_tt_025C_1v80_3v30/sky130_ef_io__gpiov2_pad_wrapped).\n",
      "        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.\n",
      "Info    : Set default library domain. [LBR-109]\n",
      "        : The default library domain is 'library_domain:extra'.\n",
      "Info: Bucketizing cells in library sky130_fd_sc_hd__tt_025C_1v80, domain extra\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Huge' is non-monotonic.\n",
      "        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Huge' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Huge' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Large' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Large' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Large' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Medium' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Medium' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Medium' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Small' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Small' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Length' table in wireload model 'Small' is non-monotonic.\n",
      "Info: Bucketizing cells in library sky130_ef_io__gpiov2_pad_tt_tt_025C_1v80_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__gpiov2_pad_wrapped_tt_tt_025C_1v80_3v30, domain extra (failed)\n",
      "Info: Bucketizing cells in library sky130_ef_io__vccd_lvc_clamped3_pad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vccd_lvc_clamped_pad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vdda_hvc_clamped_pad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vddio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vssa_hvc_clamped_pad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vssd_lvc_clamped3_pad_tt_025C_1v80_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vssd_lvc_clamped_pad_tt_025C_1v80_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_ef_io__vssio_hvc_clamped_pad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_fd_io__top_gpiov2_tt_tt_025C_1v80_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_fd_io__top_ground_hvc_wpad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_fd_io__top_ground_lvc_wpad_tt_025C_1v80_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_fd_io__top_power_hvc_wpad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_fd_io__top_power_lvc_wpad_tt_025C_1v80_3v30_3v30, domain extra\n",
      "Info: Bucketizing cells in library sky130_fd_io__top_xres4v2_tt_tt_025C_1v80_3v30, domain extra\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Huge' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Large' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Medium' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Small' is non-monotonic.\n",
      "Info: Auto infer: rtlstim2gate -rule ungroup {%s/%s}\n",
      "Info: Auto infer: rtlstim2gate -rule reg_ext {%s_reg%s}\n",
      "Info: Auto infer: rtlstim2gate -rule bit_slice {[%s]}\n",
      "Info: Auto infer: rtlstim2gate -rule array_slice {[%s]}\n",
      "Info: Auto infer: rtlstim2gate -rule hier_slice {[%s]}\n",
      "Info: Auto infer: rtlstim2gate -rule generate {%s.%s}\n",
      "Info: Auto infer: rtlstim2gate -rule record {%s[%s]}\n",
      "Info: Design state 'mapped': stitching rtlstim2gate... Done\n",
      "# Info: Building RTLScore cache for /regfile\n",
      "# Info: 1. marking memories .. done.\n",
      "# Info: 2. marking sequentials .. done.\n",
      "# Info: 3. marking macros .. done.\n",
      "# Info: 4. caching sequentials, macros, .. done.\n",
      "# Info: Cache for /regfile completed.\n",
      "(hammer) read_db pre_report_power\n",
      "Reading database file 'pre_report_power'.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Huge' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Large' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Medium' is non-monotonic.\n",
      "Warning : Non-monotonic wireload model found. [LBR-81]\n",
      "        : 'Capacitance' table in wireload model 'Small' is non-monotonic.\n",
      "Info: Auto infer: rtlstim2gate -rule ungroup {%s/%s}\n",
      "Info: Auto infer: rtlstim2gate -rule reg_ext {%s_reg%s}\n",
      "Info: Auto infer: rtlstim2gate -rule bit_slice {[%s]}\n",
      "Info: Auto infer: rtlstim2gate -rule array_slice {[%s]}\n",
      "Info: Auto infer: rtlstim2gate -rule hier_slice {[%s]}\n",
      "Info: Auto infer: rtlstim2gate -rule generate {%s.%s}\n",
      "Info: Auto infer: rtlstim2gate -rule record {%s[%s]}\n",
      "Info: Design state 'mapped': stitching rtlstim2gate... Done\n",
      "# Info: Building RTLScore cache for /regfile\n",
      "# Info: 1. marking memories .. done.\n",
      "# Info: 2. marking sequentials .. done.\n",
      "# Info: 3. marking macros .. done.\n",
      "# Info: 4. caching sequentials, macros, .. done.\n",
      "# Info: Cache for /regfile completed.\n",
      "(hammer) read_stimulus -file /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/output.fsdb -dut_instance regfile_tb/regfile_dut -cycles 1 clk -alias output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk -append\n",
      "Info   : MESG-0005 Multiple objects found matching /regfile/clk. Continue using\n",
      "       : hnet:regfile/clk.\n",
      "Info   : STIM-0001 [StimInfo] read_stimulus effective options\n",
      "       : -file :\n",
      "       : /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/output.fsdb\n",
      "       : -dut_instance : regfile_tb/regfile_dut\n",
      "       : -format : fsdb(auto determined)\n",
      "       : -append : 1\n",
      "       : -cycles : 1 /regfile/clk pos\n",
      "Info   : STIM-0005 [StimInfo] Frame based analysis is enabled.\n",
      "Info   : STIM-0001 Design top is regfile\n",
      "Info   : STIM-0001 Started reading input stimulus file\n",
      "       : /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/output.fsdb\n",
      "Info   : STIM-0001 Found top instance /regfile_tb/regfile_dut\n",
      "Info   : STIM-0002 [StimInfo] Finished design hierarchy parsing.\n",
      "Info   : STIM-0010 [StimInfo] Total number of frames '33'\n",
      "Info   : STIM-0002 Started value change section parsing.\n",
      "Info   : STIM-0001 [StimInfo] Value Change Section Parsing Progress Report :   0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 100%\n",
      "Info   : STIM-0012 [StimInfo] Simulation start = 10000 ps, end = 330000 ps.\n",
      "Info   : STIM-0002 Finished processing value changes, started storage.\n",
      "Warning: STIM-0551 [StimWarn] RTLStim2Gate is switched off for rtl level\n",
      "       : stimulus. This can lead to wrong annotation. It is recommended to run\n",
      "       : RTLStim2Gate command before read_stimulus command, if this is a rtl\n",
      "       : level stimuli\n",
      "Info   : STIM-0007 [StimInfo] Stored stimulus information '/stim#1' in SDB.\n",
      "-------------------------------- Annotation Report --------------------------------\n",
      "Object Type         Asserted  UnAsserted  Unconnected  Constant  Total  Asserted%\n",
      "-----------------------------------------------------------------------------------\n",
      "Primary Ports\n",
      "  Inputs                  77           0            0         0     77    100.00%\n",
      "  Outputs                 64           0            0         0     64    100.00%\n",
      "  I/O                      0           0            0         0      0        N/A\n",
      "Sequential Outputs\n",
      "  Memory                   0           0            0         0      0        N/A\n",
      "  Flop                  2048           0            0         0   2048    100.00%\n",
      "  Latch                    0           0            0         0      0        N/A\n",
      "  Arch ICGC                0           0            0         0      0        N/A\n",
      "  Inferred ICGC            0          32            0         0     32      0.00%\n",
      "  Total ICGC               0          32            0         0     32      0.00%\n",
      "Drivers\n",
      "  Driver nets           2189        1606            0         0   3795     57.68%\n",
      "  RTL Driver nets       2112          32            0         0   2144     98.50%\n",
      "DFT\n",
      "  Input Ports              0           0            0         0      0        N/A\n",
      "  Flop Outputs             0           0            0         0      0        N/A\n",
      "  Memory Outputs           0           0            0         0      0        N/A\n",
      "-----------------------------------------------------------------------------------\n",
      "Info   : STIM-0013 [StimInfo] Completed successfully.\n",
      "       : Info=12, Warn=1, Error=0, Fatal=0\n",
      "(hammer) compute_power -mode time_based -stim output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk -append\n",
      "Info   : PWRA-0001 [PwrInfo] compute_power effective options\n",
      "       : -mode : time_based\n",
      "       : -stim :/stim#1\n",
      "       : -append : 1\n",
      "Info   : ACTP-0001 [ACTPInfo] Timing initialization started\n",
      "Info   : ACTP-0001 Timing initialization ended\n",
      "Info   : PWRA-0001 Started time based power computation for\n",
      "       : /output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk (frames\n",
      "       : = 33)\n",
      "Info   : ACTP-0001 Activity propagation started for\n",
      "       : output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk netlist\n",
      "       : regfile\n",
      "Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 100%\n",
      "Info   : ACTP-0001 Activity propagation ended for\n",
      "       : output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk\n",
      "Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 100%\n",
      "Info   : CTGN-0001 [CTGInfo] Clock tree CT#0 created.\n",
      "Info   : PWRA-0001 CT#0 clock tree seq clock pins are marked as ideal\n",
      "Info   : PWRA-0009 [PwrInfo] Clock tree Power Computation Progress Report :   0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 100%\n",
      "Info   : PWRA-0001 Finished power computation for\n",
      "       : /output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk\n",
      "Info   : PWRA-0007 [PwrInfo] Completed successfully.\n",
      "       : Info=9, Warn=0, Error=0, Fatal=0\n",
      "(hammer) report_power -stims output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk   -levels all -unit mW -out /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.power.rpt\n",
      "Output file: /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.power.rpt\n",
      "(hammer) report_power -stims output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk   -levels all -by_hierarchy -levels all -unit mW -out /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.hier.power.rpt\n",
      "Output file: /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.hier.power.rpt\n",
      "(hammer) report_ppa   > /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.ppa.rpt\n",
      "1/1\n",
      "Output file: /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.ppa.rpt\n",
      "(hammer) plot_power_profile -stims output_fsdb_dut_instance_regfile_tb_regfile_dut__cycles_1_clk   -levels all -by_category {total} -types total -unit mW -format png -out /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.profile.png\n",
      "Warning: No module specified with -levels. Using design root for plotting.\n",
      "# Info: Processing 33 frames:  1/  2/  3/  4/  5/  6/  7/  8/  9/ 10/ 11/ 12/ 13/ 14/ 15/ 16/ 17/ 18/ 19/ 20/ 21/ 22/ 23/ 24/ 25/ 26/ 27/ 28/ 29/ 30/ 31/ 32/ 33/33\n",
      "Warning: Using gnuplot for plotting, since the binary started in no_gui mode.\n",
      "Reading file '/bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.profile.png.data' :  1/  2/  3/  4/  5/  6/  7/  8/  9/ 10/ 11/ 12/ 13/ 14/ 15/ 16/ 17/ 18/ 19/ 20/ 21/ 22/ 23/ 24/ 25/ 26/ 27/ 28/ 29/ 30/ 31/ 32/32\n",
      "Read 33 data lines.\n",
      "Power profile data saved in: /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.profile.png.data\n",
      "Info: To regenerate plot, run: replot_data /bwrcq/scratch/shreyas_thumathy/feb25/hammer/e2e/hammer-energy-char/experiments/tests-sky130/regfile32x64-10ns/power.profile.png.data\n",
      "(hammer) exit\n",
      "\n",
      "Lic Summary:\n",
      "[18:33:27.298177] Cdslmd servers: bwrcflex-1\n",
      "[18:33:27.822507] Feature usage summary:\n",
      "[18:33:27.822513] Joules_XL\n",
      "\n",
      "Normal exit.\n",
      "Action power config output written to output.json\n"
     ]
    }
   ],
   "source": [
    "# sim-rtl\n",
    "for t,td in tests_dict.items():\n",
    "    runSim(td, overwrite=True, verbose=True)\n",
    "    runPowerReport(td, overwrite=True, verbose=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "954a8d5c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>design</th>\n",
       "      <th>test</th>\n",
       "      <th>time_ns</th>\n",
       "      <th>Leakage Energy (pJ)</th>\n",
       "      <th>Internal Energy (pJ)</th>\n",
       "      <th>Switching Energy (pJ)</th>\n",
       "      <th>Total Energy (pJ)</th>\n",
       "      <th>Leakage</th>\n",
       "      <th>Internal</th>\n",
       "      <th>Switching</th>\n",
       "      <th>Total</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>regfile32x64-10ns</th>\n",
       "      <td>regfile32x64</td>\n",
       "      <td>10ns</td>\n",
       "      <td>315.0</td>\n",
       "      <td>0.0064</td>\n",
       "      <td>155.010555</td>\n",
       "      <td>37.976715</td>\n",
       "      <td>192.99357</td>\n",
       "      <td>0.00002</td>\n",
       "      <td>0.492097</td>\n",
       "      <td>0.120561</td>\n",
       "      <td>0.612678</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                         design  test  time_ns  Leakage Energy (pJ)  \\\n",
       "regfile32x64-10ns  regfile32x64  10ns    315.0               0.0064   \n",
       "\n",
       "                   Internal Energy (pJ)  Switching Energy (pJ)  \\\n",
       "regfile32x64-10ns            155.010555              37.976715   \n",
       "\n",
       "                   Total Energy (pJ)  Leakage  Internal  Switching     Total  \n",
       "regfile32x64-10ns          192.99357  0.00002  0.492097   0.120561  0.612678  "
      ]
     },
     "execution_count": 50,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def parse_hier_power_rpt(td) -> list:\n",
    "    fpath = td['root']/'power.hier.power.rpt'\n",
    "    with fpath.open('r') as f: lines = f.readlines()\n",
    "    for l in lines:\n",
    "        words = l.split()\n",
    "        if l.startswith('Power Unit'):\n",
    "            assert(words[-1] == 'mW'), f\"Wrong power unit in report, {l}\"\n",
    "        if td['inst'] == words[-1]:\n",
    "            #print([float(p) for p in words[2:6]])\n",
    "            return [float(p) for p in words[2:6]]\n",
    "    return []\n",
    "\n",
    "def parse_power_profile(td) -> float:\n",
    "    fpath = td['root']/'power.profile.png.data'\n",
    "    with fpath.open('r') as f: lines = f.readlines()\n",
    "    header = lines[0]\n",
    "    assert((f\"-ykeylabel {td['inst']}:total:total\" in header) or (f\"-ykeylabel {td['inst'][1:]}:total:total\" in header)) # make sure we got the correct power trace\n",
    "    match = re.search(r'simulation time \\((\\w+)\\)', header)\n",
    "    unit = match.group(1) if match else None\n",
    "    if unit == 'ns': scaling = 1\n",
    "    elif unit == 'ps': scaling = 1e-3\n",
    "    elif unit == 'fs': scaling = 1e-6\n",
    "    else: raise ValueError(f\"Unit {unit} not supported in file {fpath}\")\n",
    "    time_power = [l.split() for l in lines]\n",
    "    time_power = [tp for tp in time_power if len(tp) == 2]\n",
    "    times = [float(t)*scaling for t,p in time_power]\n",
    "    powers = [float(p) for t,p in time_power][1:-1] # skip first/last values bc they're misleading\n",
    "    avgpow = sum(powers)/len(powers)\n",
    "    return times[-1]-times[0], avgpow # end-start\n",
    "\n",
    "\n",
    "power = []\n",
    "\n",
    "for t,td in tests_dict.items():\n",
    "    power.append(parse_hier_power_rpt(td))\n",
    "\n",
    "power = pd.DataFrame(power,   #  mW\n",
    "                     columns=['Leakage','Internal','Switching','Total'],\n",
    "                     index=tests_dict.keys()) # type: ignore\n",
    "\n",
    "\n",
    "time_ns = [parse_power_profile(td)[0] for td in tests_dict.values()]\n",
    "energy = power.mul(time_ns,axis=0) / num_inputs # mW * ns = pJ\n",
    "energy.columns = [c+' Energy (pJ)' for c in energy.columns]\n",
    "database = pd.concat([energy,power],axis=1)\n",
    "\n",
    "#database.insert(0,'output_af',[td['output_af'] for td in tests_dict.values()])\n",
    "database.insert(0,'time_ns',time_ns)\n",
    "database.insert(0,'test',[i.split('-')[1] for i in database.index])\n",
    "database.insert(0,'design',[i.split('-')[0] for i in database.index])\n",
    "\n",
    "#print(results_for_plots)\n",
    "database.to_hdf(PDK+'.h5',key='df',mode='w')\n",
    "database\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ef7c3910",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
