<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/rotate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/rotate.v</a>
time_elapsed: 0.023s
ram usage: 9740 KB
</pre>
<pre class="log">

module a23_barrel_shift_fpga_rotate (
	i_in,
	direction,
	shift_amount,
	rot_prod
);
	input [31:0] i_in;
	input direction;
	input [4:0] shift_amount;
	output [31:0] rot_prod;
	generate
		begin
			genvar i;
			genvar j;
		end
		for (i = 0; (i &lt; 5); i = (i + 1)) begin : netgen
			wire [31:0] in;
			reg [31:0] out;
			for (j = 0; (j &lt; 32); j = (j + 1)) begin : net
				always @(*) out[j] = ((in[j] &amp; (~shift_amount[i] ^ direction)) | (in[wrap(j, i)] &amp; (shift_amount[i] ^ direction)));
			end
		end
		assign netgen[4].in = i_in;
		for (i = 1; (i &lt; 5); i = (i + 1)) begin : router
			assign netgen[(i - 1)].in = netgen[i].out;
		end
	endgenerate
	assign rot_prod = netgen[0].out;
	function [4:0] wrap;
		input integer pos;
		input integer level;
		integer out;
		begin
			out = (pos - (1 &lt;&lt; level));
			wrap = out[4:0];
		end
	endfunction
endmodule

</pre>
</body>