{
  "MIPS-I version 1 (SYSV)": "",
  "MIPS MIPS32 rel2 version 1 (SYSV) MSB": "qemu-mips",
  "MIPS MIPS32 rel2 version 1 (SYSV) LSB": "qemu-mipsel",
  "MIPS MIPS32 version 1 (SYSV) MSB": "qemu-mips",
  "MIPS MIPS32 version 1 (SYSV) LSB": "qemu-mipsel",
  "MIPS MIPS64 rel2 version 1 (SYSV) MSB": "",
  "MIPS MIPS-I version 1 (SYSV) MSB": "qemu-mips",
  "MIPS MIPS-I version 1 (SYSV) LSB": "qemu-mipsel",
  "MIPS MIPS-II version 1 (SYSV) MSB": "qemu-mips",
  "MIPS MIPS-II version 1 (SYSV) LSB": "qemu-mipsel",
  "MIPS MIPS-III version 1 (SYSV) MSB": "qemu-mipsn32",
  "MIPS N32 MIPS64 rel2 version 1 (SYSV) MSB": "qemu-mips",
  "MIPS MIPS64 version 1 (SYSV) MSB": "qemu-mips",
  "ARM aarch64 version 1 (SYSV) LSB": "qemu-aarch64",
  "ARM version 1 (ARM) LSB": "qemu-arm",
  "ARM EABI4 version 1 (SYSV) LSB": "qemu-arm",
  "ARM EABI5 version 1 (SYSV) LSB": "qemu-arm",
  "ARM EABI5 version 1 (GNU/Linux) LSB": "qemu-arm",
  "Intel 80386 version 1 (SYSV) LSB": "qemu-i386",
  "x86-64 version 1 (SYSV) LSB": "qemu-x86_64",
  "PowerPC or cisco 4500 version 1 (SYSV) MSB": "qemu-ppc64abi32",
  "Tilera TILE-Gx version 1 (SYSV) LSB": "",
  "ARC Cores Tangent-A5 version 1 (SYSV) LSB": "",
  "Renesas SH version 1 (SYSV) LSB": ""
}