#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May  7 23:59:39 2022
# Process ID: 133977
# Current directory: /home/shivaubuntu/HLS_project/sparseMatrixAccelerator/src/HLS_CISR/HLS_CISR_runtime_spmv/solution6/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/HLS_CISR_spmv_accel/xsim_script.tcl}
# Log file: /home/shivaubuntu/HLS_project/sparseMatrixAccelerator/src/HLS_CISR/HLS_CISR_runtime_spmv/solution6/sim/verilog/xsim.log
# Journal file: /home/shivaubuntu/HLS_project/sparseMatrixAccelerator/src/HLS_CISR/HLS_CISR_runtime_spmv/solution6/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/HLS_CISR_spmv_accel/xsim_script.tcl
# xsim {HLS_CISR_spmv_accel} -autoloadwcfg -tclbatch {HLS_CISR_spmv_accel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source HLS_CISR_spmv_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "126000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 12  Process: /apatb_HLS_CISR_spmv_accel_top/AESL_inst_HLS_CISR_spmv_accel/fadd_32ns_32ns_32_5_full_dsp_1_U1/HLS_CISR_spmv_accel_ap_fadd_3_full_dsp_32_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 4 [100.00%] @ "510000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 786 ns  Iteration: 12  Process: /apatb_HLS_CISR_spmv_accel_top/AESL_inst_HLS_CISR_spmv_accel/fadd_32ns_32ns_32_5_full_dsp_1_U1/HLS_CISR_spmv_accel_ap_fadd_3_full_dsp_32_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 4 [100.00%] @ "822000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1098 ns  Iteration: 11  Process: /apatb_HLS_CISR_spmv_accel_top/AESL_inst_HLS_CISR_spmv_accel/fadd_32ns_32ns_32_5_full_dsp_1_U1/HLS_CISR_spmv_accel_ap_fadd_3_full_dsp_32_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 4 [100.00%] @ "1134000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1410 ns  Iteration: 12  Process: /apatb_HLS_CISR_spmv_accel_top/AESL_inst_HLS_CISR_spmv_accel/fadd_32ns_32ns_32_5_full_dsp_1_U1/HLS_CISR_spmv_accel_ap_fadd_3_full_dsp_32_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 4 [100.00%] @ "1446000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1494 ns : File "/home/shivaubuntu/HLS_project/sparseMatrixAccelerator/src/HLS_CISR/HLS_CISR_runtime_spmv/solution6/sim/verilog/HLS_CISR_spmv_accel.autotb.v" Line 431
## quit
INFO: [Common 17-206] Exiting xsim at Sat May  7 23:59:50 2022...
