Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: ControlUnit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControlUnit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControlUnit"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ControlUnit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\CPU\RTL\PANZER16\Register_2Bit.vhd" into library work
Parsing entity <Register_2Bit>.
Parsing architecture <Behavioral> of entity <register_2bit>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\Register_16Bit.vhd" into library work
Parsing entity <Register_16Bit>.
Parsing architecture <RegisterArch> of entity <register_16bit>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\Mux3_3.vhd" into library work
Parsing entity <Mux3_3>.
Parsing architecture <Behavioral> of entity <mux3_3>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Register_16Bit> (architecture <RegisterArch>) from library <work>.

Elaborating entity <Register_2Bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux3_3> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "E:\CPU\RTL\PANZER16\ControlUnit.vhd" Line 84: Net <SelectStateR> does not have a driver.
WARNING:Xst:2972 - "E:\CPU\RTL\PANZER16\ControlUnit.vhd" line 97. All outputs of instance <InstructionRegister2> of block <Register_16Bit> are unconnected in block <ControlUnit>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\CPU\RTL\PANZER16\ControlUnit.vhd" line 98. All outputs of instance <StateRegister> of block <Register_2Bit> are unconnected in block <ControlUnit>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ControlUnit>.
    Related source file is "E:\CPU\RTL\PANZER16\ControlUnit.vhd".
WARNING:Xst:647 - Input <CachSelect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALUDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CachInstructionEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CachDataBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\CPU\RTL\PANZER16\ControlUnit.vhd" line 97: Output port <dout> of the instance <InstructionRegister2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CPU\RTL\PANZER16\ControlUnit.vhd" line 98: Output port <dout> of the instance <StateRegister> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <SelectStateR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <CachDequeueInstruction>.
    Found 1-bit register for signal <InstructionBufferSwitch>.
    Found 1-bit register for signal <ConstantOut>.
    Found 2-bit register for signal <RegisterSelectionCount>.
    Found 2-bit register for signal <RegisterBankSelect>.
    Found 3-bit register for signal <CPUState>.
    Found 1-bit register for signal <RegisterBankEnableWrite>.
    Found 1-bit register for signal <RegisterBankEnable>.
    Found finite state machine <FSM_0> for signal <CPUState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | startfetch                                     |
    | Power Up State     | startfetch                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <RegisterSelectionCount[1]_GND_4_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <Register_16Bit>.
    Related source file is "E:\CPU\RTL\PANZER16\Register_16Bit.vhd".
    Found 16-bit register for signal <dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register_16Bit> synthesized.

Synthesizing Unit <Mux3_3>.
    Related source file is "E:\CPU\RTL\PANZER16\Mux3_3.vhd".
    Found 1-bit 3-to-1 multiplexer for signal <OutPut[2]_Input1[2]_MUX_24_o> created at line 43.
    Found 1-bit 3-to-1 multiplexer for signal <OutPut[2]_Input1[1]_MUX_27_o> created at line 43.
    Found 1-bit 3-to-1 multiplexer for signal <OutPut[2]_Input1[0]_MUX_30_o> created at line 43.
WARNING:Xst:737 - Found 1-bit latch for signal <OutPut<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OutPut<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OutPut<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   3 Multiplexer(s).
Unit <Mux3_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 5
 16-bit register                                       : 1
 2-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 3
 1-bit 3-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <RegisterBankSelectM_1> (without init value) has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dout_4> of sequential type is unconnected in block <InstructionRegister1>.
WARNING:Xst:2677 - Node <dout_5> of sequential type is unconnected in block <InstructionRegister1>.
WARNING:Xst:2677 - Node <dout_6> of sequential type is unconnected in block <InstructionRegister1>.
WARNING:Xst:1294 - Latch <OutPut_0> is equivalent to a wire in block <RegisterBankSelectMux>.
WARNING:Xst:1294 - Latch <OutPut_2> is equivalent to a wire in block <RegisterBankSelectMux>.
WARNING:Xst:1294 - Latch <OutPut_1> is equivalent to a wire in block <RegisterBankSelectMux>.
WARNING:Xst:2404 -  FFs/Latches <RegisterBankSelectM<1:1>> (without init value) have a constant value of 0 in block <ControlUnit>.

Synthesizing (advanced) Unit <ControlUnit>.
The following registers are absorbed into counter <RegisterSelectionCount>: 1 register on signal <RegisterSelectionCount>.
Unit <ControlUnit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Multiplexers                                         : 3
 1-bit 3-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1294 - Latch <OutPut_0> is equivalent to a wire in block <Mux3_3>.
WARNING:Xst:1294 - Latch <OutPut_2> is equivalent to a wire in block <Mux3_3>.
WARNING:Xst:1294 - Latch <OutPut_1> is equivalent to a wire in block <Mux3_3>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CPUState[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 startfetch | 000
 fetch      | 001
 setupdata  | 010
 execute    | 011
 cleanup    | 100
------------------------

Optimizing unit <Register_16Bit> ...

Optimizing unit <ControlUnit> ...
WARNING:Xst:2677 - Node <InstructionRegister1/dout_15> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <InstructionRegister1/dout_14> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <InstructionRegister1/dout_13> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <InstructionRegister1/dout_6> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <InstructionRegister1/dout_5> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <InstructionRegister1/dout_4> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:1710 - FF/Latch <RegisterSelectionCount_1> (without init value) has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ControlUnit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ControlUnit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 24
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 9
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      FD                          : 2
#      FDC                         : 7
#      FDCE                        : 10
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 13
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  18224     0%  
 Number of Slice LUTs:                   22  out of   9112     0%  
    Number used as Logic:                22  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     29
   Number with an unused Flip Flop:       9  out of     29    31%  
   Number with an unused LUT:             7  out of     29    24%  
   Number of fully used LUT-FF pairs:    13  out of     29    44%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.487ns (Maximum Frequency: 286.792MHz)
   Minimum input arrival time before clock: 4.685ns
   Maximum output required time after clock: 4.745ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.487ns (frequency: 286.792MHz)
  Total number of paths / destination ports: 102 / 20
-------------------------------------------------------------------------
Delay:               3.487ns (Levels of Logic = 3)
  Source:            InstructionRegister1/dout_3 (FF)
  Destination:       RegisterBankEnableWrite (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: InstructionRegister1/dout_3 to RegisterBankEnableWrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.992  InstructionRegister1/dout_3 (InstructionRegister1/dout_3)
     LUT4:I0->O            3   0.203   0.755  GND_4_o_Instruction1Buffer[3]_equal_7_o<3>1 (GND_4_o_Instruction1Buffer[3]_equal_7_o)
     LUT6:I4->O            1   0.203   0.580  _n0272_inv1 (_n0272_inv)
     LUT5:I4->O            1   0.205   0.000  RegisterBankEnableWrite_rstpot (RegisterBankEnableWrite_rstpot)
     FD:D                      0.102          RegisterBankEnableWrite
    ----------------------------------------
    Total                      3.487ns (1.160ns logic, 2.327ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 37 / 35
-------------------------------------------------------------------------
Offset:              4.685ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       RegisterBankEnableWrite (FF)
  Destination Clock: Clk rising

  Data Path: RST to RegisterBankEnableWrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.342  RST_IBUF (RST_IBUF)
     LUT3:I0->O            1   0.205   0.827  _n0200<0>1_SW0 (N5)
     LUT6:I2->O            1   0.203   0.580  _n0272_inv1 (_n0272_inv)
     LUT5:I4->O            1   0.205   0.000  RegisterBankEnableWrite_rstpot (RegisterBankEnableWrite_rstpot)
     FD:D                      0.102          RegisterBankEnableWrite
    ----------------------------------------
    Total                      4.685ns (1.937ns logic, 2.748ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 18 / 12
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 2)
  Source:            RegisterBankSelectM (FF)
  Destination:       RegisterSelect<2> (PAD)
  Source Clock:      Clk rising

  Data Path: RegisterBankSelectM to RegisterSelect<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.943  RegisterBankSelectM (RegisterBankSelectM)
     LUT3:I0->O            1   0.205   0.579  RegisterBankSelectMux/Mmux_OutPut[2]_Input1[1]_MUX_27_o11 (RegisterSelect_1_OBUF)
     OBUF:I->O                 2.571          RegisterSelect_1_OBUF (RegisterSelect<1>)
    ----------------------------------------
    Total                      4.745ns (3.223ns logic, 1.522ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.487|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.55 secs
 
--> 

Total memory usage is 4484892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    2 (   0 filtered)

