FILE_TYPE=VERILOG_MAP;
PRIMITIVE '74F06';
    DEFAULT_MODEL=SIG74F06;
    UPPER_CASE=TRUE;
    MODEL 'SIG74F06';
        PIN_MAP
            'A'<0>='(D5,D4,D3,D2,D1,D0)';
            '-Y'<0>='(Q5_,Q4_,Q3_,Q2_,Q1_,Q0_)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
