# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/sim/lab7_df
# Loading project lab7_df
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_keyexpansion
# vsim -gui work.testbench_aes_keyexpansion 
# Start time: 11:10:32 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
vsim -gui work.testbench_aes_keyexpansion -voptargs=+acc
# End time: 11:11:28 on Nov 06,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
# vsim -gui work.testbench_aes_keyexpansion -voptargs="+acc" 
# Start time: 11:11:28 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 5000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Causality operation skipped due to absence of debug database file
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
run 1000
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv failed with 9 errors.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 1 failed with 9 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 700080df79cfcfe351611d45fa9608cd, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 700080df79cfcfe351611d45fa9608cd, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(213): (vopt-2182) 'prevround' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_aes_rotword
# End time: 15:03:37 on Nov 06,2024, Elapsed time: 3:52:09
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.testbench_aes_rotword 
# Start time: 15:03:37 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_rotword(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 3, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_rotword/dut File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_functions_tb.sv Line: 124
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(273).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_rotword/dut File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_functions_tb.sv Line: 124
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'MCen'. The port definition is at: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(274).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_rotword/dut File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_functions_tb.sv Line: 124
# ** Warning: (vsim-3722) C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_functions_tb.sv(124): [TFMPC] - Missing connection for port 'y'.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_aes_rotword
# End time: 15:05:22 on Nov 06,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 7
# vsim -gui -voptargs="+acc" work.testbench_aes_rotword 
# Start time: 15:05:22 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_rotword(fast)
# Loading work.rotword(fast)
run 1000
# Error: RWout = cf4fc309, expected cf4f3c09
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_aes_subword
# End time: 15:07:54 on Nov 06,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.testbench_aes_subword 
# Start time: 15:07:54 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_subword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: SWout = 8a842e01, expected 8a84eb01
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_subword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Testbench ran successfully
vsim -gui -voptargs=+acc work.testbench_aes_rotword
# End time: 15:14:57 on Nov 06,2024, Elapsed time: 0:07:03
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_aes_rotword 
# Start time: 15:14:57 on Nov 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.testbench_aes_rotword(fast)
# Loading work.rotword(fast)
run 1000
# Error: RWout = cf4fc309, expected cf4f3c09
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_aes_keyexpansion
# End time: 15:16:08 on Nov 06,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_aes_keyexpansion 
# Start time: 15:16:08 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 08dd2c2f0112631329bcb1b5824ba43d, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 08dd2c2f0112631329bcb1b5824ba43d, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Testbench ran successfully
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(213): (vopt-2182) 'prevround' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Error: nextroundkey = 2b7e151628aed2a6abf7158809cf4f3c, expected a0fafe1788542cb123a339392a6c7605
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful with warnings.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(213): (vopt-2182) 'prevround' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Testbench ran successfully
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv failed with 9 errors.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 1 failed with 9 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv was successful.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_keyexpansion(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
run 1000
# Testbench ran successfully
vsim -gui -voptargs=+acc work.testbench_aes_core
# End time: 16:08:48 on Nov 06,2024, Elapsed time: 0:52:40
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:08:48 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "mainfsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.mainfsm(fast)
# Loading work.keyexpansion(fast)
# Loading work.rotword(fast)
# Loading work.subword(fast)
# Loading work.sbox_sync(fast)
# Loading work.subbytes(fast)
# Loading work.shiftrows(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.addroundkey(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'state'. The port definition is at: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(94).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/mainfsm File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'nextroundkey'. The port definition is at: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(184).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/mainfsm/KE File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'a'. The port definition is at: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(443).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/SB File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv Line: 81
# ** Error (suppressible): (vsim-3839) Variable '/testbench_aes_core/dut/cyphertext', driven via a port connection, is multiply driven. See C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv(80).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/ARK File: C:/Users/danie/OneDrive/Documents/MicroP/Lab7/fpga/src/aes_top.sv Line: 84
# Error loading design
# End time: 16:08:52 on Nov 06,2024, Elapsed time: 0:00:04
# Errors: 1, Warnings: 5
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_top.sv failed with 1 errors.
# Compile of aes_functions_tb.sv was successful.
# 5 compiles, 1 failed with 1 error.
