{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414949344613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414949344614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 17:29:04 2014 " "Processing started: Sun Nov  2 17:29:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414949344614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414949344614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414949344614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1414949344887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTTransmitter-UARTTransmitterArch " "Found design unit 1: UARTTransmitter-UARTTransmitterArch" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414949345334 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTTransmitter " "Found entity 1: UARTTransmitter" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414949345334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414949345334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTReceiver-UARTReceiverArch " "Found design unit 1: UARTReceiver-UARTReceiverArch" {  } { { "../UARTReceiver.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414949345336 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTReceiver " "Found entity 1: UARTReceiver" {  } { { "../UARTReceiver.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414949345336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414949345336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-UARTArch " "Found design unit 1: UART-UARTArch" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414949345337 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414949345337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414949345337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1414949345391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txStart UART.vhd(44) " "Verilog HDL or VHDL warning at UART.vhd(44): object \"txStart\" assigned a value but never read" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1414949345392 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiver UARTReceiver:RECEIVER " "Elaborating entity \"UARTReceiver\" for hierarchy \"UARTReceiver:RECEIVER\"" {  } { { "../UART.vhd" "RECEIVER" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414949345393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTransmitter UARTTransmitter:TRANSMITTER " "Elaborating entity \"UARTTransmitter\" for hierarchy \"UARTTransmitter:TRANSMITTER\"" {  } { { "../UART.vhd" "TRANSMITTER" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414949345396 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst UARTTransmitter.vhd(50) " "VHDL Process Statement warning at UARTTransmitter.vhd(50): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1414949345396 "|UART|UARTTransmitter:TRANSMITTER"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1414949345979 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1414949345979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1414949346155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1414949346408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1414949346408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[0\] " "No output dependent on input pin \"txd_data\[0\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[1\] " "No output dependent on input pin \"txd_data\[1\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[2\] " "No output dependent on input pin \"txd_data\[2\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[3\] " "No output dependent on input pin \"txd_data\[3\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[4\] " "No output dependent on input pin \"txd_data\[4\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[5\] " "No output dependent on input pin \"txd_data\[5\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[6\] " "No output dependent on input pin \"txd_data\[6\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[7\] " "No output dependent on input pin \"txd_data\[7\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949346445 "|UART|txd_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1414949346445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1414949346446 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1414949346446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1414949346446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1414949346446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414949346469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 17:29:06 2014 " "Processing ended: Sun Nov  2 17:29:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414949346469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414949346469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414949346469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414949346469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414949349937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414949349938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 17:29:09 2014 " "Processing started: Sun Nov  2 17:29:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414949349938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414949349938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414949349938 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1414949350088 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1414949350109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414949350169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414949350170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414949350170 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1414949350398 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1414949350409 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1414949350904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1414949350904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1414949350904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1414949350904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 243 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414949350908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 245 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414949350908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 247 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414949350908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 249 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414949350908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 251 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414949350908 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1414949350908 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1414949350910 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 23 " "No exact pin location assignment(s) for 20 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[0\] " "Pin txd_data\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[0] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[1\] " "Pin txd_data\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[1] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[2\] " "Pin txd_data\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[2] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[3\] " "Pin txd_data\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[3] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[4\] " "Pin txd_data\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[4] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[5\] " "Pin txd_data\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[5] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[6\] " "Pin txd_data\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[6] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_data\[7\] " "Pin txd_data\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[7] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_busy " "Pin txd_busy not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_busy } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 13 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[0\] " "Pin rxd_data\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[0] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[1\] " "Pin rxd_data\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[1] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[2\] " "Pin rxd_data\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[2] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[3\] " "Pin rxd_data\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[3] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[4\] " "Pin rxd_data\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[4] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[5\] " "Pin rxd_data\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[5] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[6\] " "Pin rxd_data\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[6] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data\[7\] " "Pin rxd_data\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data[7] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 14 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd_data_ready " "Pin rxd_data_ready not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd_data_ready } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 15 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd_data_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd_start " "Pin txd_start not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_start } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 12 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd " "Pin rxd not assigned to an exact location on the device" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { rxd } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 9 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414949353276 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1414949353275 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1414949353599 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1414949353599 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1414949353602 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1414949353602 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1414949353602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414949353610 ""}  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 7 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 234 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414949353610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1414949353996 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1414949353997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1414949353997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1414949353998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1414949353998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1414949353999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1414949354368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1414949354368 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1414949354368 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 10 10 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 10 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1414949354371 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1414949354371 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1414949354371 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 81 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 79 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  79 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414949354375 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1414949354375 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1414949354375 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414949354394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1414949361324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414949361381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1414949361387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1414949364858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414949364858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1414949365846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X106_Y80 X117_Y91 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X106_Y80 to location X117_Y91" {  } { { "loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X106_Y80 to location X117_Y91"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X106_Y80 to location X117_Y91"} 106 80 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1414949371293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1414949371293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414949372657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1414949372659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1414949372659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1414949372765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1414949373365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1414949373444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1414949374041 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV GX " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "txd_data\[0\] 2.5 V B28 " "Pin txd_data\[0\] uses I/O standard 2.5 V at B28" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[0] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1414949375798 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "txd_data\[3\] 2.5 V A23 " "Pin txd_data\[3\] uses I/O standard 2.5 V at A23" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[3] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1414949375798 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "txd_data\[7\] 2.5 V C24 " "Pin txd_data\[7\] uses I/O standard 2.5 V at C24" {  } { { "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.0sp2/quartus/linux/pin_planner.ppl" { txd_data[7] } } } { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } } { "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.0sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { txd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/uart/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1414949375798 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1414949375798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414949376333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 17:29:36 2014 " "Processing ended: Sun Nov  2 17:29:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414949376333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414949376333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414949376333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414949376333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414949379602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414949379603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 17:29:39 2014 " "Processing started: Sun Nov  2 17:29:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414949379603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414949379603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414949379603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1414949379630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414949379754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414949379754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 17:29:39 2014 " "Processing started: Sun Nov  2 17:29:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414949379754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414949379754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414949379754 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1414949379760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414949379761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414949379840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414949379840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1414949380184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1414949380184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1414949380185 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1414949380185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1414949380592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1414949380593 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1414949380595 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1414949380601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1414949380604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.674 " "Worst-case setup slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -85.628 clk  " "   -1.674       -85.628 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949380605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 clk  " "    0.393         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949380606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414949380607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414949380608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -112.500 clk  " "   -3.000      -112.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949380609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949380609 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1414949380640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1414949380667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1414949381565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1414949381607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1414949381611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.455 " "Worst-case setup slack is -1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455       -71.393 clk  " "   -1.455       -71.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949381612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 clk  " "    0.345         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949381614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414949381615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414949381616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -112.500 clk  " "   -3.000      -112.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949381618 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1414949381641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1414949381826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1414949381827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.325 " "Worst-case setup slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325        -9.954 clk  " "   -0.325        -9.954 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949381830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 clk  " "    0.174         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949381832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414949381834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414949381836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -77.094 clk  " "   -3.000       -77.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414949381838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414949381838 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1414949382305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1414949382305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414949382382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 17:29:42 2014 " "Processing ended: Sun Nov  2 17:29:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414949382382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414949382382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414949382382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414949382382 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1414949384991 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1414949385144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414949386605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 17:29:46 2014 " "Processing ended: Sun Nov  2 17:29:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414949386605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414949386605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414949386605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414949386605 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1414949389212 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414949389212 ""}
