<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SAM3X8E definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">SAM3X8E definitions</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___s_a_m3_x8_e__cmsis"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m3_x8_e__api"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x8_e__api.html">Peripheral Software API</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m3_x8_e__reg"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x8_e__reg.html">Registers Access Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m3_x8_e__id"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x8_e__id.html">Peripheral Ids Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m3_x8_e__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x8_e__base.html">Peripheral Base Address Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_a_m3_x8_e__pio"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x8_e__pio.html">Peripheral Pio Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaec09329cffb10929f0c4acc3d8e8b151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaec09329cffb10929f0c4acc3d8e8b151">IFLASH0_SIZE</a>&#160;&#160;&#160;(0x40000u)</td></tr>
<tr class="separator:gaec09329cffb10929f0c4acc3d8e8b151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14641e658a28f85fd54cc60266846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gac5b14641e658a28f85fd54cc60266846">IFLASH0_PAGE_SIZE</a>&#160;&#160;&#160;(256u)</td></tr>
<tr class="separator:gac5b14641e658a28f85fd54cc60266846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cf74ba9ae859de6898be21a6d1da61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga37cf74ba9ae859de6898be21a6d1da61">IFLASH0_LOCK_REGION_SIZE</a>&#160;&#160;&#160;(16384u)</td></tr>
<tr class="separator:ga37cf74ba9ae859de6898be21a6d1da61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3425666f22f2af702db81920d45b9111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga3425666f22f2af702db81920d45b9111">IFLASH0_NB_OF_PAGES</a>&#160;&#160;&#160;(1024u)</td></tr>
<tr class="separator:ga3425666f22f2af702db81920d45b9111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5672e7dc86383991d8d3dc49c79acc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga5672e7dc86383991d8d3dc49c79acc35">IFLASH1_SIZE</a>&#160;&#160;&#160;(0x40000u)</td></tr>
<tr class="separator:ga5672e7dc86383991d8d3dc49c79acc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4238a0a7d453889748a04a3b203280ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga4238a0a7d453889748a04a3b203280ae">IFLASH1_PAGE_SIZE</a>&#160;&#160;&#160;(256u)</td></tr>
<tr class="separator:ga4238a0a7d453889748a04a3b203280ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c4dd94bbc745dd5d7e3a38693dd8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gae8c4dd94bbc745dd5d7e3a38693dd8af">IFLASH1_LOCK_REGION_SIZE</a>&#160;&#160;&#160;(16384u)</td></tr>
<tr class="separator:gae8c4dd94bbc745dd5d7e3a38693dd8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f11bbf2048cfbfced9f4a8f7867ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga79f11bbf2048cfbfced9f4a8f7867ea9">IFLASH1_NB_OF_PAGES</a>&#160;&#160;&#160;(1024u)</td></tr>
<tr class="separator:ga79f11bbf2048cfbfced9f4a8f7867ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df23c2255522d91d754a2154653db39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga0df23c2255522d91d754a2154653db39">IRAM0_SIZE</a>&#160;&#160;&#160;(0x10000u)</td></tr>
<tr class="separator:ga0df23c2255522d91d754a2154653db39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621e815d9135d239c14edc993b144ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga621e815d9135d239c14edc993b144ec3">IRAM1_SIZE</a>&#160;&#160;&#160;(0x8000u)</td></tr>
<tr class="separator:ga621e815d9135d239c14edc993b144ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790c9fc8ef9c9caa1d31c643cc5cf03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga790c9fc8ef9c9caa1d31c643cc5cf03b">NFCRAM_SIZE</a>&#160;&#160;&#160;(0x1000u)</td></tr>
<tr class="separator:ga790c9fc8ef9c9caa1d31c643cc5cf03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3926ff9df5112765b9c0ba5fe35dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaf3926ff9df5112765b9c0ba5fe35dca4">IFLASH_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__sam3x8e__definitions.html#gaec09329cffb10929f0c4acc3d8e8b151">IFLASH0_SIZE</a>+<a class="el" href="group__cpu__sam3x8e__definitions.html#ga5672e7dc86383991d8d3dc49c79acc35">IFLASH1_SIZE</a>)</td></tr>
<tr class="separator:gaf3926ff9df5112765b9c0ba5fe35dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4775852a1e015079ff229262a49be918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga4775852a1e015079ff229262a49be918">IRAM_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__sam3x8e__definitions.html#ga0df23c2255522d91d754a2154653db39">IRAM0_SIZE</a>+<a class="el" href="group__cpu__sam3x8e__definitions.html#ga621e815d9135d239c14edc993b144ec3">IRAM1_SIZE</a>)</td></tr>
<tr class="separator:ga4775852a1e015079ff229262a49be918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413bd0d9b185665053739ea9d4fb96f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga413bd0d9b185665053739ea9d4fb96f2">IFLASH0_ADDR</a>&#160;&#160;&#160;(0x00080000u)</td></tr>
<tr class="separator:ga413bd0d9b185665053739ea9d4fb96f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b7e45b54e786a72220ca94a8f0791f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga47b7e45b54e786a72220ca94a8f0791f">IFLASH1_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__sam3x8e__definitions.html#ga413bd0d9b185665053739ea9d4fb96f2">IFLASH0_ADDR</a>+<a class="el" href="group__cpu__sam3x8e__definitions.html#gaec09329cffb10929f0c4acc3d8e8b151">IFLASH0_SIZE</a>)</td></tr>
<tr class="separator:ga47b7e45b54e786a72220ca94a8f0791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694212ffb8c2786bacee3d0ad6020bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga694212ffb8c2786bacee3d0ad6020bda">IROM_ADDR</a>&#160;&#160;&#160;(0x00100000u)</td></tr>
<tr class="separator:ga694212ffb8c2786bacee3d0ad6020bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f94daedb2924377a8f2b6bb149e77f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga4f94daedb2924377a8f2b6bb149e77f6">IRAM0_ADDR</a>&#160;&#160;&#160;(0x20000000u)</td></tr>
<tr class="separator:ga4f94daedb2924377a8f2b6bb149e77f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052129c5eccfcf7e93ebaec4ec48a220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga052129c5eccfcf7e93ebaec4ec48a220">IRAM1_ADDR</a>&#160;&#160;&#160;(0x20080000u)</td></tr>
<tr class="separator:ga052129c5eccfcf7e93ebaec4ec48a220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182062f3e2fe6849b71ccda5ad1cabcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga182062f3e2fe6849b71ccda5ad1cabcd">NFC_RAM_ADDR</a>&#160;&#160;&#160;(0x20100000u)</td></tr>
<tr class="separator:ga182062f3e2fe6849b71ccda5ad1cabcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2c851f4dad11a1da619eab6438af64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga4b2c851f4dad11a1da619eab6438af64">UOTGHS_RAM_ADDR</a>&#160;&#160;&#160;(0x20180000u)</td></tr>
<tr class="separator:ga4b2c851f4dad11a1da619eab6438af64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcbb97ddae3b2cc5e2c9613d33f66b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">EBI_CS0_ADDR</a>&#160;&#160;&#160;(0x60000000u)</td></tr>
<tr class="separator:ga9bcbb97ddae3b2cc5e2c9613d33f66b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddd9fdbbc77c9aced5308819f502a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaaddd9fdbbc77c9aced5308819f502a26">EBI_CS1_ADDR</a>&#160;&#160;&#160;(0x61000000u)</td></tr>
<tr class="separator:gaaddd9fdbbc77c9aced5308819f502a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058a35f9991487dc2dd12ada792d0730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga058a35f9991487dc2dd12ada792d0730">EBI_CS2_ADDR</a>&#160;&#160;&#160;(0x62000000u)</td></tr>
<tr class="separator:ga058a35f9991487dc2dd12ada792d0730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66ebdd0fc33ec3cf85dbaa14bbf05d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">EBI_CS3_ADDR</a>&#160;&#160;&#160;(0x63000000u)</td></tr>
<tr class="separator:gad66ebdd0fc33ec3cf85dbaa14bbf05d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270e06f04d1419546725b02ba156b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga270e06f04d1419546725b02ba156b7e1">EBI_CS4_ADDR</a>&#160;&#160;&#160;(0x64000000u)</td></tr>
<tr class="separator:ga270e06f04d1419546725b02ba156b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e268f2a372341ea0fcf073127c047dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga0e268f2a372341ea0fcf073127c047dc">EBI_CS5_ADDR</a>&#160;&#160;&#160;(0x65000000u)</td></tr>
<tr class="separator:ga0e268f2a372341ea0fcf073127c047dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bed267b9430e785ea09254407ad7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga62bed267b9430e785ea09254407ad7ff">EBI_CS6_ADDR</a>&#160;&#160;&#160;(0x66000000u)</td></tr>
<tr class="separator:ga62bed267b9430e785ea09254407ad7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1a8f36df6a36aab4ae8cb80d5ffbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga5c1a8f36df6a36aab4ae8cb80d5ffbf4">EBI_CS7_ADDR</a>&#160;&#160;&#160;(0x67000000u)</td></tr>
<tr class="separator:ga5c1a8f36df6a36aab4ae8cb80d5ffbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e868bf27426399dfdcb3a9dfc3733c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga0e868bf27426399dfdcb3a9dfc3733c4">CHIP_FREQ_SLCK_RC_MIN</a>&#160;&#160;&#160;(20000UL)</td></tr>
<tr class="separator:ga0e868bf27426399dfdcb3a9dfc3733c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de2f058a0254e9b117154f849ada7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga3de2f058a0254e9b117154f849ada7cc">CHIP_FREQ_SLCK_RC</a>&#160;&#160;&#160;(32000UL)</td></tr>
<tr class="separator:ga3de2f058a0254e9b117154f849ada7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd36c2831859a2de64e3dfcb753e8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaecd36c2831859a2de64e3dfcb753e8b2">CHIP_FREQ_SLCK_RC_MAX</a>&#160;&#160;&#160;(44000UL)</td></tr>
<tr class="separator:gaecd36c2831859a2de64e3dfcb753e8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86cfccba0dc1e84357cc7613e25886f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaa86cfccba0dc1e84357cc7613e25886f">CHIP_FREQ_MAINCK_RC_4MHZ</a>&#160;&#160;&#160;(4000000UL)</td></tr>
<tr class="separator:gaa86cfccba0dc1e84357cc7613e25886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e66cb0661306ff744015ae138967f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaa47e66cb0661306ff744015ae138967f">CHIP_FREQ_MAINCK_RC_8MHZ</a>&#160;&#160;&#160;(8000000UL)</td></tr>
<tr class="separator:gaa47e66cb0661306ff744015ae138967f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2395f8d0e2096afe77da9a88a86bba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga2395f8d0e2096afe77da9a88a86bba81">CHIP_FREQ_MAINCK_RC_12MHZ</a>&#160;&#160;&#160;(12000000UL)</td></tr>
<tr class="separator:ga2395f8d0e2096afe77da9a88a86bba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bd749d7d9adf95f2248e77ea244ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga715bd749d7d9adf95f2248e77ea244ac">CHIP_FREQ_CPU_MAX</a>&#160;&#160;&#160;(84000000UL)</td></tr>
<tr class="separator:ga715bd749d7d9adf95f2248e77ea244ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ec308087884d119d47f4e419bc421c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga78ec308087884d119d47f4e419bc421c">CHIP_FREQ_XTAL_32K</a>&#160;&#160;&#160;(32768UL)</td></tr>
<tr class="separator:ga78ec308087884d119d47f4e419bc421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1760b80c5c7b36ef94de72a49f8f4c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga1760b80c5c7b36ef94de72a49f8f4c46">CHIP_FREQ_XTAL_12M</a>&#160;&#160;&#160;(12000000UL)</td></tr>
<tr class="separator:ga1760b80c5c7b36ef94de72a49f8f4c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017ad7d135ec9f2697a912543de453ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga017ad7d135ec9f2697a912543de453ff">CHIP_FLASH_WRITE_WAIT_STATE</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga017ad7d135ec9f2697a912543de453ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ddf468bca8bc9e67c826f33423c620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga94ddf468bca8bc9e67c826f33423c620">CHIP_FREQ_FWS_0</a>&#160;&#160;&#160;(22500000UL)</td></tr>
<tr class="memdesc:ga94ddf468bca8bc9e67c826f33423c620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 0.  <a href="#ga94ddf468bca8bc9e67c826f33423c620">More...</a><br /></td></tr>
<tr class="separator:ga94ddf468bca8bc9e67c826f33423c620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac722a9c637c30b3275ae098e30a031d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gac722a9c637c30b3275ae098e30a031d0">CHIP_FREQ_FWS_1</a>&#160;&#160;&#160;(34000000UL)</td></tr>
<tr class="memdesc:gac722a9c637c30b3275ae098e30a031d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 1.  <a href="#gac722a9c637c30b3275ae098e30a031d0">More...</a><br /></td></tr>
<tr class="separator:gac722a9c637c30b3275ae098e30a031d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc6aea85c4eb9226373a3793ef22d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gaebc6aea85c4eb9226373a3793ef22d3d">CHIP_FREQ_FWS_2</a>&#160;&#160;&#160;(53000000UL)</td></tr>
<tr class="memdesc:gaebc6aea85c4eb9226373a3793ef22d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 2.  <a href="#gaebc6aea85c4eb9226373a3793ef22d3d">More...</a><br /></td></tr>
<tr class="separator:gaebc6aea85c4eb9226373a3793ef22d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97a46f0a1b7942a74ebb5fefcbcc61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gae97a46f0a1b7942a74ebb5fefcbcc61d">CHIP_FREQ_FWS_3</a>&#160;&#160;&#160;(78000000UL)</td></tr>
<tr class="memdesc:gae97a46f0a1b7942a74ebb5fefcbcc61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum operating frequency when FWS is 3.  <a href="#gae97a46f0a1b7942a74ebb5fefcbcc61d">More...</a><br /></td></tr>
<tr class="separator:gae97a46f0a1b7942a74ebb5fefcbcc61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5d556f8391af4141be23f7334ac9dd68"><td class="memItemLeft" align="right" valign="top">typedef volatile const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></td></tr>
<tr class="separator:ga5d556f8391af4141be23f7334ac9dd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f96d4e8018367b38f527007cf0eafd"><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></td></tr>
<tr class="separator:gac0f96d4e8018367b38f527007cf0eafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1496e3bbe303e55f627fc7558a68c7"><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__sam3x8e__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></td></tr>
<tr class="separator:gacf1496e3bbe303e55f627fc7558a68c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This file defines all structures and symbols for SAM3X8E:</p><ul>
<li>registers and bitfields</li>
<li>peripheral base address</li>
<li>peripheral ID</li>
<li>PIO definitions </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga017ad7d135ec9f2697a912543de453ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017ad7d135ec9f2697a912543de453ff">&#9670;&nbsp;</a></span>CHIP_FLASH_WRITE_WAIT_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FLASH_WRITE_WAIT_STATE&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00569">569</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga715bd749d7d9adf95f2248e77ea244ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715bd749d7d9adf95f2248e77ea244ac">&#9670;&nbsp;</a></span>CHIP_FREQ_CPU_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_CPU_MAX&#160;&#160;&#160;(84000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00564">564</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga94ddf468bca8bc9e67c826f33423c620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ddf468bca8bc9e67c826f33423c620">&#9670;&nbsp;</a></span>CHIP_FREQ_FWS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_0&#160;&#160;&#160;(22500000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 0. </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00572">572</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gac722a9c637c30b3275ae098e30a031d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac722a9c637c30b3275ae098e30a031d0">&#9670;&nbsp;</a></span>CHIP_FREQ_FWS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_1&#160;&#160;&#160;(34000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 1. </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00573">573</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaebc6aea85c4eb9226373a3793ef22d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebc6aea85c4eb9226373a3793ef22d3d">&#9670;&nbsp;</a></span>CHIP_FREQ_FWS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_2&#160;&#160;&#160;(53000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 2. </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00574">574</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gae97a46f0a1b7942a74ebb5fefcbcc61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97a46f0a1b7942a74ebb5fefcbcc61d">&#9670;&nbsp;</a></span>CHIP_FREQ_FWS_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_FWS_3&#160;&#160;&#160;(78000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum operating frequency when FWS is 3. </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00575">575</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga2395f8d0e2096afe77da9a88a86bba81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2395f8d0e2096afe77da9a88a86bba81">&#9670;&nbsp;</a></span>CHIP_FREQ_MAINCK_RC_12MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_MAINCK_RC_12MHZ&#160;&#160;&#160;(12000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00563">563</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaa86cfccba0dc1e84357cc7613e25886f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86cfccba0dc1e84357cc7613e25886f">&#9670;&nbsp;</a></span>CHIP_FREQ_MAINCK_RC_4MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_MAINCK_RC_4MHZ&#160;&#160;&#160;(4000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00561">561</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaa47e66cb0661306ff744015ae138967f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa47e66cb0661306ff744015ae138967f">&#9670;&nbsp;</a></span>CHIP_FREQ_MAINCK_RC_8MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_MAINCK_RC_8MHZ&#160;&#160;&#160;(8000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00562">562</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga3de2f058a0254e9b117154f849ada7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de2f058a0254e9b117154f849ada7cc">&#9670;&nbsp;</a></span>CHIP_FREQ_SLCK_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_SLCK_RC&#160;&#160;&#160;(32000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00559">559</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaecd36c2831859a2de64e3dfcb753e8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd36c2831859a2de64e3dfcb753e8b2">&#9670;&nbsp;</a></span>CHIP_FREQ_SLCK_RC_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_SLCK_RC_MAX&#160;&#160;&#160;(44000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00560">560</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga0e868bf27426399dfdcb3a9dfc3733c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e868bf27426399dfdcb3a9dfc3733c4">&#9670;&nbsp;</a></span>CHIP_FREQ_SLCK_RC_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_SLCK_RC_MIN&#160;&#160;&#160;(20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00558">558</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga1760b80c5c7b36ef94de72a49f8f4c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1760b80c5c7b36ef94de72a49f8f4c46">&#9670;&nbsp;</a></span>CHIP_FREQ_XTAL_12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_XTAL_12M&#160;&#160;&#160;(12000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00566">566</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga78ec308087884d119d47f4e419bc421c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78ec308087884d119d47f4e419bc421c">&#9670;&nbsp;</a></span>CHIP_FREQ_XTAL_32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_FREQ_XTAL_32K&#160;&#160;&#160;(32768UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00565">565</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga9bcbb97ddae3b2cc5e2c9613d33f66b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">&#9670;&nbsp;</a></span>EBI_CS0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS0_ADDR&#160;&#160;&#160;(0x60000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 0 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00544">544</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaaddd9fdbbc77c9aced5308819f502a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaddd9fdbbc77c9aced5308819f502a26">&#9670;&nbsp;</a></span>EBI_CS1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS1_ADDR&#160;&#160;&#160;(0x61000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 1 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00545">545</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga058a35f9991487dc2dd12ada792d0730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058a35f9991487dc2dd12ada792d0730">&#9670;&nbsp;</a></span>EBI_CS2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS2_ADDR&#160;&#160;&#160;(0x62000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 2 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00546">546</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gad66ebdd0fc33ec3cf85dbaa14bbf05d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">&#9670;&nbsp;</a></span>EBI_CS3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS3_ADDR&#160;&#160;&#160;(0x63000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 3 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00547">547</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga270e06f04d1419546725b02ba156b7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga270e06f04d1419546725b02ba156b7e1">&#9670;&nbsp;</a></span>EBI_CS4_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS4_ADDR&#160;&#160;&#160;(0x64000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 4 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00548">548</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga0e268f2a372341ea0fcf073127c047dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e268f2a372341ea0fcf073127c047dc">&#9670;&nbsp;</a></span>EBI_CS5_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS5_ADDR&#160;&#160;&#160;(0x65000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 5 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00549">549</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga62bed267b9430e785ea09254407ad7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62bed267b9430e785ea09254407ad7ff">&#9670;&nbsp;</a></span>EBI_CS6_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS6_ADDR&#160;&#160;&#160;(0x66000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 6 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00550">550</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga5c1a8f36df6a36aab4ae8cb80d5ffbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1a8f36df6a36aab4ae8cb80d5ffbf4">&#9670;&nbsp;</a></span>EBI_CS7_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_CS7_ADDR&#160;&#160;&#160;(0x67000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBI Chip Select 7 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00551">551</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga413bd0d9b185665053739ea9d4fb96f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413bd0d9b185665053739ea9d4fb96f2">&#9670;&nbsp;</a></span>IFLASH0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH0_ADDR&#160;&#160;&#160;(0x00080000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Flash 0 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00535">535</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga37cf74ba9ae859de6898be21a6d1da61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cf74ba9ae859de6898be21a6d1da61">&#9670;&nbsp;</a></span>IFLASH0_LOCK_REGION_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH0_LOCK_REGION_SIZE&#160;&#160;&#160;(16384u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00523">523</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga3425666f22f2af702db81920d45b9111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3425666f22f2af702db81920d45b9111">&#9670;&nbsp;</a></span>IFLASH0_NB_OF_PAGES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH0_NB_OF_PAGES&#160;&#160;&#160;(1024u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00524">524</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gac5b14641e658a28f85fd54cc60266846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b14641e658a28f85fd54cc60266846">&#9670;&nbsp;</a></span>IFLASH0_PAGE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH0_PAGE_SIZE&#160;&#160;&#160;(256u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00522">522</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaec09329cffb10929f0c4acc3d8e8b151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec09329cffb10929f0c4acc3d8e8b151">&#9670;&nbsp;</a></span>IFLASH0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH0_SIZE&#160;&#160;&#160;(0x40000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00521">521</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga47b7e45b54e786a72220ca94a8f0791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b7e45b54e786a72220ca94a8f0791f">&#9670;&nbsp;</a></span>IFLASH1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH1_ADDR&#160;&#160;&#160;(<a class="el" href="group__cpu__sam3x8e__definitions.html#ga413bd0d9b185665053739ea9d4fb96f2">IFLASH0_ADDR</a>+<a class="el" href="group__cpu__sam3x8e__definitions.html#gaec09329cffb10929f0c4acc3d8e8b151">IFLASH0_SIZE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal Flash 1 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00537">537</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gae8c4dd94bbc745dd5d7e3a38693dd8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c4dd94bbc745dd5d7e3a38693dd8af">&#9670;&nbsp;</a></span>IFLASH1_LOCK_REGION_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH1_LOCK_REGION_SIZE&#160;&#160;&#160;(16384u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00527">527</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga79f11bbf2048cfbfced9f4a8f7867ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79f11bbf2048cfbfced9f4a8f7867ea9">&#9670;&nbsp;</a></span>IFLASH1_NB_OF_PAGES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH1_NB_OF_PAGES&#160;&#160;&#160;(1024u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00528">528</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga4238a0a7d453889748a04a3b203280ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4238a0a7d453889748a04a3b203280ae">&#9670;&nbsp;</a></span>IFLASH1_PAGE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH1_PAGE_SIZE&#160;&#160;&#160;(256u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00526">526</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga5672e7dc86383991d8d3dc49c79acc35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5672e7dc86383991d8d3dc49c79acc35">&#9670;&nbsp;</a></span>IFLASH1_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH1_SIZE&#160;&#160;&#160;(0x40000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00525">525</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gaf3926ff9df5112765b9c0ba5fe35dca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3926ff9df5112765b9c0ba5fe35dca4">&#9670;&nbsp;</a></span>IFLASH_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IFLASH_SIZE&#160;&#160;&#160;(<a class="el" href="group__cpu__sam3x8e__definitions.html#gaec09329cffb10929f0c4acc3d8e8b151">IFLASH0_SIZE</a>+<a class="el" href="group__cpu__sam3x8e__definitions.html#ga5672e7dc86383991d8d3dc49c79acc35">IFLASH1_SIZE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00532">532</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga4f94daedb2924377a8f2b6bb149e77f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f94daedb2924377a8f2b6bb149e77f6">&#9670;&nbsp;</a></span>IRAM0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM0_ADDR&#160;&#160;&#160;(0x20000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal RAM 0 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00540">540</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga0df23c2255522d91d754a2154653db39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df23c2255522d91d754a2154653db39">&#9670;&nbsp;</a></span>IRAM0_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM0_SIZE&#160;&#160;&#160;(0x10000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00529">529</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga052129c5eccfcf7e93ebaec4ec48a220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052129c5eccfcf7e93ebaec4ec48a220">&#9670;&nbsp;</a></span>IRAM1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM1_ADDR&#160;&#160;&#160;(0x20080000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal RAM 1 base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00541">541</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga621e815d9135d239c14edc993b144ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga621e815d9135d239c14edc993b144ec3">&#9670;&nbsp;</a></span>IRAM1_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM1_SIZE&#160;&#160;&#160;(0x8000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00530">530</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga4775852a1e015079ff229262a49be918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4775852a1e015079ff229262a49be918">&#9670;&nbsp;</a></span>IRAM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRAM_SIZE&#160;&#160;&#160;(<a class="el" href="group__cpu__sam3x8e__definitions.html#ga0df23c2255522d91d754a2154653db39">IRAM0_SIZE</a>+<a class="el" href="group__cpu__sam3x8e__definitions.html#ga621e815d9135d239c14edc993b144ec3">IRAM1_SIZE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00533">533</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga694212ffb8c2786bacee3d0ad6020bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694212ffb8c2786bacee3d0ad6020bda">&#9670;&nbsp;</a></span>IROM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IROM_ADDR&#160;&#160;&#160;(0x00100000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal ROM base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00539">539</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga182062f3e2fe6849b71ccda5ad1cabcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182062f3e2fe6849b71ccda5ad1cabcd">&#9670;&nbsp;</a></span>NFC_RAM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NFC_RAM_ADDR&#160;&#160;&#160;(0x20100000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Controller RAM base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00542">542</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga790c9fc8ef9c9caa1d31c643cc5cf03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790c9fc8ef9c9caa1d31c643cc5cf03b">&#9670;&nbsp;</a></span>NFCRAM_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NFCRAM_SIZE&#160;&#160;&#160;(0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00531">531</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="ga4b2c851f4dad11a1da619eab6438af64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b2c851f4dad11a1da619eab6438af64">&#9670;&nbsp;</a></span>UOTGHS_RAM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UOTGHS_RAM_ADDR&#160;&#160;&#160;(0x20180000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB On-The-Go Interface RAM base address </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00543">543</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga5d556f8391af4141be23f7334ac9dd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d556f8391af4141be23f7334ac9dd68">&#9670;&nbsp;</a></span>RoReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile const uint32_t <a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read only 32-bit register (volatile const unsigned int) </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00049">49</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gacf1496e3bbe303e55f627fc7558a68c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf1496e3bbe303e55f627fc7558a68c7">&#9670;&nbsp;</a></span>RwReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read-Write 32-bit register (volatile unsigned int) </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00054">54</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
<a id="gac0f96d4e8018367b38f527007cf0eafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f96d4e8018367b38f527007cf0eafd">&#9670;&nbsp;</a></span>WoReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write only 32-bit register (volatile unsigned int) </p>

<p class="definition">Definition at line <a class="el" href="sam3x8e_8h_source.html#l00053">53</a> of file <a class="el" href="sam3x8e_8h_source.html">sam3x8e.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
