Archive member included because of file (symbol)

../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
                              obj/default/hello_world_small.o (alt_getchar)
../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
                              ../UART2CORE_bsp//obj/HAL/src/crt0.o (alt_load)
../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
                              ../UART2CORE_bsp//obj/HAL/src/crt0.o (alt_main)
../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
                              obj/default/hello_world_small.o (alt_putchar)
../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o) (alt_sys_init)
../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o) (altera_avalon_jtag_uart_read)
../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o) (altera_avalon_jtag_uart_write)
../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o) (alt_fd_list)
../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)
                              ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_nios2_irq_init)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x00001000         0x00000020
onchip_memory2_0 0x00001020         0x00000fe0
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD ../UART2CORE_bsp//obj/HAL/src/crt0.o
                0x0000100c                exit = _exit
LOAD obj/default/hello_world_small.o
LOAD c:/altera/12.1/nios2eds/bin/gnu/h-i686-mingw32/bin/../lib/gcc/nios2-elf/4.1.2/../../../../nios2-elf/lib/mno-hw-mul\libstdc++.a
LOAD c:/altera/12.1/nios2eds/bin/gnu/h-i686-mingw32/bin/../lib/gcc/nios2-elf/4.1.2/../../../../nios2-elf/lib/mno-hw-mul\libm.a
LOAD c:/altera/12.1/nios2eds/bin/gnu/h-i686-mingw32/bin/../lib/gcc/nios2-elf/4.1.2/mno-hw-mul\libgcc.a
START GROUP
LOAD c:/altera/12.1/nios2eds/bin/gnu/h-i686-mingw32/bin/../lib/gcc/nios2-elf/4.1.2/../../../../nios2-elf/lib/mno-hw-mul\libsmallc.a
LOAD c:/altera/12.1/nios2eds/bin/gnu/h-i686-mingw32/bin/../lib/gcc/nios2-elf/4.1.2/mno-hw-mul\libgcc.a
LOAD ../UART2CORE_bsp/\libhal_bsp.a
END GROUP
LOAD c:/altera/12.1/nios2eds/bin/gnu/h-i686-mingw32/bin/../lib/gcc/nios2-elf/4.1.2/mno-hw-mul\libgcc.a
                0x00001000                __alt_mem_onchip_memory2_0 = 0x1000

.entry          0x00001000       0x20
 *(.entry)
 .entry         0x00001000       0x20 ../UART2CORE_bsp//obj/HAL/src/crt0.o
                0x00001000                __reset
                0x0000100c                _exit

.exceptions     0x00001020        0x0
                0x00001020                PROVIDE (__ram_exceptions_start, ABSOLUTE (.))
                0x00001020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x00001020                PROVIDE (__ram_exceptions_end, ABSOLUTE (.))
                0x00001020                PROVIDE (__flash_exceptions_start, LOADADDR (.exceptions))

.text           0x00001020      0x2a8
                0x00001020                PROVIDE (stext, ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x00001020       0x3c ../UART2CORE_bsp//obj/HAL/src/crt0.o
                0x00001020                _start
 .text          0x0000105c       0x50 obj/default/hello_world_small.o
                0x0000105c                main
 .text          0x000010ac       0x44 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
                0x000010ac                alt_getchar
 .text          0x000010f0       0x8c ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
                0x00001110                alt_load
 .text          0x0000117c       0x2c ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
                0x0000117c                alt_main
 .text          0x000011a8       0x50 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
                0x000011a8                alt_putchar
 .text          0x000011f8       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x000011f8                alt_sys_init
                0x000011fc                alt_irq_init
 .text          0x0000121c       0x60 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                0x0000121c                altera_avalon_jtag_uart_read
 .text          0x0000127c       0x34 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                0x0000127c                altera_avalon_jtag_uart_write
 .text          0x000012b0        0x4 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                0x000012b0                alt_dcache_flush_all
 .text          0x000012b4        0x8 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .text          0x000012bc        0x4 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                0x000012bc                alt_icache_flush_all
 .text          0x000012c0        0x8 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)
                0x000012c0                altera_nios2_irq_init
 *(.gnu.warning.*)
 *(.fini)
                0x000012c8                PROVIDE (__etext, ABSOLUTE (.))
                0x000012c8                PROVIDE (_etext, ABSOLUTE (.))
                0x000012c8                PROVIDE (etext, ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x000012c8                . = ALIGN (0x4)
                0x000012c8                PROVIDE (__preinit_array_start, ABSOLUTE (.))
 *(.preinit_array)
                0x000012c8                PROVIDE (__preinit_array_end, ABSOLUTE (.))
                0x000012c8                PROVIDE (__init_array_start, ABSOLUTE (.))
 *(.init_array)
                0x000012c8                PROVIDE (__init_array_end, ABSOLUTE (.))
                0x000012c8                PROVIDE (__fini_array_start, ABSOLUTE (.))
 *(.fini_array)
                0x000012c8                PROVIDE (__fini_array_end, ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table)
 *(.dynamic)
                0x000012c8                PROVIDE (__CTOR_LIST__, ABSOLUTE (.))
 *(.ctors)
 *(SORT(.ctors.*))
                0x000012c8                PROVIDE (__CTOR_END__, ABSOLUTE (.))
                0x000012c8                PROVIDE (__DTOR_LIST__, ABSOLUTE (.))
 *(.dtors)
 *(SORT(.dtors.*))
                0x000012c8                PROVIDE (__DTOR_END__, ABSOLUTE (.))
 *(.jcr)
                0x000012c8                . = ALIGN (0x4)

.rodata         0x000012c8        0xc
                0x000012c8                PROVIDE (__ram_rodata_start, ABSOLUTE (.))
                0x000012c8                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x000012c8        0xc ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 *(.rodata1)
                0x000012d4                . = ALIGN (0x4)
                0x000012d4                PROVIDE (__ram_rodata_end, ABSOLUTE (.))
                0x000012c8                PROVIDE (__flash_rodata_start, LOADADDR (.rodata))

.rwdata         0x000012d4       0x70 load address 0x00001344
                0x000012d4                PROVIDE (__ram_rwdata_start, ABSOLUTE (.))
                0x000012d4                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x000012d4        0x0 ../UART2CORE_bsp//obj/HAL/src/crt0.o
 .data          0x000012d4        0x0 obj/default/hello_world_small.o
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .data          0x000012d4        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x000012d4       0x58 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
                0x000012d4                alt_dev_null
                0x000012fc                alt_fd_list
 .data          0x0000132c        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x0000132c        0x0 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)
                0x0000932c                _gp = ABSOLUTE ((. + 0x8000))
                0x0000932c                PROVIDE (gp, _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x0000132c        0x4 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x0000132c                jtag_uart_0
 .sdata         0x00001330       0x14 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
                0x00001330                alt_fs_list
                0x00001338                alt_dev_list
                0x00001340                alt_max_fd
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x00001344                . = ALIGN (0x4)
                0x00001344                _edata = ABSOLUTE (.)
                0x00001344                PROVIDE (edata, ABSOLUTE (.))
                0x00001344                PROVIDE (__ram_rwdata_end, ABSOLUTE (.))
                0x00001344                PROVIDE (__flash_rwdata_start, LOADADDR (.rwdata))

.bss            0x000013b4        0xc
                0x000013b4                __bss_start = ABSOLUTE (.)
                0x000013b4                PROVIDE (__sbss_start, ABSOLUTE (.))
                0x000013b4                PROVIDE (___sbss_start, ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x000013b4        0xc ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
                0x000013b4                alt_argc
                0x000013b8                alt_argv
                0x000013bc                alt_envp
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                0x000013c0                PROVIDE (__sbss_end, ABSOLUTE (.))
                0x000013c0                PROVIDE (___sbss_end, ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp//obj/HAL/src/crt0.o
 .bss           0x000013c0        0x0 obj/default/hello_world_small.o
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x000013c0        0x0 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)
 *(COMMON)
                0x000013c0                . = ALIGN (0x4)
                0x000013c0                __bss_end = ABSOLUTE (.)

.onchip_memory2_0
                0x000013c0        0x0
                0x000013c0                PROVIDE (_alt_partition_onchip_memory2_0_start, ABSOLUTE (.))
 *(.onchip_memory2_0. onchip_memory2_0.*)
                0x000013c0                . = ALIGN (0x4)
                0x000013c0                PROVIDE (_alt_partition_onchip_memory2_0_end, ABSOLUTE (.))
                0x000013c0                _end = ABSOLUTE (.)
                0x000013c0                end = ABSOLUTE (.)
                0x000013c0                __alt_stack_base = ABSOLUTE (.)
                0x000013c0                PROVIDE (_alt_partition_onchip_memory2_0_load_addr, LOADADDR (.onchip_memory2_0))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x00000000       0x23
 *(.comment)
 .comment       0x00000000       0x23 obj/default/hello_world_small.o
                                 0x24 (size before relaxing)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x00000000       0x24 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x1a8
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x28 ../UART2CORE_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x00000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x00000048       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_aranges
                0x00000068       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x00000088       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x000000a8       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_aranges
                0x000000c8       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x000000e8       0x20 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_aranges
                0x00000108       0x20 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_aranges
                0x00000128       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x00000148       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_aranges
                0x00000168       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x00000188       0x20 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug_pubnames
                0x00000000      0x254
 *(.debug_pubnames)
 .debug_pubnames
                0x00000000       0x1b obj/default/hello_world_small.o
 .debug_pubnames
                0x0000001b       0x22 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_pubnames
                0x0000003d       0x1f ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_pubnames
                0x0000005c       0x46 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_pubnames
                0x000000a2       0x22 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_pubnames
                0x000000c4       0x44 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_pubnames
                0x00000108       0x33 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_pubnames
                0x0000013b       0x34 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_pubnames
                0x0000016f       0x2b ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_pubnames
                0x0000019a       0x63 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_pubnames
                0x000001fd       0x2b ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_pubnames
                0x00000228       0x2c ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug_info     0x00000000     0x121c
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000       0x67 ../UART2CORE_bsp//obj/HAL/src/crt0.o
 .debug_info    0x00000067       0x61 obj/default/hello_world_small.o
 .debug_info    0x000000c8      0x300 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_info    0x000003c8      0x12e ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_info    0x000004f6      0x125 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_info    0x0000061b       0xc5 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_info    0x000006e0      0x17d ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000085d      0x1ac ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_info    0x00000a09      0x18f ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_info    0x00000b98       0x8d ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x00000c25      0x4dd ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_info    0x00001102       0x8d ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x0000118f       0x8d ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug_abbrev   0x00000000      0x74b
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0x12 ../UART2CORE_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x00000012       0x4e obj/default/hello_world_small.o
 .debug_abbrev  0x00000060       0xdd ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_abbrev  0x0000013d       0x97 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x000001d4       0xa6 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000027a       0x7b ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_abbrev  0x000002f5       0xe3 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x000003d8       0xf0 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_abbrev  0x000004c8       0xf0 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_abbrev  0x000005b8       0x3f ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x000005f7       0xd6 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_abbrev  0x000006cd       0x3f ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000070c       0x3f ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug_line     0x00000000     0x1a47
 *(.debug_line)
 .debug_line    0x00000000       0x66 ../UART2CORE_bsp//obj/HAL/src/crt0.o
 .debug_line    0x00000066       0xe4 obj/default/hello_world_small.o
 .debug_line    0x0000014a      0x252 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_line    0x0000039c      0x211 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_line    0x000005ad      0x2bc ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_line    0x00000869      0x1ec ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_line    0x00000a55      0x280 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x00000cd5      0x31d ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_line    0x00000ff2      0x2ee ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_line    0x000012e0      0x1af ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000148f      0x246 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_line    0x000016d5      0x1af ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x00001884      0x1c3 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug_frame    0x00000000      0x1d4
 *(.debug_frame)
 .debug_frame   0x00000000       0x28 obj/default/hello_world_small.o
 .debug_frame   0x00000028       0x28 ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_frame   0x00000050       0x38 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_frame   0x00000088       0x28 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_frame   0x000000b0       0x2c ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_frame   0x000000dc       0x38 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x00000114       0x20 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_frame   0x00000134       0x20 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_frame   0x00000154       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x00000174       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_frame   0x00000194       0x20 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x000001b4       0x20 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)

.debug_str      0x00000000      0x5fb
 *(.debug_str)
 .debug_str     0x00000000       0x52 obj/default/hello_world_small.o
                                 0x57 (size before relaxing)
 .debug_str     0x00000052      0x16a ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
                                0x1c5 (size before relaxing)
 .debug_str     0x000001bc       0xf1 ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
                                0x1bc (size before relaxing)
 .debug_str     0x000002ad       0x44 ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
                                0x140 (size before relaxing)
 .debug_str     0x000002f1       0x22 ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
                                0x119 (size before relaxing)
 .debug_str     0x00000313       0x85 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
                                0x1b5 (size before relaxing)
 .debug_str     0x00000398       0x5a ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                                0x1c2 (size before relaxing)
 .debug_str     0x000003f2       0x50 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                                0x1b8 (size before relaxing)
 .debug_str     0x00000442       0x34 ../UART2CORE_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                                 0xff (size before relaxing)
 .debug_str     0x00000476      0x120 ../UART2CORE_bsp/\libhal_bsp.a(alt_dev.o)
                                0x2af (size before relaxing)
 .debug_str     0x00000596       0x34 ../UART2CORE_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                                 0xff (size before relaxing)
 .debug_str     0x000005ca       0x31 ../UART2CORE_bsp/\libhal_bsp.a(altera_nios2_irq.o)
                                 0xfc (size before relaxing)

.debug_loc      0x00000000      0x155
 *(.debug_loc)
 .debug_loc     0x00000000       0x32 obj/default/hello_world_small.o
 .debug_loc     0x00000032       0x1f ../UART2CORE_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_loc     0x00000051       0x1f ../UART2CORE_bsp/\libhal_bsp.a(alt_load.o)
 .debug_loc     0x00000070       0x1f ../UART2CORE_bsp/\libhal_bsp.a(alt_main.o)
 .debug_loc     0x0000008f       0x3d ../UART2CORE_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_loc     0x000000cc       0x32 ../UART2CORE_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x000000fe       0x31 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_loc     0x0000012f       0x26 ../UART2CORE_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x00000000       0x10
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x00000000       0x10 ../UART2CORE_bsp//obj/HAL/src/crt0.o
                0x00002000                __alt_data_end = 0x2000
                0x00002000                PROVIDE (__alt_stack_pointer, __alt_data_end)
                0x000013c0                PROVIDE (__alt_stack_limit, __alt_stack_base)
                0x000013c0                PROVIDE (__alt_heap_start, end)
                0x00002000                PROVIDE (__alt_heap_limit, 0x2000)
OUTPUT(UART2CORE.elf elf32-littlenios2)

.debug_ranges   0x00000000       0x20
 .debug_ranges  0x00000000       0x20 ../UART2CORE_bsp//obj/HAL/src/crt0.o
