{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@109:119@HdlIdDef", "assign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n\nalways @(posedge m_axi_aclk) begin\n  if (bl_ready_ag == 1'b1 && bl_valid_ag == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@108:118", "assign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n\nalways @(posedge m_axi_aclk) begin\n"], ["hdl/library/axi_dmac/src_axi_mm.v@111:121", "assign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n\nalways @(posedge m_axi_aclk) begin\n  if (bl_ready_ag == 1'b1 && bl_valid_ag == 1'b1) begin\n    last_beat_bytes <= req_last_beat_bytes;\n  end\n"], ["hdl/library/axi_dmac/src_axi_mm.v@106:116", "wire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n\nassign fifo_valid_bytes = last_beat_bytes_mem[data_id];\n"]], "Diff Content": {"Delete": [[114, "reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n"]], "Add": [[114, "  reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\n"], [114, "  reg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n"]]}}