Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/mux4bit_4in1out.vhd" in Library work.
Architecture behavioral of Entity mux4bit_4in1out is up to date.
Compiling vhdl file "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/counterFor16to4mux.vhd" in Library work.
Architecture behavioral of Entity counterfor16to4mux is up to date.
Compiling vhdl file "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/clkDivider.vhd" in Library work.
Architecture behavioral of Entity clkdivider is up to date.
Compiling vhdl file "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/sevenSegDisp.vhd" in Library work.
Architecture behavioral of Entity sevensegdisp is up to date.
Compiling vhdl file "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/top.vhf" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.
Compiling verilog file "registro.v" in library work
Compiling verilog file "key44.v" in library work
Module <registro> compiled
Module <key44> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4bit_4in1out> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <key44> in library <work> with parameters.
	S_0 = "000001"
	S_1 = "000010"
	S_2 = "000100"
	S_3 = "001000"
	S_4 = "010000"
	S_5 = "100000"

Analyzing hierarchy for entity <counterFor16to4mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkDivider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sevenSegDisp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <registro> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <mux4bit_4in1out> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/mux4bit_4in1out.vhd" line 51: Mux is complete : default of case is discarded
Entity <mux4bit_4in1out> analyzed. Unit <mux4bit_4in1out> generated.

Analyzing module <key44> in library <work>.
	S_0 = 6'b000001
	S_1 = 6'b000010
	S_2 = 6'b000100
	S_3 = 6'b001000
	S_4 = 6'b010000
	S_5 = 6'b100000
Module <key44> is correct for synthesis.
 
Analyzing Entity <counterFor16to4mux> in library <work> (Architecture <behavioral>).
Entity <counterFor16to4mux> analyzed. Unit <counterFor16to4mux> generated.

Analyzing Entity <clkDivider> in library <work> (Architecture <behavioral>).
Entity <clkDivider> analyzed. Unit <clkDivider> generated.

Analyzing Entity <sevenSegDisp> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/sevenSegDisp.vhd" line 63: Mux is complete : default of case is discarded
INFO:Xst:1561 - "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/sevenSegDisp.vhd" line 77: Mux is complete : default of case is discarded
Entity <sevenSegDisp> analyzed. Unit <sevenSegDisp> generated.

Analyzing module <registro> in library <work>.
Module <registro> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux4bit_4in1out>.
    Related source file is "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/mux4bit_4in1out.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <q>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux4bit_4in1out> synthesized.


Synthesizing Unit <key44>.
    Related source file is "key44.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk4                      (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clk2>.
    Found 1-bit register for signal <clk4>.
    Found 4-bit register for signal <col_reg>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$addsub0000> created at line 84.
    Found 4-bit comparator greatequal for signal <count$cmp_ge0000> created at line 84.
    Found 5-bit up counter for signal <Mega_cnt>.
    Found 4-bit register for signal <row_reg>.
    Found 1-bit register for signal <S_row>.
    Found 4-bit comparator less for signal <S_row$cmp_lt0000> created at line 84.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <key44> synthesized.


Synthesizing Unit <counterFor16to4mux>.
    Related source file is "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/counterFor16to4mux.vhd".
    Found 2-bit up counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
Unit <counterFor16to4mux> synthesized.


Synthesizing Unit <clkDivider>.
    Related source file is "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/clkDivider.vhd".
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clkDivider> synthesized.


Synthesizing Unit <sevenSegDisp>.
    Related source file is "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/sevenSegDisp.vhd".
    Found 16x8-bit ROM for signal <led>.
    Found 1-of-4 decoder for signal <digitSelect>.
    Found 2-bit up counter for signal <tmp>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <sevenSegDisp> synthesized.


Synthesizing Unit <registro>.
    Related source file is "registro.v".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <registro> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/erid/Documents/Xilinx Projects/VisualDynamic8seg/top.vhf".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 2-bit up counter                                      : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 4
 4-bit register                                        : 7
# Comparators                                          : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_19/state/FSM> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 100000 | 100000
 000100 | 000100
 001000 | 001000
 010000 | 010000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 2-bit up counter                                      : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <top>, Counter <XLXI_20/tmp> <XLXI_29/tmp> are equivalent, XST will keep only <XLXI_20/tmp>.

Optimizing unit <top> ...

Optimizing unit <key44> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 48
#      LUT3                        : 18
#      LUT4                        : 33
#      MUXCY                       : 39
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 77
#      FD                          : 1
#      FDC                         : 41
#      FDCE                        : 6
#      FDE                         : 16
#      FDE_1                       : 8
#      FDP                         : 2
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 5
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                       78  out of   4656     1%  
 Number of Slice Flip Flops:             77  out of   9312     0%  
 Number of 4 input LUTs:                134  out of   9312     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    158    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_in                             | BUFGP                       | 54    |
XLXI_22/tmp                        | NONE(XLXI_20/tmp_1)         | 2     |
XLXI_19/clk4                       | NONE(XLXI_19/state_FSM_FFd5)| 11    |
XLXI_19/Mega_cnt_4                 | NONE(XLXI_19/col_reg_3)     | 9     |
XLXI_19/clk2                       | NONE(XLXI_19/clk4)          | 1     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+-------------------------+-------+
Control Signal                             | Buffer(FF name)         | Load  |
-------------------------------------------+-------------------------+-------+
XLXI_19/rst_inv(XLXI_22/reset_inv1_INV_0:O)| NONE(XLXI_19/Mega_cnt_0)| 49    |
-------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.560ns (Maximum Frequency: 179.841MHz)
   Minimum input arrival time before clock: 5.274ns
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 5.560ns (frequency: 179.841MHz)
  Total number of paths / destination ports: 1616 / 51
-------------------------------------------------------------------------
Delay:               5.560ns (Levels of Logic = 33)
  Source:            XLXI_22/count_1 (FF)
  Destination:       XLXI_22/count_31 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: XLXI_22/count_1 to XLXI_22/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  XLXI_22/count_1 (XLXI_22/count_1)
     LUT1:I0->O            1   0.612   0.000  XLXI_22/Mcount_count_cy<1>_rt (XLXI_22/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_22/Mcount_count_cy<1> (XLXI_22/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<2> (XLXI_22/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<3> (XLXI_22/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<4> (XLXI_22/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<5> (XLXI_22/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<6> (XLXI_22/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<7> (XLXI_22/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<8> (XLXI_22/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<9> (XLXI_22/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<10> (XLXI_22/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<11> (XLXI_22/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<12> (XLXI_22/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<13> (XLXI_22/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<14> (XLXI_22/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<15> (XLXI_22/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<16> (XLXI_22/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<17> (XLXI_22/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<18> (XLXI_22/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<19> (XLXI_22/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<20> (XLXI_22/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<21> (XLXI_22/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<22> (XLXI_22/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<23> (XLXI_22/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<24> (XLXI_22/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<25> (XLXI_22/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<26> (XLXI_22/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<27> (XLXI_22/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<28> (XLXI_22/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_22/Mcount_count_cy<29> (XLXI_22/Mcount_count_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  XLXI_22/Mcount_count_cy<30> (XLXI_22/Mcount_count_cy<30>)
     XORCY:CI->O           1   0.699   0.426  XLXI_22/Mcount_count_xor<31> (Result<31>)
     LUT2:I1->O            1   0.612   0.000  XLXI_22/Mcount_count_eqn_311 (XLXI_22/Mcount_count_eqn_31)
     FDC:D                     0.268          XLXI_22/count_31
    ----------------------------------------
    Total                      5.560ns (4.603ns logic, 0.958ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/tmp'
  Clock period: 2.313ns (frequency: 432.339MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.313ns (Levels of Logic = 1)
  Source:            XLXI_20/tmp_0 (FF)
  Destination:       XLXI_20/tmp_1 (FF)
  Source Clock:      XLXI_22/tmp rising
  Destination Clock: XLXI_22/tmp rising

  Data Path: XLXI_20/tmp_0 to XLXI_20/tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.514   0.919  XLXI_20/tmp_0 (XLXI_20/tmp_0)
     LUT2:I1->O            1   0.612   0.000  XLXI_20/Mcount_tmp_xor<1>11 (Result<1>)
     FD:D                      0.268          XLXI_20/tmp_1
    ----------------------------------------
    Total                      2.313ns (1.394ns logic, 0.919ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/clk4'
  Clock period: 3.107ns (frequency: 321.895MHz)
  Total number of paths / destination ports: 43 / 15
-------------------------------------------------------------------------
Delay:               3.107ns (Levels of Logic = 2)
  Source:            XLXI_19/state_FSM_FFd6 (FF)
  Destination:       XLXI_19/count_3 (FF)
  Source Clock:      XLXI_19/clk4 rising
  Destination Clock: XLXI_19/clk4 rising

  Data Path: XLXI_19/state_FSM_FFd6 to XLXI_19/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.514   0.721  XLXI_19/state_FSM_FFd6 (XLXI_19/state_FSM_FFd6)
     LUT2:I0->O            1   0.612   0.000  XLXI_19/count_not00012 (XLXI_19/count_not00012)
     MUXF5:I0->O           4   0.278   0.499  XLXI_19/count_not0001_f5 (XLXI_19/count_not0001)
     FDCE:CE                   0.483          XLXI_19/count_0
    ----------------------------------------
    Total                      3.107ns (1.887ns logic, 1.220ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/clk2'
  Clock period: 2.126ns (frequency: 470.400MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.126ns (Levels of Logic = 0)
  Source:            XLXI_19/clk4 (FF)
  Destination:       XLXI_19/clk4 (FF)
  Source Clock:      XLXI_19/clk2 rising
  Destination Clock: XLXI_19/clk2 rising

  Data Path: XLXI_19/clk4 to XLXI_19/clk4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.817  XLXI_19/clk4 (XLXI_19/clk4)
     FDR:R                     0.795          XLXI_19/clk4
    ----------------------------------------
    Total                      2.126ns (1.309ns logic, 0.817ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/Mega_cnt_4'
  Clock period: 1.689ns (frequency: 592.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.689ns (Levels of Logic = 0)
  Source:            XLXI_19/clk2 (FF)
  Destination:       XLXI_19/clk2 (FF)
  Source Clock:      XLXI_19/Mega_cnt_4 rising
  Destination Clock: XLXI_19/Mega_cnt_4 rising

  Data Path: XLXI_19/clk2 to XLXI_19/clk2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  XLXI_19/clk2 (XLXI_19/clk2)
     FDR:R                     0.795          XLXI_19/clk2
    ----------------------------------------
    Total                      1.689ns (1.309ns logic, 0.380ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              5.274ns (Levels of Logic = 3)
  Source:            row<2> (PAD)
  Destination:       XLXI_38/q_3 (FF)
  Destination Clock: clk_in rising

  Data Path: row<2> to XLXI_38/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  row_2_IBUF (row_2_IBUF)
     LUT4:I0->O           13   0.612   0.836  XLXI_19/S_row_mux00001 (XLXI_19/S_row_mux0000)
     MUXF5:S->O           24   0.641   1.064  XLXI_19/valid_f5 (XLXN_138)
     FDE:CE                    0.483          XLXI_38/q_0
    ----------------------------------------
    Total                      5.274ns (2.842ns logic, 2.432ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_19/clk4'
  Total number of paths / destination ports: 60 / 15
-------------------------------------------------------------------------
Offset:              4.708ns (Levels of Logic = 3)
  Source:            row<2> (PAD)
  Destination:       XLXI_19/count_3 (FF)
  Destination Clock: XLXI_19/clk4 rising

  Data Path: row<2> to XLXI_19/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  row_2_IBUF (row_2_IBUF)
     LUT4:I0->O           13   0.612   0.836  XLXI_19/S_row_mux00001 (XLXI_19/S_row_mux0000)
     MUXF5:S->O            4   0.641   0.499  XLXI_19/count_not0001_f5 (XLXI_19/count_not0001)
     FDCE:CE                   0.483          XLXI_19/count_0
    ----------------------------------------
    Total                      4.708ns (2.842ns logic, 1.866ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_19/Mega_cnt_4'
  Total number of paths / destination ports: 36 / 12
-------------------------------------------------------------------------
Offset:              5.274ns (Levels of Logic = 3)
  Source:            row<2> (PAD)
  Destination:       XLXI_19/col_reg_3 (FF)
  Destination Clock: XLXI_19/Mega_cnt_4 falling

  Data Path: row<2> to XLXI_19/col_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  row_2_IBUF (row_2_IBUF)
     LUT4:I0->O           13   0.612   0.836  XLXI_19/S_row_mux00001 (XLXI_19/S_row_mux0000)
     MUXF5:S->O           24   0.641   1.064  XLXI_19/valid_f5 (XLXN_138)
     FDE_1:CE                  0.483          XLXI_19/row_reg_0
    ----------------------------------------
    Total                      5.274ns (2.842ns logic, 2.432ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/clk4'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              5.365ns (Levels of Logic = 2)
  Source:            XLXI_19/state_FSM_FFd5 (FF)
  Destination:       col<3> (PAD)
  Source Clock:      XLXI_19/clk4 rising

  Data Path: XLXI_19/state_FSM_FFd5 to col<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.690  XLXI_19/state_FSM_FFd5 (XLXI_19/state_FSM_FFd5)
     LUT3:I0->O            2   0.612   0.380  XLXI_19/state_FSM_Out81 (col_1_OBUF)
     OBUF:I->O                 3.169          col_1_OBUF (col<1>)
    ----------------------------------------
    Total                      5.365ns (4.295ns logic, 1.070ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/tmp'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 4)
  Source:            XLXI_20/tmp_0 (FF)
  Destination:       sevenSeg<6> (PAD)
  Source Clock:      XLXI_22/tmp rising

  Data Path: XLXI_20/tmp_0 to sevenSeg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.514   1.002  XLXI_20/tmp_0 (XLXI_20/tmp_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_16/Mmux_q_3 (XLXI_16/Mmux_q_3)
     MUXF5:I1->O           7   0.278   0.754  XLXI_16/Mmux_q_2_f5 (XLXN_116<0>)
     LUT4:I0->O            1   0.612   0.357  XLXI_29/Mrom_led31 (sevenSeg_3_OBUF)
     OBUF:I->O                 3.169          sevenSeg_3_OBUF (sevenSeg<3>)
    ----------------------------------------
    Total                      7.298ns (5.185ns logic, 2.113ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              6.745ns (Levels of Logic = 4)
  Source:            XLXI_31/q_1 (FF)
  Destination:       sevenSeg<6> (PAD)
  Source Clock:      clk_in rising

  Data Path: XLXI_31/q_1 to sevenSeg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.449  XLXI_31/q_1 (XLXI_31/q_1)
     LUT3:I1->O            1   0.612   0.000  XLXI_16/Mmux_q_41 (XLXI_16/Mmux_q_41)
     MUXF5:I0->O           7   0.278   0.754  XLXI_16/Mmux_q_2_f5_0 (XLXN_116<1>)
     LUT4:I0->O            1   0.612   0.357  XLXI_29/Mrom_led21 (sevenSeg_2_OBUF)
     OBUF:I->O                 3.169          sevenSeg_2_OBUF (sevenSeg<2>)
    ----------------------------------------
    Total                      6.745ns (5.185ns logic, 1.560ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 


Total memory usage is 534724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

