<BaliSimProject version="1.3" path="generalGroupDecoder/test" stage="0" language="-1" name="generalGroupDecoderTestbench" simType="ModelSim">
    <Source worklib="work" path="generalGroupDecoder/source/generalGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generalGroupDecoder/test/generalGroupDecoderTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="testSetup.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="generalGroupDecoderTests"/>
</BaliSimProject>
