Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sun Sep 25 20:43:27 2016
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file spk_packet_rx_control_sets_placed.rpt
| Design       : spk_packet_rx
| Device       : xc7k325t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |             600 |          167 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |                                                Set/Reset Signal                                               | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | spk_V_U/spk_packet_rx_spk_V_ram_U/E[0] |                                                                                                               |                2 |              5 |
|  ap_clk      | pre_in_V_user_V_0_data_reg0            |                                                                                                               |                2 |              5 |
|  ap_clk      | post_in_V_user_V_0_data_reg0           |                                                                                                               |                1 |              5 |
|  ap_clk      | j1_reg_1760                            | j1_reg_176                                                                                                    |                2 |              5 |
|  ap_clk      | pre_in_V_id_V_0_data_reg0              |                                                                                                               |                1 |              6 |
|  ap_clk      | post_in_V_id_V_0_data_reg0             |                                                                                                               |                1 |              6 |
|  ap_clk      | ap_sig_461                             |                                                                                                               |                1 |              6 |
|  ap_clk      |                                        |                                                                                                               |                5 |              7 |
|  ap_clk      |                                        | spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_U2/spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_DSP48_0_U/ap_rst_n_inv |               12 |             32 |
|  ap_clk      | time_stamp_V_0_data_reg0               |                                                                                                               |                7 |             32 |
|  ap_clk      | time_stamp_V_0_ack_out                 |                                                                                                               |                5 |             32 |
|  ap_clk      | pre_in_V_data_V_0_data_reg0            |                                                                                                               |               21 |             96 |
|  ap_clk      | post_in_V_data_V_0_data_reg0           |                                                                                                               |               30 |             96 |
|  ap_clk      | ap_sig_422                             |                                                                                                               |               33 |             96 |
|  ap_clk      | ap_NS_fsm[2]                           |                                                                                                               |               23 |            107 |
|  ap_clk      | post_in_V_data_V_0_ack_out             |                                                                                                               |               40 |            108 |
+--------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+


