# riscv_CPU
Use Verilog to implement a riscv CPU, from single cycle to pipeline.
## Single cycle diagram:
![riscv_CPU](docs/singlecycle.png)
