$date
	Sun Oct 12 23:40:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 1 ! zeroflag $end
$var wire 32 " out [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 32 $ B [31:0] $end
$var reg 4 % sel [3:0] $end
$scope module uut $end
$var wire 32 & A [31:0] $end
$var wire 32 ' B [31:0] $end
$var wire 4 ( sel [3:0] $end
$var reg 32 ) out [31:0] $end
$var reg 1 ! zeroflag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000100010001000101111001 )
b0 (
b100011111111100100011 '
b1111111111110001001001010110 &
b0 %
b100011111111100100011 $
b1111111111110001001001010110 #
b10000000100010001000101111001 "
0!
$end
#10
b1111111011010001001100110011 "
b1111111011010001001100110011 )
b1 %
b1 (
#20
b1111111011101110110101110101 "
b1111111011101110110101110101 )
b10 %
b10 (
#30
b1111111111111111111101110111 "
b1111111111111111111101110111 )
b11 %
b11 (
#40
b100010001001000000010 "
b100010001001000000010 )
b100 %
b100 (
#45
b100 "
b100 )
b101 $
b101 '
#55
b11111111111000100100101011000000 "
b11111111111000100100101011000000 )
b101 %
b101 (
#65
b11111111111100010010010 "
b11111111111100010010010 )
b110 %
b110 (
#75
b111 %
b111 (
#85
1!
b0 "
b0 )
b1000 %
b1000 (
#95
b1001 %
b1001 (
#100
b0 $
b0 '
#110
b100 %
b100 (
