

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_s'
================================================================
* Date:           Sun Nov  3 13:42:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82                  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6                  |      502|      502|   5.020 us|   5.020 us|   502|   502|       no|
        |grp_FC_1u_500u_10u_Pipeline_L2_fu_89                               |FC_1u_500u_10u_Pipeline_L2                               |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |     5002|     5002|  50.020 us|  50.020 us|  5002|  5002|       no|
        |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106                |FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7                 |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_3_VITIS_LOOP_97_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     608|   3921|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    256|    -|
|Register         |        -|    -|     641|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1249|   4329|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |grp_FC_1u_500u_10u_Pipeline_L2_fu_89                               |FC_1u_500u_10u_Pipeline_L2                               |        0|   0|   35|   127|    0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106                |FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7                 |        0|   0|   35|   138|    0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |        0|   0|   30|   262|    0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82                  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6                  |        0|   0|   13|   118|    0|
    |mul_32ns_32ns_64_2_1_U387                                          |mul_32ns_32ns_64_2_1                                     |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U390                                            |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U391                                            |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U392                                            |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_2_1_U388                                            |mul_32s_32s_32_2_1                                       |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U389                                            |mul_32s_32s_32_2_1                                       |        0|   3|  165|    50|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                         |        0|  10|  608|  3921|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_182_p2                |         +|   0|  0|  71|          64|           1|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_call_state12    |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_177_p2               |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  113|         25|    1|         25|
    |ap_done                |    9|          2|    1|          2|
    |connect_7_blk_n        |    9|          2|    1|          2|
    |connect_7_read         |   25|          5|    1|          5|
    |connect_8_blk_n        |    9|          2|    1|          2|
    |connect_8_din          |   20|          4|   32|        128|
    |connect_8_write        |   25|          5|    1|          5|
    |grp_fu_119_p0          |   14|          3|   32|         96|
    |grp_fu_119_p1          |   14|          3|   32|         96|
    |indvar_flatten6_fu_64  |    9|          2|   64|        128|
    |real_start             |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  256|         55|  167|        491|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL_3                                                                         |  32|   0|   32|          0|
    |B_COL_3_load_load_fu_170_p1                                                     |  32|   0|   32|          0|
    |B_ROW_3                                                                         |  32|   0|   32|          0|
    |KER_bound_reg_294                                                               |  32|   0|   32|          0|
    |KER_size_0_reg_255                                                              |  32|   0|   32|          0|
    |KER_size_1_reg_289                                                              |  32|   0|   32|          0|
    |OFMDim_current_3                                                                |  32|   0|   32|          0|
    |ap_CS_fsm                                                                       |  24|   0|   24|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |ap_predicate_pred285_state8                                                     |   1|   0|    1|          0|
    |ap_predicate_pred287_state8                                                     |   1|   0|    1|          0|
    |ap_predicate_pred289_state8                                                     |   1|   0|    1|          0|
    |bound4_reg_276                                                                  |  64|   0|   64|          0|
    |grp_FC_1u_500u_10u_Pipeline_L2_fu_89_ap_start_reg                               |   1|   0|    1|          0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106_ap_start_reg                |   1|   0|    1|          0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82_ap_start_reg                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_64                                                           |  64|   0|   64|          0|
    |mul_ln73_reg_284                                                                |  32|   0|   32|          0|
    |reg_127                                                                         |  32|   0|   32|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    |valIn_a_31_reg_207                                                              |  32|   0|   32|          0|
    |valIn_a_32_reg_211                                                              |  32|   0|   32|          0|
    |valIn_a_33_reg_216                                                              |  32|   0|   32|          0|
    |valIn_a_34_reg_224                                                              |  32|   0|   32|          0|
    |valIn_a_35_reg_230                                                              |  32|   0|   32|          0|
    |valIn_a_36_reg_237                                                              |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 641|   0|  641|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|connect_7_dout            |   in|   32|     ap_fifo|          connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|          connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|          connect_7|       pointer|
|connect_7_empty_n         |   in|    1|     ap_fifo|          connect_7|       pointer|
|connect_7_read            |  out|    1|     ap_fifo|          connect_7|       pointer|
|connect_8_din             |  out|   32|     ap_fifo|          connect_8|       pointer|
|connect_8_num_data_valid  |   in|    7|     ap_fifo|          connect_8|       pointer|
|connect_8_fifo_cap        |   in|    7|     ap_fifo|          connect_8|       pointer|
|connect_8_full_n          |   in|    1|     ap_fifo|          connect_8|       pointer|
|connect_8_write           |  out|    1|     ap_fifo|          connect_8|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 17 22 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 
22 --> 23 
23 --> 24 
24 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 25 [1/1] (3.58ns)   --->   "%valIn_a_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:27]   --->   Operation 25 'read' 'valIn_a_31' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 26 [1/1] (3.58ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_31" [./../hw_library/fully_connected.h:29]   --->   Operation 26 'write' 'write_ln29' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 27 [1/1] (3.58ns)   --->   "%valIn_a_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:31]   --->   Operation 27 'read' 'valIn_a_32' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 28 [1/1] (3.58ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_32" [./../hw_library/fully_connected.h:33]   --->   Operation 28 'write' 'write_ln33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 29 [1/1] (3.58ns)   --->   "%valIn_a_33 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:35]   --->   Operation 29 'read' 'valIn_a_33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 30 [1/1] (3.58ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_33" [./../hw_library/fully_connected.h:37]   --->   Operation 30 'write' 'write_ln37' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 31 [1/1] (3.58ns)   --->   "%valIn_a_34 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:39]   --->   Operation 31 'read' 'valIn_a_34' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 32 [1/1] (3.58ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_34" [./../hw_library/fully_connected.h:41]   --->   Operation 32 'write' 'write_ln41' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 33 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:43]   --->   Operation 33 'read' 'valIn_a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 34 [1/1] (3.58ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a" [./../hw_library/fully_connected.h:45]   --->   Operation 34 'write' 'write_ln45' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 35 [1/1] (3.58ns)   --->   "%valIn_a_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:47]   --->   Operation 35 'read' 'valIn_a_35' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 36 [1/1] (3.58ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_35" [./../hw_library/fully_connected.h:49]   --->   Operation 36 'write' 'write_ln49' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.16>
ST_7 : Operation 37 [1/1] (3.58ns)   --->   "%valIn_a_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:51]   --->   Operation 37 'read' 'valIn_a_36' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 38 [1/1] (3.58ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_36" [./../hw_library/fully_connected.h:53]   --->   Operation 38 'write' 'write_ln53' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (3.58ns)   --->   "%valIn_a_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:55]   --->   Operation 41 'read' 'valIn_a_30' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 42 [1/1] (3.58ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_8, i32 %valIn_a_30" [./../hw_library/fully_connected.h:57]   --->   Operation 42 'write' 'write_ln57' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 43 [1/1] (2.23ns)   --->   "%switch_ln71 = switch i32 %valIn_a_31, void %fpga_resource_hint.if.else147.39, i32 4, void %if.then, i32 0, void %VITIS_LOOP_92_3" [./../hw_library/fully_connected.h:71]   --->   Operation 43 'switch' 'switch_ln71' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 44 'alloca' 'indvar_flatten6' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%OFMDim_current_3_load = load i32 %OFMDim_current_3"   --->   Operation 45 'load' 'OFMDim_current_3_load' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_3_load, i32 %OFMDim_current_3_load"   --->   Operation 46 'mul' 'A_COL_ITER' <Predicate = (valIn_a_31 == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten6"   --->   Operation 47 'store' 'store_ln0' <Predicate = (valIn_a_31 == 0)> <Delay = 1.58>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %valIn_a_35, i32 %B_COL_3" [./../hw_library/fully_connected.h:72]   --->   Operation 48 'store' 'store_ln72' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_33, i32 %valIn_a_34" [./../hw_library/fully_connected.h:73]   --->   Operation 49 'mul' 'mul_ln73' <Predicate = (valIn_a_31 == 4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %valIn_a_36, i32 %OFMDim_current_3" [./../hw_library/fully_connected.h:74]   --->   Operation 50 'store' 'store_ln74' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 51 'wait' 'empty' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_35, i32 %valIn_a_33" [./../hw_library/fully_connected.h:130]   --->   Operation 52 'mul' 'KER_size_0' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:133]   --->   Operation 53 'specfucore' 'specfucore_ln133' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_205 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_205' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 55 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_3_load, i32 %OFMDim_current_3_load"   --->   Operation 55 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %valIn_a_32" [./../hw_library/fully_connected.h:31]   --->   Operation 56 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %A_COL_ITER"   --->   Operation 57 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (6.91ns)   --->   "%bound4 = mul i64 %cast2, i64 %cast3" [./../hw_library/fully_connected.h:31]   --->   Operation 58 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%B_ROW_3_load = load i32 %B_ROW_3"   --->   Operation 59 'load' 'B_ROW_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%B_COL_3_load = load i32 %B_COL_3"   --->   Operation 60 'load' 'B_COL_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/2] (6.91ns)   --->   "%bound4 = mul i64 %cast2, i64 %cast3" [./../hw_library/fully_connected.h:31]   --->   Operation 61 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln92 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:92]   --->   Operation 62 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i64 %indvar_flatten6" [./../hw_library/fully_connected.h:92]   --->   Operation 63 'load' 'indvar_flatten6_load' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (3.52ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten6_load, i64 %bound4" [./../hw_library/fully_connected.h:92]   --->   Operation 64 'icmp' 'icmp_ln92' <Predicate = (valIn_a_31 == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln92 = add i64 %indvar_flatten6_load, i64 1" [./../hw_library/fully_connected.h:92]   --->   Operation 65 'add' 'add_ln92' <Predicate = (valIn_a_31 == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc144.loopexit, void %if.end160.loopexit" [./../hw_library/fully_connected.h:92]   --->   Operation 66 'br' 'br_ln92' <Predicate = (valIn_a_31 == 0)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_202 = wait i32 @_ssdm_op_Wait"   --->   Operation 67 'wait' 'empty_202' <Predicate = (valIn_a_31 == 0 & !icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (2.55ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6, i32 %B_ROW_3_load, i32 %connect_7"   --->   Operation 68 'call' 'call_ln0' <Predicate = (valIn_a_31 == 0 & !icmp_ln92)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %add_ln92, i64 %indvar_flatten6" [./../hw_library/fully_connected.h:92]   --->   Operation 69 'store' 'store_ln92' <Predicate = (valIn_a_31 == 0 & !icmp_ln92)> <Delay = 1.58>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 70 'br' 'br_ln0' <Predicate = (valIn_a_31 == 0 & icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [./../hw_library/fully_connected.h:130]   --->   Operation 71 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin8" [./../hw_library/fully_connected.h:130]   --->   Operation 72 'specregionend' 'rend9' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [./../hw_library/fully_connected.h:131]   --->   Operation 73 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin6" [./../hw_library/fully_connected.h:131]   --->   Operation 74 'specregionend' 'rend7' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [./../hw_library/fully_connected.h:132]   --->   Operation 75 'specregionbegin' 'rbegin' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin" [./../hw_library/fully_connected.h:132]   --->   Operation 76 'specregionend' 'rend' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln132 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:132]   --->   Operation 77 'call' 'call_ln132' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 78 'br' 'br_ln0' <Predicate = (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 79 'br' 'br_ln0' <Predicate = (valIn_a_31 != 4 & icmp_ln92) | (valIn_a_31 != 4 & valIn_a_31 != 0)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6, i32 %B_ROW_3_load, i32 %connect_7"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%empty_203 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_203' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.14>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%empty_204 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [2/2] (4.14ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_L2, i32 %B_COL_3_load, i32 %connect_8"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_3_VITIS_LOOP_97_4_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 500u, 10u>_Pipeline_L2, i32 %B_COL_3_load, i32 %connect_8"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln97 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:97]   --->   Operation 86 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.91>
ST_17 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_33, i32 %valIn_a_34" [./../hw_library/fully_connected.h:73]   --->   Operation 87 'mul' 'mul_ln73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.91>
ST_18 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln73_2 = mul i32 %mul_ln73, i32 %valIn_a_33" [./../hw_library/fully_connected.h:73]   --->   Operation 88 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.91>
ST_19 : Operation 89 [1/2] (6.91ns)   --->   "%mul_ln73_2 = mul i32 %mul_ln73, i32 %valIn_a_33" [./../hw_library/fully_connected.h:73]   --->   Operation 89 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %mul_ln73_2, i32 %B_ROW_3" [./../hw_library/fully_connected.h:73]   --->   Operation 90 'store' 'store_ln73' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 3.53>
ST_20 : Operation 91 [2/2] (3.53ns)   --->   "%call_ln47 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %valIn_a_35, i32 %mul_ln73_2, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:47]   --->   Operation 91 'call' 'call_ln47' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln47 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %valIn_a_35, i32 %mul_ln73_2, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:47]   --->   Operation 92 'call' 'call_ln47' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 93 'br' 'br_ln0' <Predicate = (valIn_a_31 == 4)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [./../hw_library/fully_connected.h:142]   --->   Operation 94 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>

State 22 <SV = 8> <Delay = 12.5>
ST_22 : Operation 95 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_a_33, i32 %KER_size_0" [./../hw_library/fully_connected.h:131]   --->   Operation 95 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:134]   --->   Operation 96 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 12.5>
ST_23 : Operation 97 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_a_34, i32 %KER_size_1" [./../hw_library/fully_connected.h:132]   --->   Operation 97 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:135]   --->   Operation 98 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 4.14>
ST_24 : Operation 99 [2/2] (4.14ns)   --->   "%call_ln132 = call void @FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_7, i32 %connect_8" [./../hw_library/fully_connected.h:132]   --->   Operation 99 'call' 'call_ln132' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_COL_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valIn_a_31            (read           ) [ 0011111111111111111111111]
write_ln29            (write          ) [ 0000000000000000000000000]
valIn_a_32            (read           ) [ 0001111111100000000000000]
write_ln33            (write          ) [ 0000000000000000000000000]
valIn_a_33            (read           ) [ 0000111110000000011100100]
write_ln37            (write          ) [ 0000000000000000000000000]
valIn_a_34            (read           ) [ 0000011110000000010000110]
write_ln41            (write          ) [ 0000000000000000000000000]
valIn_a               (read           ) [ 0000000000000000000000000]
write_ln45            (write          ) [ 0000000000000000000000000]
valIn_a_35            (read           ) [ 0000000111111111111111111]
write_ln49            (write          ) [ 0000000000000000000000000]
valIn_a_36            (read           ) [ 0000000010000000000000000]
write_ln53            (write          ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000]
valIn_a_30            (read           ) [ 0000000000000000000000000]
write_ln57            (write          ) [ 0000000000000000000000000]
switch_ln71           (switch         ) [ 0000000000000000000000000]
indvar_flatten6       (alloca         ) [ 0000000011111111100000111]
OFMDim_current_3_load (load           ) [ 0000000001000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000]
store_ln72            (store          ) [ 0000000000000000000000000]
store_ln74            (store          ) [ 0000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000100]
specfucore_ln133      (specfucore     ) [ 0000000000000000000000000]
empty_205             (wait           ) [ 0000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000100000000000000]
cast2                 (zext           ) [ 0000000000010000000000000]
cast3                 (zext           ) [ 0000000000010000000000000]
B_ROW_3_load          (load           ) [ 0000000000001111100000000]
B_COL_3_load          (load           ) [ 0000000000001111100000000]
bound4                (mul            ) [ 0000000000001111100000000]
br_ln92               (br             ) [ 0000000000000000000000000]
indvar_flatten6_load  (load           ) [ 0000000000000000000000000]
icmp_ln92             (icmp           ) [ 0000000000001111100000000]
add_ln92              (add            ) [ 0000000000000000000000000]
br_ln92               (br             ) [ 0000000000000000000000000]
empty_202             (wait           ) [ 0000000000000000000000000]
store_ln92            (store          ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000]
call_ln132            (call           ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000]
empty_203             (wait           ) [ 0000000000000000000000000]
empty_204             (wait           ) [ 0000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000]
br_ln97               (br             ) [ 0000000000000000000000000]
mul_ln73              (mul            ) [ 0000000000000000001100000]
mul_ln73_2            (mul            ) [ 0000000000000000000011000]
store_ln73            (store          ) [ 0000000000000000000000000]
call_ln47             (call           ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
ret_ln142             (ret            ) [ 0000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000010]
specfucore_ln134      (specfucore     ) [ 0000000000000000000000000]
KER_bound             (mul            ) [ 0000000000001111100000001]
specfucore_ln135      (specfucore     ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 500u, 10u>_Pipeline_L2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_3_VITIS_LOOP_97_4_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/8 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_31/1 valIn_a_32/2 valIn_a_33/3 valIn_a_34/4 valIn_a/5 valIn_a_35/6 valIn_a_36/7 valIn_a_30/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/1 write_ln33/2 write_ln37/3 write_ln41/4 write_ln45/5 write_ln49/6 write_ln53/7 write_ln57/8 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_FC_1u_500u_10u_Pipeline_L2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="6"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="32" slack="0"/>
<pin id="102" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/20 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/24 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/8 mul_ln73_2/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="5"/>
<pin id="125" dir="0" index="1" bw="32" slack="4"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/8 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln73_2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="OFMDim_current_3_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_3_load/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln72_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln74_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="KER_size_0_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="0" index="1" bw="32" slack="5"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="cast2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="8"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="cast3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_ROW_3_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_3_load/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="B_COL_3_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_3_load/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten6_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="4"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln92_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="1"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln92_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln92_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="4"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/12 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln73_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/19 "/>
</bind>
</comp>

<comp id="199" class="1004" name="KER_size_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="6"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/22 "/>
</bind>
</comp>

<comp id="203" class="1004" name="KER_bound_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="6"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/23 "/>
</bind>
</comp>

<comp id="207" class="1005" name="valIn_a_31_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="7"/>
<pin id="209" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_31 "/>
</bind>
</comp>

<comp id="211" class="1005" name="valIn_a_32_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="8"/>
<pin id="213" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="valIn_a_32 "/>
</bind>
</comp>

<comp id="216" class="1005" name="valIn_a_33_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="5"/>
<pin id="218" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_33 "/>
</bind>
</comp>

<comp id="224" class="1005" name="valIn_a_34_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="4"/>
<pin id="226" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="valIn_a_34 "/>
</bind>
</comp>

<comp id="230" class="1005" name="valIn_a_35_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2"/>
<pin id="232" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_35 "/>
</bind>
</comp>

<comp id="237" class="1005" name="valIn_a_36_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_a_36 "/>
</bind>
</comp>

<comp id="242" class="1005" name="indvar_flatten6_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="OFMDim_current_3_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_3_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="KER_size_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="260" class="1005" name="cast2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="cast3_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="bound4_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="mul_ln73_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73 "/>
</bind>
</comp>

<comp id="289" class="1005" name="KER_size_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="KER_bound_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="164"><net_src comp="127" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="119" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="210"><net_src comp="68" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="68" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="219"><net_src comp="68" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="227"><net_src comp="68" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="233"><net_src comp="68" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="240"><net_src comp="68" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="245"><net_src comp="64" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="252"><net_src comp="132" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="258"><net_src comp="153" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="263"><net_src comp="157" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="268"><net_src comp="161" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="279"><net_src comp="115" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="287"><net_src comp="123" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="292"><net_src comp="199" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="297"><net_src comp="203" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_8 | {1 2 3 4 5 6 7 8 12 15 16 20 21 24 }
	Port: B_COL_3 | {8 }
	Port: B_ROW_3 | {19 }
	Port: OFMDim_current_3 | {8 }
 - Input state : 
	Port: FC<1u, 500u, 10u> : connect_7 | {1 2 3 4 5 6 7 8 12 13 20 21 24 }
	Port: FC<1u, 500u, 10u> : B_COL_3 | {11 }
	Port: FC<1u, 500u, 10u> : B_ROW_3 | {11 }
	Port: FC<1u, 500u, 10u> : OFMDim_current_3 | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		A_COL_ITER : 1
		store_ln0 : 1
		specfucore_ln133 : 1
	State 9
	State 10
		bound4 : 1
	State 11
	State 12
		icmp_ln92 : 1
		add_ln92 : 1
		br_ln92 : 2
		store_ln92 : 2
		rend9 : 1
		rend7 : 1
		rend : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln73 : 1
	State 20
	State 21
	State 22
		specfucore_ln134 : 1
	State 23
		specfucore_ln135 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                             grp_fu_115                            |    4    |   165   |    50   |
|          |                             grp_fu_119                            |    3    |   165   |    50   |
|    mul   |                             grp_fu_123                            |    3    |   165   |    50   |
|          |                         KER_size_0_fu_153                         |    0    |    0    |   1042  |
|          |                         KER_size_1_fu_199                         |    0    |    0    |   1042  |
|          |                          KER_bound_fu_203                         |    0    |    0    |   1042  |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |         grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82         |    0    |    10   |    67   |
|   call   |                grp_FC_1u_500u_10u_Pipeline_L2_fu_89               |    0    |    32   |    78   |
|          | grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96 |    0    |    27   |   166   |
|          |        grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106        |    0    |    32   |    78   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                          icmp_ln92_fu_177                         |    0    |    0    |    71   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|    add   |                          add_ln92_fu_182                          |    0    |    0    |    71   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   read   |                           grp_read_fu_68                          |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   write  |                          grp_write_fu_74                          |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   zext   |                            cast2_fu_157                           |    0    |    0    |    0    |
|          |                            cast3_fu_161                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   |    10   |   596   |   3807  |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      KER_bound_reg_294      |   32   |
|      KER_size_0_reg_255     |   32   |
|      KER_size_1_reg_289     |   32   |
|OFMDim_current_3_load_reg_249|   32   |
|        bound4_reg_276       |   64   |
|        cast2_reg_260        |   64   |
|        cast3_reg_265        |   64   |
|   indvar_flatten6_reg_242   |   64   |
|       mul_ln73_reg_284      |   32   |
|           reg_127           |   32   |
|      valIn_a_31_reg_207     |   32   |
|      valIn_a_32_reg_211     |   32   |
|      valIn_a_33_reg_216     |   32   |
|      valIn_a_34_reg_224     |   32   |
|      valIn_a_35_reg_230     |   32   |
|      valIn_a_36_reg_237     |   32   |
+-----------------------------+--------+
|            Total            |   640  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_115 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_115 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_119 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_119 |  p1  |   3  |  32  |   96   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  6.5906 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   596  |  3807  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   46   |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    6   |  1236  |  3853  |
+-----------+--------+--------+--------+--------+
