Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Nov 13 09:48:03 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.083        0.000                      0                 8506        0.019        0.000                      0                 8486        1.833        0.000                       0                  3447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         
clk_pl_1  {0.000 15.714}       31.428          31.819          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.083        0.000                      0                 7847        0.019        0.000                      0                 7847        1.833        0.000                       0                  3181  
clk_pl_1           28.617        0.000                      0                  362        0.029        0.000                      0                  362       15.141        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           30.885        0.000                      0                   10                                                                        
clk_pl_0      clk_pl_1            6.016        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.716        0.000                      0                  130        0.219        0.000                      0                  130  
**async_default**  clk_pl_1           clk_pl_1                29.763        0.000                      0                  147        0.116        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[3]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.932ns (34.946%)  route 1.735ns (65.054%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.638ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.738     1.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.043 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/Q
                         net (fo=4, routed)           0.172     2.215    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[6]
    SLICE_X4Y33          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.232     2.621    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.770 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.203     2.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=13, routed)          0.220     3.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y31          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.409 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.172     3.581    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
    SLICE_X3Y31          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.729 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.122     3.851    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3_n_0
    SLICE_X3Y33          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.998 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=2, routed)           0.614     4.612    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[3])
                                                     -0.678     7.695    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[6]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.915ns (35.397%)  route 1.670ns (64.603%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.638ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.738     1.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.043 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/Q
                         net (fo=4, routed)           0.172     2.215    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[6]
    SLICE_X4Y33          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.232     2.621    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.770 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.203     2.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=13, routed)          0.220     3.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y31          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.409 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.265     3.674    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     3.774 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.121     3.895    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     4.073 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0/O
                         net (fo=2, routed)           0.457     4.530    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[6])
                                                     -0.738     7.635    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[1]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.849ns (33.112%)  route 1.715ns (66.888%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.638ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.738     1.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.043 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/Q
                         net (fo=4, routed)           0.172     2.215    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[6]
    SLICE_X4Y33          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.232     2.621    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.770 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.203     2.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=13, routed)          0.220     3.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y31          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.409 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.172     3.581    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
    SLICE_X3Y31          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.729 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.169     3.898    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3_n_0
    SLICE_X3Y32          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.962 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[1]_INST_0/O
                         net (fo=2, routed)           0.547     4.509    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[1])
                                                     -0.665     7.708    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[4]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.949ns (38.021%)  route 1.547ns (61.979%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.638ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.738     1.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.043 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/Q
                         net (fo=4, routed)           0.172     2.215    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[6]
    SLICE_X4Y33          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.232     2.621    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.770 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.203     2.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=13, routed)          0.220     3.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y31          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.409 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.172     3.581    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
    SLICE_X3Y31          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.729 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.122     3.851    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     4.015 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[4]_INST_0/O
                         net (fo=2, routed)           0.426     4.441    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[4])
                                                     -0.681     7.692    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[5]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.849ns (34.767%)  route 1.593ns (65.233%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.638ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.738     1.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.043 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/Q
                         net (fo=4, routed)           0.172     2.215    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[6]
    SLICE_X4Y33          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.232     2.621    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.770 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.203     2.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=13, routed)          0.220     3.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y31          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.409 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.172     3.581    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
    SLICE_X3Y31          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.729 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.115     3.844    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     3.908 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0/O
                         net (fo=2, routed)           0.479     4.387    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[5])
                                                     -0.669     7.704    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[2]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.849ns (35.097%)  route 1.570ns (64.903%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.638ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.738     1.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X4Y33          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.043 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[82]/Q
                         net (fo=4, routed)           0.172     2.215    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[6]
    SLICE_X4Y33          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.232     2.621    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_7_n_0
    SLICE_X3Y32          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.770 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6/O
                         net (fo=4, routed)           0.203     2.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[5]_INST_0_i_6_n_0
    SLICE_X3Y32          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=13, routed)          0.220     3.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y31          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.409 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.172     3.581    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0_i_6_n_0
    SLICE_X3Y31          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.729 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3/O
                         net (fo=5, routed)           0.111     3.840    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0_i_3_n_0
    SLICE_X3Y32          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     3.904 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0/O
                         net (fo=2, routed)           0.460     4.364    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[2])
                                                     -0.675     7.698    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.134ns (39.130%)  route 1.764ns (60.870%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.367 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=5, routed)           0.524     3.194    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y125         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     3.372 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.294     3.666    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X3Y123         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.765 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          0.461     4.226    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.361 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.485     4.846    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.534     8.367    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y108         FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.102     8.469    
                         clock uncertainty           -0.139     8.330    
    SLICE_X2Y108         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     8.288    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.134ns (39.130%)  route 1.764ns (60.870%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.367 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=5, routed)           0.524     3.194    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y125         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     3.372 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.294     3.666    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X3Y123         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.765 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          0.461     4.226    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.361 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.485     4.846    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.534     8.367    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y108         FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.102     8.469    
                         clock uncertainty           -0.139     8.330    
    SLICE_X2Y108         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     8.288    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 1.134ns (39.130%)  route 1.764ns (60.870%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.367 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.722     2.670 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=5, routed)           0.524     3.194    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y125         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     3.372 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.294     3.666    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X3Y123         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.765 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          0.461     4.226    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.361 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.485     4.846    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.534     8.367    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y108         FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.102     8.469    
                         clock uncertainty           -0.139     8.330    
    SLICE_X2Y108         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     8.288    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.075ns (38.837%)  route 1.693ns (61.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 8.355 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.576ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[16])
                                                      0.748     2.696 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[16]
                         net (fo=9, routed)           1.187     3.883    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[16]
    SLICE_X4Y82          LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     3.998 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.102     4.100    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X4Y82          LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     4.138 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.125     4.263    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg
    SLICE_X4Y82          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     4.437 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.279     4.716    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SR[0]
    SLICE_X5Y82          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.522     8.355    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X5Y82          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/C
                         clock pessimism              0.102     8.457    
                         clock uncertainty           -0.139     8.318    
    SLICE_X5Y82          FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     8.246    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  3.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.365ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.872     0.983    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[2]/Q
                         net (fo=1, routed)           0.033     1.055    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[2]
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.990     1.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[2]/C
                         clock pessimism             -0.139     0.989    
    SLICE_X6Y114         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.036    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.365ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.872     0.983    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/Q
                         net (fo=1, routed)           0.034     1.056    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[16]
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.990     1.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]/C
                         clock pessimism             -0.139     0.989    
    SLICE_X6Y114         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.036    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.531ns (routing 0.576ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.638ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.531     1.698    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X7Y76          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.768 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[2]/Q
                         net (fo=17, routed)          0.117     1.885    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset
    SLICE_X9Y76          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.756     1.963    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X9Y76          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg/C
                         clock pessimism             -0.156     1.807    
    SLICE_X9Y76          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     1.862    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.875ns (routing 0.324ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.365ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.875     0.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.024 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/Q
                         net (fo=1, routed)           0.039     1.063    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[24]
    SLICE_X5Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.995     1.133    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]/C
                         clock pessimism             -0.141     0.992    
    SLICE_X5Y116         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.039    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.895ns (routing 0.324ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.365ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.895     1.006    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.045 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]/Q
                         net (fo=3, routed)           0.061     1.106    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[15]
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.028     1.166    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]/C
                         clock pessimism             -0.133     1.033    
    SLICE_X2Y46          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.080    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.875ns (routing 0.324ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.365ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.875     0.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.024 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[31]/Q
                         net (fo=1, routed)           0.041     1.065    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[31]
    SLICE_X5Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.995     1.133    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]/C
                         clock pessimism             -0.141     0.992    
    SLICE_X5Y116         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.039    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.060ns (48.781%)  route 0.063ns (51.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.875ns (routing 0.324ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.875     0.986    design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y111         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.025 r  design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.057     1.082    design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X4Y111         LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     1.103 r  design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.006     1.109    design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X4Y111         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.997     1.135    design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X4Y111         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.083    design_1_i/rst_ps8_0_149M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.365ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.872     0.983    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/Q
                         net (fo=1, routed)           0.042     1.064    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1[21]
    SLICE_X7Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.989     1.127    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[21]/C
                         clock pessimism             -0.138     0.989    
    SLICE_X7Y115         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.035    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.365ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.872     0.983    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]/Q
                         net (fo=1, routed)           0.042     1.064    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1[27]
    SLICE_X7Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.989     1.127    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]/C
                         clock pessimism             -0.138     0.989    
    SLICE_X7Y114         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.035    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.070ns (26.217%)  route 0.197ns (73.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.534ns (routing 0.576ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.638ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.534     1.701    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X6Y63          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.771 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg_reg/Q
                         net (fo=3, routed)           0.197     1.968    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg
    SLICE_X6Y49          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.786     1.993    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg_reg/C
                         clock pessimism             -0.107     1.886    
    SLICE_X6Y49          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.939    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X0Y22  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X0Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB36_X0Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.666       5.520      SLICE_X1Y44   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.666       5.520      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y44   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y44   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       28.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.617ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.769ns (31.646%)  route 1.661ns (68.354%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 33.316 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.737ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.269     4.576    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.721    33.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                         clock pessimism              0.169    33.485    
                         clock uncertainty           -0.249    33.235    
    SLICE_X6Y66          FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    33.193    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         33.193    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 28.617    

Slack (MET) :             28.617ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.769ns (31.646%)  route 1.661ns (68.354%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 33.316 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.737ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.269     4.576    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.721    33.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
                         clock pessimism              0.169    33.485    
                         clock uncertainty           -0.249    33.235    
    SLICE_X6Y66          FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    33.193    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                         33.193    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 28.617    

Slack (MET) :             28.618ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.769ns (31.659%)  route 1.660ns (68.341%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 33.316 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.737ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.268     4.575    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.721    33.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                         clock pessimism              0.169    33.485    
                         clock uncertainty           -0.249    33.235    
    SLICE_X6Y66          FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    33.193    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         33.193    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 28.618    

Slack (MET) :             28.618ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.769ns (31.659%)  route 1.660ns (68.341%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 33.316 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.737ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.268     4.575    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.721    33.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
                         clock pessimism              0.169    33.485    
                         clock uncertainty           -0.249    33.235    
    SLICE_X6Y66          FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    33.193    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                         33.193    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 28.618    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.769ns (33.090%)  route 1.555ns (66.910%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 33.325 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.163     4.470    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.730    33.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
                         clock pessimism              0.169    33.494    
                         clock uncertainty           -0.249    33.244    
    SLICE_X5Y66          FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    33.201    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                         33.201    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.769ns (33.090%)  route 1.555ns (66.910%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 33.325 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.163     4.470    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.730    33.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
                         clock pessimism              0.169    33.494    
                         clock uncertainty           -0.249    33.244    
    SLICE_X5Y66          FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    33.201    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                         33.201    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.769ns (33.090%)  route 1.555ns (66.910%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 33.325 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.163     4.470    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.730    33.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
                         clock pessimism              0.169    33.494    
                         clock uncertainty           -0.249    33.244    
    SLICE_X5Y66          FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043    33.201    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]
  -------------------------------------------------------------------
                         required time                         33.201    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.769ns (33.090%)  route 1.555ns (66.910%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 33.325 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.800     4.128    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     4.307 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1/O
                         net (fo=8, routed)           0.163     4.470    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.730    33.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                         clock pessimism              0.169    33.494    
                         clock uncertainty           -0.249    33.244    
    SLICE_X5Y66          FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043    33.201    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         33.201    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.884ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.772ns (34.449%)  route 1.469ns (65.551%))
  Logic Levels:           4  (CARRY8=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 33.325 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.737ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.809     4.137    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X5Y66          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.319 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_i_1/O
                         net (fo=1, routed)           0.068     4.387    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.730    33.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg/C
                         clock pessimism              0.169    33.494    
                         clock uncertainty           -0.249    33.244    
    SLICE_X5Y66          FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    33.271    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg
  -------------------------------------------------------------------
                         required time                         33.271    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 28.884    

Slack (MET) :             28.932ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 1.164ns (51.802%)  route 1.083ns (48.198%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 33.316 - 31.428 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.812ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.737ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.939     2.146    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.243 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.550     2.793    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X9Y115         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     2.972 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.014     2.986    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X9Y115         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.227 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.255    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X9Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.328 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=36, routed)          0.366     3.694    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X8Y114         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.843 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_9/O
                         net (fo=1, routed)           0.010     3.853    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_9_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.086 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.114    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.137 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.165    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.188 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.216    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.362 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.393    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_8
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.721    33.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.231    33.547    
                         clock uncertainty           -0.249    33.298    
    SLICE_X8Y117         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    33.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                 28.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.978ns (routing 0.410ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.459ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.978     1.089    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.128 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[3]/Q
                         net (fo=1, routed)           0.042     1.170    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[3]
    SLICE_X6Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.105     1.243    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[3]/C
                         clock pessimism             -0.148     1.095    
    SLICE_X6Y111         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.141    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.459ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.989     1.100    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.048     1.187    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state__0[1]
    SLICE_X6Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.118     1.256    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.150     1.106    
    SLICE_X6Y116         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.152    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.980     1.091    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y110         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.130 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/Q
                         net (fo=1, routed)           0.062     1.192    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[6]
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.108     1.246    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[6]/C
                         clock pessimism             -0.137     1.109    
    SLICE_X8Y111         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.156    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.459ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.989     1.100    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.139 f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.027     1.166    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/state__0[1]
    SLICE_X6Y116         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     1.186 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_i_1/O
                         net (fo=1, routed)           0.006     1.192    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_i_1_n_0
    SLICE_X6Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.114     1.252    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/C
                         clock pessimism             -0.143     1.109    
    SLICE_X6Y116         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.156    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.982ns (routing 0.410ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.459ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.982     1.093    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[17]/Q
                         net (fo=1, routed)           0.092     1.224    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[17]
    SLICE_X9Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.107     1.245    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y114         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]/C
                         clock pessimism             -0.107     1.138    
    SLICE_X9Y114         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.185    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.092ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.981ns (routing 0.410ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.459ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.981     1.092    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y112        FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.131 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[15]/Q
                         net (fo=1, routed)           0.054     1.185    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[15]
    SLICE_X10Y112        FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.107     1.245    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y112        FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[15]/C
                         clock pessimism             -0.147     1.098    
    SLICE_X10Y112        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.145    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.979ns (routing 0.410ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.459ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.979     1.090    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.129 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/Q
                         net (fo=1, routed)           0.054     1.183    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[4]
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.106     1.244    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]/C
                         clock pessimism             -0.148     1.096    
    SLICE_X3Y111         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.143    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.070ns (25.547%)  route 0.204ns (74.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.737ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.812ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.721     1.888    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y66          FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.958 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/Q
                         net (fo=1, routed)           0.204     2.162    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         2.062     2.269    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.120     2.149    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.029     2.120    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.063ns (61.165%)  route 0.040ns (38.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.002ns (routing 0.410ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.002     1.113    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X4Y56          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.152 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/Q
                         net (fo=5, routed)           0.031     1.183    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[6]
    SLICE_X4Y56          LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.207 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.009     1.216    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X4Y56          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.137     1.275    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X4Y56          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.148     1.127    
    SLICE_X4Y56          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.174    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/dac_32M_reset/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.064ns (46.377%)  route 0.074ns (53.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.987ns (routing 0.410ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.987     1.098    design_1_i/dac_32M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X4Y117         FDSE                                         r  design_1_i/dac_32M_reset/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.139 r  design_1_i/dac_32M_reset/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.057     1.196    design_1_i/dac_32M_reset/U0/SEQ/seq_cnt_en
    SLICE_X3Y117         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.219 r  design_1_i/dac_32M_reset/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.017     1.236    design_1_i/dac_32M_reset/U0/SEQ/pr_dec0__0
    SLICE_X3Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.115     1.253    design_1_i/dac_32M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X3Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.107     1.146    
    SLICE_X3Y117         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.192    design_1_i/dac_32M_reset/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 15.714 }
Period(ns):         31.428
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         31.428      29.878     RAMB18_X0Y22  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         31.428      30.282     SLICE_X4Y118  design_1_i/dac_32M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y114  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y115  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y115  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y115  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y115  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y115  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y115  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         31.428      30.878     SLICE_X8Y116  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         15.714      15.141     SLICE_X4Y118  design_1_i/dac_32M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         15.714      15.141     SLICE_X4Y118  design_1_i/dac_32M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         15.714      15.171     RAMB18_X0Y22  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         15.714      15.171     RAMB18_X0Y22  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X4Y59   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         15.714      15.439     SLICE_X4Y59   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X4Y59   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X4Y61   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X4Y61   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X4Y61   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         15.714      15.141     SLICE_X4Y118  design_1_i/dac_32M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         15.714      15.141     SLICE_X4Y118  design_1_i/dac_32M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         15.714      15.171     RAMB18_X0Y22  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         15.714      15.171     RAMB18_X0Y22  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X3Y59   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X2Y58   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X2Y58   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X2Y58   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.714      15.439     SLICE_X2Y58   design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         15.714      15.439     SLICE_X9Y112  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       30.885ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.885ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.570ns  (logic 0.098ns (17.193%)  route 0.472ns (82.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y61          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.472     0.570    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X3Y61          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X3Y61          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 30.885    

Slack (MET) :             30.986ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.469ns  (logic 0.096ns (20.469%)  route 0.373ns (79.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X3Y61          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.373     0.469    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X3Y61          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X3Y61          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 30.986    

Slack (MET) :             31.016ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.439ns  (logic 0.096ns (21.868%)  route 0.343ns (78.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X3Y59          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.343     0.439    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X4Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X4Y59          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 31.016    

Slack (MET) :             31.055ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y59          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X1Y59          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 31.055    

Slack (MET) :             31.115ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.340ns  (logic 0.097ns (28.529%)  route 0.243ns (71.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y59          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.243     0.340    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X3Y59          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                 31.115    

Slack (MET) :             31.118ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.337ns  (logic 0.099ns (29.377%)  route 0.238ns (70.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X3Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.238     0.337    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X4Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X4Y59          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                 31.118    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.325ns  (logic 0.098ns (30.154%)  route 0.227ns (69.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y59          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.227     0.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X1Y59          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 31.130    

Slack (MET) :             31.130ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.325ns  (logic 0.096ns (29.538%)  route 0.229ns (70.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X3Y59          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.229     0.325    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X3Y59          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 31.130    

Slack (MET) :             31.138ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.317ns  (logic 0.097ns (30.599%)  route 0.220ns (69.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X3Y59          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.220     0.317    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X2Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X2Y59          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                 31.138    

Slack (MET) :             31.143ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.428ns  (MaxDelay Path 31.428ns)
  Data Path Delay:        0.312ns  (logic 0.096ns (30.769%)  route 0.216ns (69.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.428ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.216     0.312    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y59          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.428    31.428    
    SLICE_X2Y59          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    31.455    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                 31.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.016ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.677ns  (logic 0.098ns (14.476%)  route 0.579ns (85.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y57          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.579     0.677    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y57          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X2Y57          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.408ns  (logic 0.098ns (24.020%)  route 0.310ns (75.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y57          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.310     0.408    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y57          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X4Y57          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.399ns  (logic 0.093ns (23.308%)  route 0.306ns (76.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y57          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.306     0.399    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X5Y57          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X5Y57          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.390ns  (logic 0.096ns (24.615%)  route 0.294ns (75.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X4Y58          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.294     0.390    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X5Y58          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X5Y58          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.352ns  (logic 0.098ns (27.841%)  route 0.254ns (72.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y58          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.254     0.352    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X5Y58          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X5Y58          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.333ns  (logic 0.097ns (29.129%)  route 0.236ns (70.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y56          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.236     0.333    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y54          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X3Y54          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.328ns  (logic 0.096ns (29.268%)  route 0.232ns (70.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y57          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.232     0.328    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X4Y57          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X4Y57          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.322ns  (logic 0.096ns (29.814%)  route 0.226ns (70.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y57          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226     0.322    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y57          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X2Y57          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.320ns  (logic 0.098ns (30.625%)  route 0.222ns (69.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X5Y57          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.222     0.320    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X5Y57          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X5Y57          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.268ns  (logic 0.096ns (35.821%)  route 0.172ns (64.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56                                       0.000     0.000 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y56          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.172     0.268    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y54          FDRE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X3Y54          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  6.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[4]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[5]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.093ns (6.090%)  route 1.434ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 8.360 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.576ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.434     3.535    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.527     8.360    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/C
                         clock pessimism              0.102     8.462    
                         clock uncertainty           -0.139     8.323    
    SLICE_X5Y109         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072     8.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.093ns (6.151%)  route 1.419ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 8.359 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.576ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.419     3.520    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.526     8.359    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/C
                         clock pessimism              0.102     8.461    
                         clock uncertainty           -0.139     8.322    
    SLICE_X6Y109         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     8.250    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.093ns (6.151%)  route 1.419ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 8.359 - 6.666 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.638ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.576ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.801     2.008    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.101 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         1.419     3.520    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y109         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        1.526     8.359    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y109         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/C
                         clock pessimism              0.102     8.461    
                         clock uncertainty           -0.139     8.322    
    SLICE_X6Y109         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     8.250    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  4.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.038ns (15.200%)  route 0.212ns (84.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.365ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.212     1.268    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.999     1.137    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]/C
                         clock pessimism             -0.068     1.069    
    SLICE_X5Y117         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.049    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.038ns (15.200%)  route 0.212ns (84.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.365ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.212     1.268    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.999     1.137    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[25]/C
                         clock pessimism             -0.068     1.069    
    SLICE_X5Y117         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.049    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.038ns (15.200%)  route 0.212ns (84.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.365ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.212     1.268    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.999     1.137    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]/C
                         clock pessimism             -0.068     1.069    
    SLICE_X5Y117         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.049    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.752%)  route 0.260ns (87.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.260     1.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.998     1.136    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]/C
                         clock pessimism             -0.068     1.068    
    SLICE_X6Y115         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.048    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.752%)  route 0.260ns (87.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.260     1.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.998     1.136    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/C
                         clock pessimism             -0.068     1.068    
    SLICE_X6Y115         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.048    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.752%)  route 0.260ns (87.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.260     1.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.998     1.136    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[19]/C
                         clock pessimism             -0.068     1.068    
    SLICE_X6Y115         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.048    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[23]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.752%)  route 0.260ns (87.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.260     1.316    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.998     1.136    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[23]/C
                         clock pessimism             -0.068     1.068    
    SLICE_X6Y115         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.048    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.038ns (12.500%)  route 0.266ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.266     1.322    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.997     1.135    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]/C
                         clock pessimism             -0.068     1.067    
    SLICE_X5Y115         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.047    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.038ns (12.500%)  route 0.266ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.266     1.322    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.997     1.135    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[22]/C
                         clock pessimism             -0.068     1.067    
    SLICE_X5Y115         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.047    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.038ns (12.500%)  route 0.266ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.907ns (routing 0.324ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.907     1.018    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X5Y120         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.056 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=484, routed)         0.266     1.322    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X5Y115         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3181, routed)        0.997     1.135    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X5Y115         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[19]/C
                         clock pessimism             -0.068     1.067    
    SLICE_X5Y115         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.047    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       29.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.093ns (7.561%)  route 1.137ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 33.308 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.737ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.137     3.392    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X3Y111         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.713    33.308    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/C
                         clock pessimism              0.169    33.477    
                         clock uncertainty           -0.249    33.227    
    SLICE_X3Y111         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    33.155    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         33.155    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.093ns (7.561%)  route 1.137ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 33.308 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.737ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.137     3.392    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X3Y111         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.713    33.308    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]/C
                         clock pessimism              0.169    33.477    
                         clock uncertainty           -0.249    33.227    
    SLICE_X3Y111         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    33.155    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         33.155    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.093ns (7.561%)  route 1.137ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 33.308 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.737ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.137     3.392    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X3Y111         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.713    33.308    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                         clock pessimism              0.169    33.477    
                         clock uncertainty           -0.249    33.227    
    SLICE_X3Y111         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    33.155    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         33.155    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d0_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.093ns (7.561%)  route 1.137ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 33.308 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.737ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.137     3.392    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X3Y111         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.713    33.308    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d0_reg/C
                         clock pessimism              0.169    33.477    
                         clock uncertainty           -0.249    33.227    
    SLICE_X3Y111         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    33.155    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d0_reg
  -------------------------------------------------------------------
                         required time                         33.155    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.763ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.093ns (7.561%)  route 1.137ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 33.308 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.737ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.137     3.392    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X3Y111         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.713    33.308    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y111         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/C
                         clock pessimism              0.169    33.477    
                         clock uncertainty           -0.249    33.227    
    SLICE_X3Y111         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    33.155    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg
  -------------------------------------------------------------------
                         required time                         33.155    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 29.763    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.093ns (8.416%)  route 1.012ns (91.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 33.311 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.737ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.012     3.267    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X5Y110         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.716    33.311    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y110         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/C
                         clock pessimism              0.169    33.480    
                         clock uncertainty           -0.249    33.230    
    SLICE_X5Y110         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    33.158    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.093ns (8.416%)  route 1.012ns (91.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 33.311 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.737ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.012     3.267    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X5Y110         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.716    33.311    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y110         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]/C
                         clock pessimism              0.169    33.480    
                         clock uncertainty           -0.249    33.230    
    SLICE_X5Y110         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    33.158    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.891ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.093ns (8.416%)  route 1.012ns (91.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 33.311 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.737ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.012     3.267    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X5Y110         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.716    33.311    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y110         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[12]/C
                         clock pessimism              0.169    33.480    
                         clock uncertainty           -0.249    33.230    
    SLICE_X5Y110         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    33.158    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 29.891    

Slack (MET) :             29.897ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.093ns (8.470%)  route 1.005ns (91.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 33.310 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.737ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.005     3.260    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X5Y108         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.715    33.310    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[13]/C
                         clock pessimism              0.169    33.479    
                         clock uncertainty           -0.249    33.229    
    SLICE_X5Y108         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    33.157    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[13]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                 29.897    

Slack (MET) :             29.897ns  (required time - arrival time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.428ns  (clk_pl_1 rise@31.428ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.093ns (8.470%)  route 1.005ns (91.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 33.310 - 31.428 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.812ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.737ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.955     2.162    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.255 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         1.005     3.260    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X5Y108         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     31.428    31.428 r  
    PS8_X0Y0             PS8                          0.000    31.428 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    31.568    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    31.595 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.715    33.310    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y108         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/C
                         clock pessimism              0.169    33.479    
                         clock uncertainty           -0.249    33.229    
    SLICE_X5Y108         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    33.157    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                 29.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.113     1.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X8Y117         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.124    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.113     1.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X8Y117         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.124    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.113     1.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X8Y117         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.124    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.113     1.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X8Y117         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.124    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.109     1.247    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/C
                         clock pessimism             -0.107     1.140    
    SLICE_X8Y117         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.120    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.109     1.247    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/C
                         clock pessimism             -0.107     1.140    
    SLICE_X8Y117         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.120    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.109     1.247    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/C
                         clock pessimism             -0.107     1.140    
    SLICE_X8Y117         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.120    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.105     1.240    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y117         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.109     1.247    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y117         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/C
                         clock pessimism             -0.107     1.140    
    SLICE_X8Y117         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.120    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.038ns (20.106%)  route 0.151ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.151     1.286    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y116         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.113     1.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X8Y116         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.124    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Destination:            design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@15.714ns period=31.428ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.038ns (20.106%)  route 0.151ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         0.986     1.097    design_1_i/dac_32M_reset/U0/slowest_sync_clk
    SLICE_X4Y117         FDRE                                         r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.135 r  design_1_i/dac_32M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=156, routed)         0.151     1.286    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X8Y116         FDCE                                         f  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=267, routed)         1.113     1.251    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y116         FDCE                                         r  design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X8Y116         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.124    design_1_i/ad9280_sample_0/inst/ad9280_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.162    





