git clone --depth 1 --no-tags https://github.com/TargetToVLSI/Digithon42Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662479410
git clone --depth 1 --no-tags https://github.com/vdagar2211/1x8-dimultiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663903728
git clone --depth 1 --no-tags https://github.com/alokerdas/chipignite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658601306
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Right-Shifter-Day-082-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660754729
git clone --depth 1 --no-tags https://github.com/V-19/Proyecto2_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660775043
git clone --depth 1 --no-tags https://github.com/abhimanyumagapu/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663437244
git clone --depth 1 --no-tags https://github.com/Pranavn30/FPGA-Sequential-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663305743
git clone --depth 1 --no-tags https://github.com/wrs225/SHA-256-AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664029580
git clone --depth 1 --no-tags https://github.com/Vakon84/zxkit1-vga-scandoubler-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663576775
git clone --depth 1 --no-tags https://github.com/heeesoo/Summer_Bootscamp_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662652855
git clone --depth 1 --no-tags https://github.com/Biswajitks1/My_Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658238618
git clone --depth 1 --no-tags https://github.com/dsa-shua/riscv-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659297179
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Pipeline_Sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660300681
git clone --depth 1 --no-tags https://github.com/youssef-S-Elmahdy/Signed_Sequential_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662763126
git clone --depth 1 --no-tags https://github.com/Roshanteja21/WASHING-MACHINE-CONTROL-SYSTEM-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660889939
git clone --depth 1 --no-tags https://github.com/Arthur-Ataide/tp02-parte2-5070-5099.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661007176
git clone --depth 1 --no-tags https://github.com/kooshkya/cosine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658740392
git clone --depth 1 --no-tags https://github.com/linda8832825/2016_LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658322300
git clone --depth 1 --no-tags https://github.com/knowingwhatwant/DigtalModu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658400488
git clone --depth 1 --no-tags https://github.com/gowthami-codes/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658400103
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/OpenLane-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658568591
git clone --depth 1 --no-tags https://github.com/citypooh/Embedded_Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658643318
git clone --depth 1 --no-tags https://github.com/Ignisso/verilog-kernel-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659771015
git clone --depth 1 --no-tags https://github.com/shikhargovil/AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661717867
git clone --depth 1 --no-tags https://github.com/Vasitito/Odd_even_sorter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661649379
git clone --depth 1 --no-tags https://github.com/Omarchaban/UART_Receiver_Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661750655
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Design-and-Comparison-of-Parallel-Prefix-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661873415
git clone --depth 1 --no-tags https://github.com/Hana-Khater/Single_Cycle_RISC_V_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661777203
git clone --depth 1 --no-tags https://github.com/synam/AES256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661973235
git clone --depth 1 --no-tags https://github.com/akash-ravi/Smart-Elevator-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661642429
git clone --depth 1 --no-tags https://github.com/ThatLastCrash/SingleCircleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661546733
git clone --depth 1 --no-tags https://github.com/raishubham1998/100daysRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662532706
git clone --depth 1 --no-tags https://github.com/ArikShapiro/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663063617
git clone --depth 1 --no-tags https://github.com/nasrAnthony/CEG3156_RISC_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658101898
git clone --depth 1 --no-tags https://github.com/CorneliaMassey/goalkeeper6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660446631
git clone --depth 1 --no-tags https://github.com/pritish2439/Parking-System-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663793394
git clone --depth 1 --no-tags https://github.com/pvanschendel/Odyssey_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662746720
git clone --depth 1 --no-tags https://github.com/li-dongting/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659262640
git clone --depth 1 --no-tags https://github.com/marnovandermaas/tiny-factorizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663536632
git clone --depth 1 --no-tags https://github.com/ianerik6/caravell_miinicial_proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659415163
git clone --depth 1 --no-tags https://github.com/Post-Modern28/VerilogTrigonometry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658372115
git clone --depth 1 --no-tags https://github.com/SreeMallavikha/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658573504
git clone --depth 1 --no-tags https://github.com/shihjimmy/Banded_Smith_Waterman_Genome_Alignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658179420
git clone --depth 1 --no-tags https://github.com/teddy5566/IC_contest_2014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659361993
git clone --depth 1 --no-tags https://github.com/nicedayd/hong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661169351
git clone --depth 1 --no-tags https://github.com/RonishNadar/Automated-Agricultural-Robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659891116
git clone --depth 1 --no-tags https://github.com/nithish203/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661056494
git clone --depth 1 --no-tags https://github.com/lilyyang1995/CFAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661553160
git clone --depth 1 --no-tags https://github.com/windmilltown/robei_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661541444
git clone --depth 1 --no-tags https://github.com/binhkieudo/JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662149221
git clone --depth 1 --no-tags https://github.com/1111394/cccpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658538989
git clone --depth 1 --no-tags https://github.com/yyyns/luu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658645631
git clone --depth 1 --no-tags https://github.com/Shaurya0104/5-Stage-Pipelined-Processor-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657138691
git clone --depth 1 --no-tags https://github.com/GSaiManoj3/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659223137
git clone --depth 1 --no-tags https://github.com/Astik01x/iit_soc_8bitprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659296388
git clone --depth 1 --no-tags https://github.com/ksdgundam1/convolutional_code_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659537124
git clone --depth 1 --no-tags https://github.com/Trased/SP23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659599567
git clone --depth 1 --no-tags https://github.com/Pizmuh/HDMI_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659646674
git clone --depth 1 --no-tags https://github.com/gowthami-codes/MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659752341
git clone --depth 1 --no-tags https://github.com/mostafaadawy/VIVADO-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661692081
git clone --depth 1 --no-tags https://github.com/dalerodgers/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661781895
git clone --depth 1 --no-tags https://github.com/312510017Erison88/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660263728
git clone --depth 1 --no-tags https://github.com/Shanj2003/intelunnati_SS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661299329
git clone --depth 1 --no-tags https://github.com/JeonHoe/FPGA_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660483558
git clone --depth 1 --no-tags https://github.com/Thewbi/rtlil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662276341
git clone --depth 1 --no-tags https://github.com/celal9/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662252110
git clone --depth 1 --no-tags https://github.com/samuel-valentin/TestP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657420915
git clone --depth 1 --no-tags https://github.com/prerna-sarkar/16-stage-8-bit-synchronous-FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657383089
git clone --depth 1 --no-tags https://github.com/SMRUna/Proyecto_Digital2UNAL_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657345798
git clone --depth 1 --no-tags https://github.com/LeMinhThong/thDo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657738531
git clone --depth 1 --no-tags https://github.com/gowthami-codes/decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661014410
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661041364
git clone --depth 1 --no-tags https://github.com/jukebox03/SNU_LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657072719
git clone --depth 1 --no-tags https://github.com/faisal-20/IEEE-754-Single-Precision-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657408654
git clone --depth 1 --no-tags https://github.com/huangmz21/loong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657844293
git clone --depth 1 --no-tags https://github.com/Chetan-G-Gokhale/16-Bit-BinaryDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657472864
git clone --depth 1 --no-tags https://github.com/cyyself/mku060fb-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657597158
git clone --depth 1 --no-tags https://github.com/abhi-ab19/signed-booth-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657716469
git clone --depth 1 --no-tags https://github.com/tjaros/synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657988650
git clone --depth 1 --no-tags https://github.com/warrebe/Binary-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659409623
git clone --depth 1 --no-tags https://github.com/ClaraIsaac/UART-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661684501
git clone --depth 1 --no-tags https://github.com/sergiogarino/proy_digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662326323
git clone --depth 1 --no-tags https://github.com/manuelcobos23/Computadores1-ContadorArbitrario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662095546
git clone --depth 1 --no-tags https://github.com/projectDV/misc_sv_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661284595
git clone --depth 1 --no-tags https://github.com/gowthami-codes/rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661318704
git clone --depth 1 --no-tags https://github.com/shivammahato7/8-Bit-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658221434
git clone --depth 1 --no-tags https://github.com/rezim018/adpllcaravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658631388
git clone --depth 1 --no-tags https://github.com/kznr02/RTL-loopback-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658374858
git clone --depth 1 --no-tags https://github.com/shihjimmy/RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658189808
git clone --depth 1 --no-tags https://github.com/Anirudh1731/RiscV-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664036136
git clone --depth 1 --no-tags https://github.com/srsapireddy/TCL-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663813525
git clone --depth 1 --no-tags https://github.com/K-Rakesh200206/SPI_Design_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663747182
git clone --depth 1 --no-tags https://github.com/orangeYao/uploadGPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663052282
git clone --depth 1 --no-tags https://github.com/zoey-j1/simbricks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663112264
git clone --depth 1 --no-tags https://github.com/NourMamdouh/UART_Rx_FSMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661882730
git clone --depth 1 --no-tags https://github.com/wait-bad/cpld_epm240study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662556119
git clone --depth 1 --no-tags https://github.com/jaydonalexis/Scan-n-Charge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662433822
git clone --depth 1 --no-tags https://github.com/EmirEry1/VerySimpleCPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662537176
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/LED-Blink-using-Verilog-Day-087-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662669692
