Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.71 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.71 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\onepulse.v" into library work
Parsing module <onepulse>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\Rand.v" into library work
Parsing module <Rand>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\Pre_btn.v" into library work
Parsing module <Pre_btn>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\display_star.v" into library work
Parsing module <display_star>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\Check.v" into library work
Parsing module <Check>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab6\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk_div>.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 15: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 46: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 57: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 68: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v" Line 90: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware experiment\lab6\top.v" Line 34: Assignment to clk_10 ignored, since the identifier is never used

Elaborating module <Pre_btn>.

Elaborating module <debounce>.

Elaborating module <onepulse>.
WARNING:HDLCompiler:604 - "C:\Users\User\Documents\Hardware experiment\lab6\top.v" Line 40: Module instantiation should have an instance name

Elaborating module <Check>.
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware experiment\lab6\Check.v" Line 32: Assignment to next_num ignored, since the identifier is never used

Elaborating module <display_star>.

Elaborating module <Rand>.
WARNING:HDLCompiler:91 - "C:\Users\User\Documents\Hardware experiment\lab6\Rand.v" Line 44: Signal <rand> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\top.v".
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab6\top.v" line 34: Output port <clock_1MHz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab6\top.v" line 34: Output port <clock_100KHz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab6\top.v" line 34: Output port <clock_10KHz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab6\top.v" line 34: Output port <clock_10Hz> of the instance <clk_div> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\clk_div.v".
    Found 1-bit register for signal <clock_1MHz_int>.
    Found 1-bit register for signal <clock_1MHz>.
    Found 1-bit register for signal <clock_100KHz>.
    Found 1-bit register for signal <clock_10KHz>.
    Found 1-bit register for signal <clock_1KHz>.
    Found 1-bit register for signal <clock_100Hz>.
    Found 1-bit register for signal <clock_10Hz>.
    Found 1-bit register for signal <clock_1Hz>.
    Found 3-bit register for signal <count_100KHz>.
    Found 1-bit register for signal <clock_100KHz_int>.
    Found 3-bit register for signal <count_10KHz>.
    Found 1-bit register for signal <clock_10KHz_int>.
    Found 3-bit register for signal <count_1KHz>.
    Found 1-bit register for signal <clock_1KHz_int>.
    Found 3-bit register for signal <count_100Hz>.
    Found 1-bit register for signal <clock_100Hz_int>.
    Found 3-bit register for signal <count_10Hz>.
    Found 1-bit register for signal <clock_10Hz_int>.
    Found 3-bit register for signal <count_1Hz>.
    Found 1-bit register for signal <clock_1Hz_int>.
    Found 5-bit register for signal <count_1MHz>.
    Found 5-bit adder for signal <count_1MHz[4]_GND_2_o_add_2_OUT> created at line 15.
    Found 3-bit adder for signal <count_100KHz[2]_GND_2_o_add_7_OUT> created at line 35.
    Found 3-bit adder for signal <count_10KHz[2]_GND_2_o_add_12_OUT> created at line 46.
    Found 3-bit adder for signal <count_1KHz[2]_GND_2_o_add_17_OUT> created at line 57.
    Found 3-bit adder for signal <count_100Hz[2]_GND_2_o_add_22_OUT> created at line 68.
    Found 3-bit adder for signal <count_10Hz[2]_GND_2_o_add_27_OUT> created at line 79.
    Found 3-bit adder for signal <count_1Hz[2]_GND_2_o_add_32_OUT> created at line 90.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Pre_btn>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\Pre_btn.v".
    Summary:
	no macro.
Unit <Pre_btn> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\debounce.v".
    Found 1-bit register for signal <pb_debounced>.
    Found 4-bit register for signal <SHIFT_PB>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <onepulse>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\onepulse.v".
    Found 1-bit register for signal <PB_debounced_delay>.
    Found 1-bit register for signal <PB_single_pulse>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <onepulse> synthesized.

Synthesizing Unit <Check>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\Check.v".
    Found 4-bit register for signal <block>.
    Found 4-bit register for signal <same>.
    Found 4-bit register for signal <pre_str>.
    Found 1-bit register for signal <over>.
    Found 4-bit comparator not equal for signal <n0001> created at line 57
    Found 1-bit comparator equal for signal <str[0]_pres[0]_equal_8_o> created at line 69
    Found 1-bit comparator equal for signal <str[1]_pres[1]_equal_9_o> created at line 70
    Found 1-bit comparator equal for signal <str[2]_pres[2]_equal_10_o> created at line 71
    Found 1-bit comparator equal for signal <str[3]_pres[3]_equal_11_o> created at line 72
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Check> synthesized.

Synthesizing Unit <display_star>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\display_star.v".
        STAR = 15'b111111000000001
        BLOCK = 15'b000000000000001
        DARK = 15'b111111111111111
        O = 15'b000000111111111
        V = 15'b100000111111111
        E = 15'b011000001111111
        R = 15'b001100001111100
    Found 4-bit register for signal <dig>.
    Found 4-bit register for signal <count>.
    Found 15-bit register for signal <seg>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <count> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <display_star> synthesized.

Synthesizing Unit <Rand>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab6\Rand.v".
        SEED = 16'b0000000001100001
    Found 15-bit register for signal <rand>.
    Found 4x4-bit Read Only RAM for signal <stars>
    Summary:
	inferred   1 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <Rand> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 6
 5-bit adder                                           : 1
# Registers                                            : 49
 1-bit register                                        : 30
 15-bit register                                       : 2
 3-bit register                                        : 6
 4-bit register                                        : 10
 5-bit register                                        : 1
# Comparators                                          : 5
 1-bit comparator equal                                : 4
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 12
 15-bit 2-to-1 multiplexer                             : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <rand_8> of sequential type is unconnected in block <rand>.
WARNING:Xst:2677 - Node <rand_9> of sequential type is unconnected in block <rand>.
WARNING:Xst:2677 - Node <rand_10> of sequential type is unconnected in block <rand>.
WARNING:Xst:2677 - Node <rand_11> of sequential type is unconnected in block <rand>.
WARNING:Xst:2677 - Node <rand_12> of sequential type is unconnected in block <rand>.
WARNING:Xst:2677 - Node <rand_13> of sequential type is unconnected in block <rand>.
WARNING:Xst:2677 - Node <rand_14> of sequential type is unconnected in block <rand>.

Synthesizing (advanced) Unit <Rand>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_stars> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rand<1:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <stars>         |          |
    -----------------------------------------------------------------------
Unit <Rand> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <count_1MHz>: 1 register on signal <count_1MHz>.
The following registers are absorbed into counter <count_100KHz>: 1 register on signal <count_100KHz>.
The following registers are absorbed into counter <count_10KHz>: 1 register on signal <count_10KHz>.
The following registers are absorbed into counter <count_1KHz>: 1 register on signal <count_1KHz>.
The following registers are absorbed into counter <count_100Hz>: 1 register on signal <count_100Hz>.
The following registers are absorbed into counter <count_10Hz>: 1 register on signal <count_10Hz>.
The following registers are absorbed into counter <count_1Hz>: 1 register on signal <count_1Hz>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <rand_8> of sequential type is unconnected in block <Rand>.
WARNING:Xst:2677 - Node <rand_9> of sequential type is unconnected in block <Rand>.
WARNING:Xst:2677 - Node <rand_10> of sequential type is unconnected in block <Rand>.
WARNING:Xst:2677 - Node <rand_11> of sequential type is unconnected in block <Rand>.
WARNING:Xst:2677 - Node <rand_12> of sequential type is unconnected in block <Rand>.
WARNING:Xst:2677 - Node <rand_13> of sequential type is unconnected in block <Rand>.
WARNING:Xst:2677 - Node <rand_14> of sequential type is unconnected in block <Rand>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 3-bit up counter                                      : 6
 5-bit up counter                                      : 1
# Registers                                            : 93
 Flip-Flops                                            : 93
# Comparators                                          : 5
 1-bit comparator equal                                : 4
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 12
 15-bit 2-to-1 multiplexer                             : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <Pre_btn> ...

Optimizing unit <clk_div> ...

Optimizing unit <display_star> ...
INFO:Xst:2261 - The FF/Latch <seg_12> in Unit <display_star> is equivalent to the following 4 FFs/Latches, which will be removed : <seg_11> <seg_10> <seg_9> <seg_8> 
INFO:Xst:2261 - The FF/Latch <seg_7> in Unit <display_star> is equivalent to the following FF/Latch, which will be removed : <seg_6> 
INFO:Xst:2261 - The FF/Latch <seg_5> in Unit <display_star> is equivalent to the following FF/Latch, which will be removed : <seg_4> 
INFO:Xst:2261 - The FF/Latch <seg_12> in Unit <display_star> is equivalent to the following 4 FFs/Latches, which will be removed : <seg_11> <seg_10> <seg_9> <seg_8> 
INFO:Xst:2261 - The FF/Latch <seg_7> in Unit <display_star> is equivalent to the following FF/Latch, which will be removed : <seg_6> 
INFO:Xst:2261 - The FF/Latch <seg_5> in Unit <display_star> is equivalent to the following FF/Latch, which will be removed : <seg_4> 

Optimizing unit <Check> ...

Optimizing unit <Rand> ...
WARNING:Xst:2677 - Node <clk_div/clock_10Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_10KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_100KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_1MHz> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <dis/count_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dis/dig_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop _i000001/over has been replicated 1 time(s)
FlipFlop btn/on_rst/PB_single_pulse has been replicated 1 time(s)
FlipFlop dis/count_0 has been replicated 2 time(s)
FlipFlop dis/count_1 has been replicated 2 time(s)
FlipFlop dis/count_2 has been replicated 1 time(s)
FlipFlop dis/count_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 117
#      INV                         : 6
#      LUT2                        : 18
#      LUT3                        : 19
#      LUT4                        : 28
#      LUT5                        : 19
#      LUT6                        : 24
#      MUXF7                       : 3
# FlipFlops/Latches                : 113
#      FD                          : 105
#      FDC                         : 5
#      FDP                         : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             113  out of  18224     0%  
 Number of Slice LUTs:                  114  out of   9112     1%  
    Number used as Logic:               114  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    145
   Number with an unused Flip Flop:      32  out of    145    22%  
   Number with an unused LUT:            31  out of    145    21%  
   Number of fully used LUT-FF pairs:    82  out of    145    56%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk_div/clock_100Hz                | BUFG                          | 50    |
clk_40M                            | BUFGP                         | 9     |
clk_div/clock_1KHz                 | BUFG                          | 22    |
clk_div/clock_1Hz                  | NONE(rand/rand_7)             | 8     |
clk_div/clock_10Hz_int             | NONE(clk_div/clock_1Hz_int)   | 4     |
clk_div/clock_100Hz_int            | NONE(clk_div/clock_10Hz_int)  | 4     |
clk_div/clock_1KHz_int             | NONE(clk_div/clock_100Hz_int) | 4     |
clk_div/clock_10KHz_int            | NONE(clk_div/clock_1KHz_int)  | 4     |
clk_div/clock_100KHz_int           | NONE(clk_div/clock_10KHz_int) | 4     |
clk_div/clock_1MHz_int             | NONE(clk_div/clock_100KHz_int)| 4     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.722ns (Maximum Frequency: 367.438MHz)
   Minimum input arrival time before clock: 2.688ns
   Maximum output required time after clock: 4.022ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_100Hz'
  Clock period: 2.722ns (frequency: 367.438MHz)
  Total number of paths / destination ports: 174 / 45
-------------------------------------------------------------------------
Delay:               2.722ns (Levels of Logic = 2)
  Source:            _i000001/pre_str_0 (FF)
  Destination:       _i000001/pre_str_2 (FF)
  Source Clock:      clk_div/clock_100Hz rising
  Destination Clock: clk_div/clock_100Hz rising

  Data Path: _i000001/pre_str_0 to _i000001/pre_str_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  _i000001/pre_str_0 (_i000001/pre_str_0)
     LUT3:I2->O           11   0.205   1.111  _i000001/str[3]_over_AND_2_o_SW1 (N17)
     LUT6:I3->O            1   0.205   0.000  _i000001/pre_str_2_rstpot (_i000001/pre_str_2_rstpot)
     FD:D                      0.102          _i000001/pre_str_2
    ----------------------------------------
    Total                      2.722ns (0.959ns logic, 1.763ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1KHz'
  Clock period: 2.695ns (frequency: 371.002MHz)
  Total number of paths / destination ports: 132 / 22
-------------------------------------------------------------------------
Delay:               2.695ns (Levels of Logic = 2)
  Source:            dis/count_3_1 (FF)
  Destination:       dis/seg_2 (FF)
  Source Clock:      clk_div/clock_1KHz rising
  Destination Clock: clk_div/clock_1KHz rising

  Data Path: dis/count_3_1 to dis/seg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.931  dis/count_3_1 (dis/count_3_1)
     LUT4:I0->O            1   0.203   0.808  dis/count[3]_PWR_7_o_equal_14_o<3>1 (dis/count[3]_PWR_7_o_equal_14_o)
     LUT6:I3->O            1   0.205   0.000  dis/count[3]_seg_0[0]_select_19_OUT<2>2 (dis/count[3]_seg_0[0]_select_19_OUT<12>)
     FD:D                      0.102          dis/seg_2
    ----------------------------------------
    Total                      2.695ns (0.957ns logic, 1.738ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1Hz'
  Clock period: 1.783ns (frequency: 560.747MHz)
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Delay:               1.783ns (Levels of Logic = 0)
  Source:            rand/rand_1 (FF)
  Destination:       rand/rand_2 (FF)
  Source Clock:      clk_div/clock_1Hz rising
  Destination Clock: clk_div/clock_1Hz rising

  Data Path: rand/rand_1 to rand/rand_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.447   1.234  rand/rand_1 (rand/rand_1)
     FDC:D                     0.102          rand/rand_2
    ----------------------------------------
    Total                      1.783ns (0.549ns logic, 1.234ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_10Hz_int'
  Clock period: 1.666ns (frequency: 600.402MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.666ns (Levels of Logic = 1)
  Source:            clk_div/count_1Hz_1 (FF)
  Destination:       clk_div/clock_1Hz_int (FF)
  Source Clock:      clk_div/clock_10Hz_int rising
  Destination Clock: clk_div/clock_10Hz_int rising

  Data Path: clk_div/count_1Hz_1 to clk_div/clock_1Hz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  clk_div/count_1Hz_1 (clk_div/count_1Hz_1)
     LUT4:I1->O            1   0.205   0.000  clk_div/clock_1Hz_int_rstpot (clk_div/clock_1Hz_int_rstpot)
     FD:D                      0.102          clk_div/clock_1Hz_int
    ----------------------------------------
    Total                      1.666ns (0.754ns logic, 0.912ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_100Hz_int'
  Clock period: 1.714ns (frequency: 583.431MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.714ns (Levels of Logic = 1)
  Source:            clk_div/clock_10Hz_int (FF)
  Destination:       clk_div/clock_10Hz_int (FF)
  Source Clock:      clk_div/clock_100Hz_int rising
  Destination Clock: clk_div/clock_100Hz_int rising

  Data Path: clk_div/clock_10Hz_int to clk_div/clock_10Hz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.962  clk_div/clock_10Hz_int (clk_div/clock_10Hz_int)
     LUT4:I0->O            1   0.203   0.000  clk_div/clock_10Hz_int_rstpot (clk_div/clock_10Hz_int_rstpot)
     FD:D                      0.102          clk_div/clock_10Hz_int
    ----------------------------------------
    Total                      1.714ns (0.752ns logic, 0.962ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1KHz_int'
  Clock period: 1.744ns (frequency: 573.477MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.744ns (Levels of Logic = 1)
  Source:            clk_div/clock_100Hz_int (FF)
  Destination:       clk_div/clock_100Hz_int (FF)
  Source Clock:      clk_div/clock_1KHz_int rising
  Destination Clock: clk_div/clock_1KHz_int rising

  Data Path: clk_div/clock_100Hz_int to clk_div/clock_100Hz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.992  clk_div/clock_100Hz_int (clk_div/clock_100Hz_int)
     LUT4:I0->O            1   0.203   0.000  clk_div/clock_100Hz_int_rstpot (clk_div/clock_100Hz_int_rstpot)
     FD:D                      0.102          clk_div/clock_100Hz_int
    ----------------------------------------
    Total                      1.744ns (0.752ns logic, 0.992ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_10KHz_int'
  Clock period: 1.744ns (frequency: 573.477MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.744ns (Levels of Logic = 1)
  Source:            clk_div/clock_1KHz_int (FF)
  Destination:       clk_div/clock_1KHz_int (FF)
  Source Clock:      clk_div/clock_10KHz_int rising
  Destination Clock: clk_div/clock_10KHz_int rising

  Data Path: clk_div/clock_1KHz_int to clk_div/clock_1KHz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.992  clk_div/clock_1KHz_int (clk_div/clock_1KHz_int)
     LUT4:I0->O            1   0.203   0.000  clk_div/clock_1KHz_int_rstpot (clk_div/clock_1KHz_int_rstpot)
     FD:D                      0.102          clk_div/clock_1KHz_int
    ----------------------------------------
    Total                      1.744ns (0.752ns logic, 0.992ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_100KHz_int'
  Clock period: 1.714ns (frequency: 583.431MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.714ns (Levels of Logic = 1)
  Source:            clk_div/clock_10KHz_int (FF)
  Destination:       clk_div/clock_10KHz_int (FF)
  Source Clock:      clk_div/clock_100KHz_int rising
  Destination Clock: clk_div/clock_100KHz_int rising

  Data Path: clk_div/clock_10KHz_int to clk_div/clock_10KHz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.962  clk_div/clock_10KHz_int (clk_div/clock_10KHz_int)
     LUT4:I0->O            1   0.203   0.000  clk_div/clock_10KHz_int_rstpot (clk_div/clock_10KHz_int_rstpot)
     FD:D                      0.102          clk_div/clock_10KHz_int
    ----------------------------------------
    Total                      1.714ns (0.752ns logic, 0.962ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1MHz_int'
  Clock period: 1.714ns (frequency: 583.431MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.714ns (Levels of Logic = 1)
  Source:            clk_div/clock_100KHz_int (FF)
  Destination:       clk_div/clock_100KHz_int (FF)
  Source Clock:      clk_div/clock_1MHz_int rising
  Destination Clock: clk_div/clock_1MHz_int rising

  Data Path: clk_div/clock_100KHz_int to clk_div/clock_100KHz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.962  clk_div/clock_100KHz_int (clk_div/clock_100KHz_int)
     LUT4:I0->O            1   0.203   0.000  clk_div/clock_100KHz_int_rstpot (clk_div/clock_100KHz_int_rstpot)
     FD:D                      0.102          clk_div/clock_100KHz_int
    ----------------------------------------
    Total                      1.714ns (0.752ns logic, 0.962ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_40M'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 23 / 6
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            clk_div/count_1MHz_0 (FF)
  Destination:       clk_div/count_1MHz_0 (FF)
  Source Clock:      clk_40M rising
  Destination Clock: clk_40M rising

  Data Path: clk_div/count_1MHz_0 to clk_div/count_1MHz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  clk_div/count_1MHz_0 (clk_div/count_1MHz_0)
     INV:I->O              1   0.206   0.579  clk_div/count_1MHz_0_rstpot_INV_0 (clk_div/count_1MHz_0_rstpot)
     FD:D                      0.102          clk_div/count_1MHz_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/clock_100Hz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.688ns (Levels of Logic = 2)
  Source:            pb<0> (PAD)
  Destination:       btn/de_pb1/SHIFT_PB_3 (FF)
  Destination Clock: clk_div/clock_100Hz rising

  Data Path: pb<0> to btn/de_pb1/SHIFT_PB_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pb_0_IBUF (pb_0_IBUF)
     INV:I->O              1   0.206   0.579  btn/de_pb1/pb_INV_10_o1_INV_0 (btn/de_pb1/pb_INV_10_o)
     FD:D                      0.102          btn/de_pb1/SHIFT_PB_3
    ----------------------------------------
    Total                      2.688ns (1.530ns logic, 1.158ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clock_1KHz'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.022ns (Levels of Logic = 1)
  Source:            dis/count_0 (FF)
  Destination:       dig<0> (PAD)
  Source Clock:      clk_div/clock_1KHz rising

  Data Path: dis/count_0 to dig<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.004  dis/count_0 (dis/count_0)
     OBUF:I->O                 2.571          dig_0_OBUF (dig<0>)
    ----------------------------------------
    Total                      4.022ns (3.018ns logic, 1.004ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_40M
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_40M                |    2.078|         |         |         |
clk_div/clock_10Hz_int |    1.165|         |         |         |
clk_div/clock_10KHz_int|    1.293|         |         |         |
clk_div/clock_1KHz_int |    1.293|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_100Hz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_div/clock_100Hz|    2.722|         |         |         |
clk_div/clock_1Hz  |    3.534|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_100Hz_int
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_div/clock_100Hz_int|    1.714|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_100KHz_int
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk_div/clock_100KHz_int|    1.714|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_10Hz_int
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk_div/clock_10Hz_int|    1.666|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_10KHz_int
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_div/clock_10KHz_int|    1.744|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1Hz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_div/clock_100Hz|    1.948|         |         |         |
clk_div/clock_1Hz  |    1.783|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1KHz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_div/clock_100Hz|    4.352|         |         |         |
clk_div/clock_1Hz  |    4.406|         |         |         |
clk_div/clock_1KHz |    2.695|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1KHz_int
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk_div/clock_1KHz_int|    1.744|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1MHz_int
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk_div/clock_1MHz_int|    1.714|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.43 secs
 
--> 

Total memory usage is 236184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :   13 (   0 filtered)

