
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_0/design_1_AXI_RO_0_0.dcp' for cell 'design_1_i/RO0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_1/design_1_AXI_RO_0_1.dcp' for cell 'design_1_i/RO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_2/design_1_AXI_RO_0_2.dcp' for cell 'design_1_i/RO2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_3/design_1_AXI_RO_0_3.dcp' for cell 'design_1_i/RO3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_4/design_1_AXI_RO_0_4.dcp' for cell 'design_1_i/RO4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/Temp_sensor'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1017.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 874 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/Temp_sensor/inst'
Finished Parsing XDC File [c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/Temp_sensor/inst'
Parsing XDC File [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO0/inst/RO[3].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO0/inst/RO[4].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO0/inst/RO[5].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO3/inst/RO[3].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO3/inst/RO[4].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO3/inst/RO[5].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO4/inst/RO[3].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO4/inst/RO[4].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO4/inst/RO[5].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO1/inst/RO[3].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO1/inst/RO[4].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO1/inst/RO[5].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO2/inst/RO[3].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO2/inst/RO[4].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/RO2/inst/RO[5].notGate[0].Inverter/out_sig'. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/constrs_1/new/constraints_5x3_ROs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1017.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 15 instances

20 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.113 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.975 . Memory (MB): peak = 1017.113 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 225eaf83c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.934 ; gain = 356.820

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14611b27a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1582.367 ; gain = 0.039
INFO: [Opt 31-389] Phase Retarget created 29 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Retarget, 4640 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 193b6673e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1582.367 ; gain = 0.039
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4655 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11e3b329e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 1582.367 ; gain = 0.039
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 180 cells
INFO: [Opt 31-1021] In phase Sweep, 5282 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/RO0/inst/frequency_counter_instance/clk_done_BUFG_inst to drive 192 load(s) on clock net design_1_i/RO0/inst/frequency_counter_instance/clk_done_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/RO1/inst/frequency_counter_instance/clk_done_BUFG_inst to drive 192 load(s) on clock net design_1_i/RO1/inst/frequency_counter_instance/clk_done_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/RO2/inst/frequency_counter_instance/clk_done_BUFG_inst to drive 192 load(s) on clock net design_1_i/RO2/inst/frequency_counter_instance/clk_done_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/RO3/inst/frequency_counter_instance/clk_done_BUFG_inst to drive 192 load(s) on clock net design_1_i/RO3/inst/frequency_counter_instance/clk_done_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/RO4/inst/frequency_counter_instance/clk_done_BUFG_inst to drive 192 load(s) on clock net design_1_i/RO4/inst/frequency_counter_instance/clk_done_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13dacb76d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.967 . Memory (MB): peak = 1582.367 ; gain = 0.039
INFO: [Opt 31-662] Phase BUFG optimization created 5 cells of which 5 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13dacb76d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1582.367 ; gain = 0.039
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13dacb76d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1582.367 ; gain = 0.039
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 4640 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              29  |              62  |                                           4640  |
|  Constant propagation         |               1  |               6  |                                           4655  |
|  Sweep                        |               0  |             180  |                                           5282  |
|  BUFG optimization            |               5  |               0  |                                             15  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           4640  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1582.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fc1a29d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1582.367 ; gain = 0.039

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fc1a29d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1582.367 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fc1a29d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1582.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1fc1a29d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1582.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1582.367 ; gain = 565.254
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1582.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[2].notGate[6].Inverter/LUT6_inst.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1582.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1254febf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1582.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1582.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
	design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[95] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[87] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[95] {FDRE}
	design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47] {FDRE}
	design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[23] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[54] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[55] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16c178046

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1582.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26cada773

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1582.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26cada773

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1582.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 26cada773

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1582.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e36085be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1582.367 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4690 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2337 nets or cells. Created 0 new cell, deleted 2337 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1653.645 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2337  |                  2337  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           2337  |                  2337  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2a32e55e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277
Phase 2.2 Global Placement Core | Checksum: 1f3300049

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277
Phase 2 Global Placement | Checksum: 1f3300049

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 244aab78d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b3d63cae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21888940b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18b341ba3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23cb65bd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ccb57c93

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21660f42b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.645 ; gain = 71.277
Phase 3 Detail Placement | Checksum: 21660f42b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.645 ; gain = 71.277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16dfc3f58

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.441 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d772e176

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1716.223 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 200a705c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1716.223 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16dfc3f58

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.223 ; gain = 133.855
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.441. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20b13847f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.223 ; gain = 133.855
Phase 4.1 Post Commit Optimization | Checksum: 20b13847f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.223 ; gain = 133.855

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20b13847f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.223 ; gain = 133.855

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20b13847f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.223 ; gain = 133.855

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1716.223 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 231e96893

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.223 ; gain = 133.855
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 231e96893

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.223 ; gain = 133.855
Ending Placer Task | Checksum: 150b2ac00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.223 ; gain = 133.855
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 60 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.223 ; gain = 133.855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1716.234 ; gain = 0.012
INFO: [Common 17-1381] The checkpoint 'C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1716.234 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1716.234 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 60 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1746.547 ; gain = 17.883
INFO: [Common 17-1381] The checkpoint 'C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[2].notGate[6].Inverter/LUT6_inst.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6d539bbd ConstDB: 0 ShapeSum: e35f1043 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113fc82b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1825.215 ; gain = 69.578
Post Restoration Checksum: NetGraph: 9556f5a0 NumContArr: 7ea58d10 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113fc82b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1825.215 ; gain = 69.578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113fc82b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1829.988 ; gain = 74.352

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113fc82b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1829.988 ; gain = 74.352
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1094acc9a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1855.711 ; gain = 100.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.480  | TNS=0.000  | WHS=-0.172 | THS=-20.247|

Phase 2 Router Initialization | Checksum: 13f0e55d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1855.711 ; gain = 100.074

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.159004 %
  Global Horizontal Routing Utilization  = 0.0324544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8896
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8895
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 22


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e2b9eb2c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.911  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14a7107c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.911  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 196a3a256

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074
Phase 4 Rip-up And Reroute | Checksum: 196a3a256

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2244fd64d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.925  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2244fd64d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2244fd64d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074
Phase 5 Delay and Skew Optimization | Checksum: 2244fd64d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21c654dd1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.925  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2191e307d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074
Phase 6 Post Hold Fix | Checksum: 2191e307d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4022 %
  Global Horizontal Routing Utilization  = 1.14993 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19940a09f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19940a09f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 122745814

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1855.711 ; gain = 100.074

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.925  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 122745814

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1855.711 ; gain = 100.074
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1855.711 ; gain = 100.074

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 75 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1855.711 ; gain = 109.164
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.690 . Memory (MB): peak = 1855.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 75 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO0/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO0/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO0/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO1/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO1/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO1/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[0].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[0].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[1].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[1].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO2/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/RO2/inst/RO[2].notGate[5].Inverter/LUT6_inst, and design_1_i/RO2/inst/RO[2].notGate[6].Inverter/LUT6_inst.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21], design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45], design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77], design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78]... and (the first 15 of 32 listed)
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 60 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 13 17:48:41 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 135 Warnings, 15 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.348 ; gain = 413.754
INFO: [Common 17-206] Exiting Vivado at Thu May 13 17:48:41 2021...
