vendor_name = ModelSim
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/forwarding.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SUB.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SRLV.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SRL.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLT.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLLV.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLL.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_OR.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_NOR.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_LUI.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_AND.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_ADD.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROM.mif
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.cmp
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.cmp
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.qip
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.qip
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/signextend.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/pc.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/orgate.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mux.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/max32.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/Lab.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/and.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control_v2.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/Waveform_test_sign_extend.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control_testV2.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/PC_test.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_up14.tdf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_imv3.tdf
design_name = mips_processor
instance = comp, \PC_out[0]~output\, PC_out[0]~output, mips_processor, 1
instance = comp, \PC_out[1]~output\, PC_out[1]~output, mips_processor, 1
instance = comp, \PC_out[2]~output\, PC_out[2]~output, mips_processor, 1
instance = comp, \PC_out[3]~output\, PC_out[3]~output, mips_processor, 1
instance = comp, \PC_out[4]~output\, PC_out[4]~output, mips_processor, 1
instance = comp, \PC_out[5]~output\, PC_out[5]~output, mips_processor, 1
instance = comp, \PC_out[6]~output\, PC_out[6]~output, mips_processor, 1
instance = comp, \PC_out[7]~output\, PC_out[7]~output, mips_processor, 1
instance = comp, \PC_out[8]~output\, PC_out[8]~output, mips_processor, 1
instance = comp, \PC_out[9]~output\, PC_out[9]~output, mips_processor, 1
instance = comp, \PC_out[10]~output\, PC_out[10]~output, mips_processor, 1
instance = comp, \PC_out[11]~output\, PC_out[11]~output, mips_processor, 1
instance = comp, \PC_out[12]~output\, PC_out[12]~output, mips_processor, 1
instance = comp, \PC_out[13]~output\, PC_out[13]~output, mips_processor, 1
instance = comp, \PC_out[14]~output\, PC_out[14]~output, mips_processor, 1
instance = comp, \PC_out[15]~output\, PC_out[15]~output, mips_processor, 1
instance = comp, \PC_out[16]~output\, PC_out[16]~output, mips_processor, 1
instance = comp, \PC_out[17]~output\, PC_out[17]~output, mips_processor, 1
instance = comp, \PC_out[18]~output\, PC_out[18]~output, mips_processor, 1
instance = comp, \PC_out[19]~output\, PC_out[19]~output, mips_processor, 1
instance = comp, \PC_out[20]~output\, PC_out[20]~output, mips_processor, 1
instance = comp, \PC_out[21]~output\, PC_out[21]~output, mips_processor, 1
instance = comp, \PC_out[22]~output\, PC_out[22]~output, mips_processor, 1
instance = comp, \PC_out[23]~output\, PC_out[23]~output, mips_processor, 1
instance = comp, \PC_out[24]~output\, PC_out[24]~output, mips_processor, 1
instance = comp, \PC_out[25]~output\, PC_out[25]~output, mips_processor, 1
instance = comp, \PC_out[26]~output\, PC_out[26]~output, mips_processor, 1
instance = comp, \PC_out[27]~output\, PC_out[27]~output, mips_processor, 1
instance = comp, \PC_out[28]~output\, PC_out[28]~output, mips_processor, 1
instance = comp, \PC_out[29]~output\, PC_out[29]~output, mips_processor, 1
instance = comp, \PC_out[30]~output\, PC_out[30]~output, mips_processor, 1
instance = comp, \PC_out[31]~output\, PC_out[31]~output, mips_processor, 1
instance = comp, \Instruction_out[0]~output\, Instruction_out[0]~output, mips_processor, 1
instance = comp, \Instruction_out[1]~output\, Instruction_out[1]~output, mips_processor, 1
instance = comp, \Instruction_out[2]~output\, Instruction_out[2]~output, mips_processor, 1
instance = comp, \Instruction_out[3]~output\, Instruction_out[3]~output, mips_processor, 1
instance = comp, \Instruction_out[4]~output\, Instruction_out[4]~output, mips_processor, 1
instance = comp, \Instruction_out[5]~output\, Instruction_out[5]~output, mips_processor, 1
instance = comp, \Instruction_out[6]~output\, Instruction_out[6]~output, mips_processor, 1
instance = comp, \Instruction_out[7]~output\, Instruction_out[7]~output, mips_processor, 1
instance = comp, \Instruction_out[8]~output\, Instruction_out[8]~output, mips_processor, 1
instance = comp, \Instruction_out[9]~output\, Instruction_out[9]~output, mips_processor, 1
instance = comp, \Instruction_out[10]~output\, Instruction_out[10]~output, mips_processor, 1
instance = comp, \Instruction_out[11]~output\, Instruction_out[11]~output, mips_processor, 1
instance = comp, \Instruction_out[12]~output\, Instruction_out[12]~output, mips_processor, 1
instance = comp, \Instruction_out[13]~output\, Instruction_out[13]~output, mips_processor, 1
instance = comp, \Instruction_out[14]~output\, Instruction_out[14]~output, mips_processor, 1
instance = comp, \Instruction_out[15]~output\, Instruction_out[15]~output, mips_processor, 1
instance = comp, \Instruction_out[16]~output\, Instruction_out[16]~output, mips_processor, 1
instance = comp, \Instruction_out[17]~output\, Instruction_out[17]~output, mips_processor, 1
instance = comp, \Instruction_out[18]~output\, Instruction_out[18]~output, mips_processor, 1
instance = comp, \Instruction_out[19]~output\, Instruction_out[19]~output, mips_processor, 1
instance = comp, \Instruction_out[20]~output\, Instruction_out[20]~output, mips_processor, 1
instance = comp, \Instruction_out[21]~output\, Instruction_out[21]~output, mips_processor, 1
instance = comp, \Instruction_out[22]~output\, Instruction_out[22]~output, mips_processor, 1
instance = comp, \Instruction_out[23]~output\, Instruction_out[23]~output, mips_processor, 1
instance = comp, \Instruction_out[24]~output\, Instruction_out[24]~output, mips_processor, 1
instance = comp, \Instruction_out[25]~output\, Instruction_out[25]~output, mips_processor, 1
instance = comp, \Instruction_out[26]~output\, Instruction_out[26]~output, mips_processor, 1
instance = comp, \Instruction_out[27]~output\, Instruction_out[27]~output, mips_processor, 1
instance = comp, \Instruction_out[28]~output\, Instruction_out[28]~output, mips_processor, 1
instance = comp, \Instruction_out[29]~output\, Instruction_out[29]~output, mips_processor, 1
instance = comp, \Instruction_out[30]~output\, Instruction_out[30]~output, mips_processor, 1
instance = comp, \Instruction_out[31]~output\, Instruction_out[31]~output, mips_processor, 1
instance = comp, \Write_reg_out[0]~output\, Write_reg_out[0]~output, mips_processor, 1
instance = comp, \Write_reg_out[1]~output\, Write_reg_out[1]~output, mips_processor, 1
instance = comp, \Write_reg_out[2]~output\, Write_reg_out[2]~output, mips_processor, 1
instance = comp, \Write_reg_out[3]~output\, Write_reg_out[3]~output, mips_processor, 1
instance = comp, \Write_reg_out[4]~output\, Write_reg_out[4]~output, mips_processor, 1
instance = comp, \Write_data_out[0]~output\, Write_data_out[0]~output, mips_processor, 1
instance = comp, \Write_data_out[1]~output\, Write_data_out[1]~output, mips_processor, 1
instance = comp, \Write_data_out[2]~output\, Write_data_out[2]~output, mips_processor, 1
instance = comp, \Write_data_out[3]~output\, Write_data_out[3]~output, mips_processor, 1
instance = comp, \Write_data_out[4]~output\, Write_data_out[4]~output, mips_processor, 1
instance = comp, \Write_data_out[5]~output\, Write_data_out[5]~output, mips_processor, 1
instance = comp, \Write_data_out[6]~output\, Write_data_out[6]~output, mips_processor, 1
instance = comp, \Write_data_out[7]~output\, Write_data_out[7]~output, mips_processor, 1
instance = comp, \Write_data_out[8]~output\, Write_data_out[8]~output, mips_processor, 1
instance = comp, \Write_data_out[9]~output\, Write_data_out[9]~output, mips_processor, 1
instance = comp, \Write_data_out[10]~output\, Write_data_out[10]~output, mips_processor, 1
instance = comp, \Write_data_out[11]~output\, Write_data_out[11]~output, mips_processor, 1
instance = comp, \Write_data_out[12]~output\, Write_data_out[12]~output, mips_processor, 1
instance = comp, \Write_data_out[13]~output\, Write_data_out[13]~output, mips_processor, 1
instance = comp, \Write_data_out[14]~output\, Write_data_out[14]~output, mips_processor, 1
instance = comp, \Write_data_out[15]~output\, Write_data_out[15]~output, mips_processor, 1
instance = comp, \Write_data_out[16]~output\, Write_data_out[16]~output, mips_processor, 1
instance = comp, \Write_data_out[17]~output\, Write_data_out[17]~output, mips_processor, 1
instance = comp, \Write_data_out[18]~output\, Write_data_out[18]~output, mips_processor, 1
instance = comp, \Write_data_out[19]~output\, Write_data_out[19]~output, mips_processor, 1
instance = comp, \Write_data_out[20]~output\, Write_data_out[20]~output, mips_processor, 1
instance = comp, \Write_data_out[21]~output\, Write_data_out[21]~output, mips_processor, 1
instance = comp, \Write_data_out[22]~output\, Write_data_out[22]~output, mips_processor, 1
instance = comp, \Write_data_out[23]~output\, Write_data_out[23]~output, mips_processor, 1
instance = comp, \Write_data_out[24]~output\, Write_data_out[24]~output, mips_processor, 1
instance = comp, \Write_data_out[25]~output\, Write_data_out[25]~output, mips_processor, 1
instance = comp, \Write_data_out[26]~output\, Write_data_out[26]~output, mips_processor, 1
instance = comp, \Write_data_out[27]~output\, Write_data_out[27]~output, mips_processor, 1
instance = comp, \Write_data_out[28]~output\, Write_data_out[28]~output, mips_processor, 1
instance = comp, \Write_data_out[29]~output\, Write_data_out[29]~output, mips_processor, 1
instance = comp, \Write_data_out[30]~output\, Write_data_out[30]~output, mips_processor, 1
instance = comp, \Write_data_out[31]~output\, Write_data_out[31]~output, mips_processor, 1
instance = comp, \reg_write_out~output\, reg_write_out~output, mips_processor, 1
instance = comp, \rd1_out_debug[0]~output\, rd1_out_debug[0]~output, mips_processor, 1
instance = comp, \rd1_out_debug[1]~output\, rd1_out_debug[1]~output, mips_processor, 1
instance = comp, \rd2_out_debug[0]~output\, rd2_out_debug[0]~output, mips_processor, 1
instance = comp, \rd2_out_debug[1]~output\, rd2_out_debug[1]~output, mips_processor, 1
instance = comp, \ram_out[0]~output\, ram_out[0]~output, mips_processor, 1
instance = comp, \ram_out[1]~output\, ram_out[1]~output, mips_processor, 1
instance = comp, \ram_out[2]~output\, ram_out[2]~output, mips_processor, 1
instance = comp, \ram_out[3]~output\, ram_out[3]~output, mips_processor, 1
instance = comp, \ram_out[4]~output\, ram_out[4]~output, mips_processor, 1
instance = comp, \ram_out[5]~output\, ram_out[5]~output, mips_processor, 1
instance = comp, \ram_out[6]~output\, ram_out[6]~output, mips_processor, 1
instance = comp, \ram_out[7]~output\, ram_out[7]~output, mips_processor, 1
instance = comp, \ram_out[8]~output\, ram_out[8]~output, mips_processor, 1
instance = comp, \ram_out[9]~output\, ram_out[9]~output, mips_processor, 1
instance = comp, \ram_out[10]~output\, ram_out[10]~output, mips_processor, 1
instance = comp, \ram_out[11]~output\, ram_out[11]~output, mips_processor, 1
instance = comp, \ram_out[12]~output\, ram_out[12]~output, mips_processor, 1
instance = comp, \ram_out[13]~output\, ram_out[13]~output, mips_processor, 1
instance = comp, \ram_out[14]~output\, ram_out[14]~output, mips_processor, 1
instance = comp, \ram_out[15]~output\, ram_out[15]~output, mips_processor, 1
instance = comp, \ram_out[16]~output\, ram_out[16]~output, mips_processor, 1
instance = comp, \ram_out[17]~output\, ram_out[17]~output, mips_processor, 1
instance = comp, \ram_out[18]~output\, ram_out[18]~output, mips_processor, 1
instance = comp, \ram_out[19]~output\, ram_out[19]~output, mips_processor, 1
instance = comp, \ram_out[20]~output\, ram_out[20]~output, mips_processor, 1
instance = comp, \ram_out[21]~output\, ram_out[21]~output, mips_processor, 1
instance = comp, \ram_out[22]~output\, ram_out[22]~output, mips_processor, 1
instance = comp, \ram_out[23]~output\, ram_out[23]~output, mips_processor, 1
instance = comp, \ram_out[24]~output\, ram_out[24]~output, mips_processor, 1
instance = comp, \ram_out[25]~output\, ram_out[25]~output, mips_processor, 1
instance = comp, \ram_out[26]~output\, ram_out[26]~output, mips_processor, 1
instance = comp, \ram_out[27]~output\, ram_out[27]~output, mips_processor, 1
instance = comp, \ram_out[28]~output\, ram_out[28]~output, mips_processor, 1
instance = comp, \ram_out[29]~output\, ram_out[29]~output, mips_processor, 1
instance = comp, \ram_out[30]~output\, ram_out[30]~output, mips_processor, 1
instance = comp, \ram_out[31]~output\, ram_out[31]~output, mips_processor, 1
instance = comp, \ram_in[0]~output\, ram_in[0]~output, mips_processor, 1
instance = comp, \ram_in[1]~output\, ram_in[1]~output, mips_processor, 1
instance = comp, \ram_in[2]~output\, ram_in[2]~output, mips_processor, 1
instance = comp, \ram_in[3]~output\, ram_in[3]~output, mips_processor, 1
instance = comp, \ram_in[4]~output\, ram_in[4]~output, mips_processor, 1
instance = comp, \ram_in[5]~output\, ram_in[5]~output, mips_processor, 1
instance = comp, \ram_in[6]~output\, ram_in[6]~output, mips_processor, 1
instance = comp, \ram_in[7]~output\, ram_in[7]~output, mips_processor, 1
instance = comp, \ram_in[8]~output\, ram_in[8]~output, mips_processor, 1
instance = comp, \ram_in[9]~output\, ram_in[9]~output, mips_processor, 1
instance = comp, \ram_in[10]~output\, ram_in[10]~output, mips_processor, 1
instance = comp, \ram_in[11]~output\, ram_in[11]~output, mips_processor, 1
instance = comp, \ram_in[12]~output\, ram_in[12]~output, mips_processor, 1
instance = comp, \ram_in[13]~output\, ram_in[13]~output, mips_processor, 1
instance = comp, \ram_in[14]~output\, ram_in[14]~output, mips_processor, 1
instance = comp, \ram_in[15]~output\, ram_in[15]~output, mips_processor, 1
instance = comp, \ram_in[16]~output\, ram_in[16]~output, mips_processor, 1
instance = comp, \ram_in[17]~output\, ram_in[17]~output, mips_processor, 1
instance = comp, \ram_in[18]~output\, ram_in[18]~output, mips_processor, 1
instance = comp, \ram_in[19]~output\, ram_in[19]~output, mips_processor, 1
instance = comp, \ram_in[20]~output\, ram_in[20]~output, mips_processor, 1
instance = comp, \ram_in[21]~output\, ram_in[21]~output, mips_processor, 1
instance = comp, \ram_in[22]~output\, ram_in[22]~output, mips_processor, 1
instance = comp, \ram_in[23]~output\, ram_in[23]~output, mips_processor, 1
instance = comp, \ram_in[24]~output\, ram_in[24]~output, mips_processor, 1
instance = comp, \ram_in[25]~output\, ram_in[25]~output, mips_processor, 1
instance = comp, \ram_in[26]~output\, ram_in[26]~output, mips_processor, 1
instance = comp, \ram_in[27]~output\, ram_in[27]~output, mips_processor, 1
instance = comp, \ram_in[28]~output\, ram_in[28]~output, mips_processor, 1
instance = comp, \ram_in[29]~output\, ram_in[29]~output, mips_processor, 1
instance = comp, \ram_in[30]~output\, ram_in[30]~output, mips_processor, 1
instance = comp, \ram_in[31]~output\, ram_in[31]~output, mips_processor, 1
instance = comp, \alu_result[0]~output\, alu_result[0]~output, mips_processor, 1
instance = comp, \alu_result[1]~output\, alu_result[1]~output, mips_processor, 1
instance = comp, \alu_result[2]~output\, alu_result[2]~output, mips_processor, 1
instance = comp, \alu_result[3]~output\, alu_result[3]~output, mips_processor, 1
instance = comp, \alu_result[4]~output\, alu_result[4]~output, mips_processor, 1
instance = comp, \alu_result[5]~output\, alu_result[5]~output, mips_processor, 1
instance = comp, \alu_result[6]~output\, alu_result[6]~output, mips_processor, 1
instance = comp, \alu_result[7]~output\, alu_result[7]~output, mips_processor, 1
instance = comp, \alu_result[8]~output\, alu_result[8]~output, mips_processor, 1
instance = comp, \alu_result[9]~output\, alu_result[9]~output, mips_processor, 1
instance = comp, \alu_result[10]~output\, alu_result[10]~output, mips_processor, 1
instance = comp, \alu_result[11]~output\, alu_result[11]~output, mips_processor, 1
instance = comp, \alu_result[12]~output\, alu_result[12]~output, mips_processor, 1
instance = comp, \alu_result[13]~output\, alu_result[13]~output, mips_processor, 1
instance = comp, \alu_result[14]~output\, alu_result[14]~output, mips_processor, 1
instance = comp, \alu_result[15]~output\, alu_result[15]~output, mips_processor, 1
instance = comp, \alu_result[16]~output\, alu_result[16]~output, mips_processor, 1
instance = comp, \alu_result[17]~output\, alu_result[17]~output, mips_processor, 1
instance = comp, \alu_result[18]~output\, alu_result[18]~output, mips_processor, 1
instance = comp, \alu_result[19]~output\, alu_result[19]~output, mips_processor, 1
instance = comp, \alu_result[20]~output\, alu_result[20]~output, mips_processor, 1
instance = comp, \alu_result[21]~output\, alu_result[21]~output, mips_processor, 1
instance = comp, \alu_result[22]~output\, alu_result[22]~output, mips_processor, 1
instance = comp, \alu_result[23]~output\, alu_result[23]~output, mips_processor, 1
instance = comp, \alu_result[24]~output\, alu_result[24]~output, mips_processor, 1
instance = comp, \alu_result[25]~output\, alu_result[25]~output, mips_processor, 1
instance = comp, \alu_result[26]~output\, alu_result[26]~output, mips_processor, 1
instance = comp, \alu_result[27]~output\, alu_result[27]~output, mips_processor, 1
instance = comp, \alu_result[28]~output\, alu_result[28]~output, mips_processor, 1
instance = comp, \alu_result[29]~output\, alu_result[29]~output, mips_processor, 1
instance = comp, \alu_result[30]~output\, alu_result[30]~output, mips_processor, 1
instance = comp, \alu_result[31]~output\, alu_result[31]~output, mips_processor, 1
instance = comp, \mem_to_reg_control~output\, mem_to_reg_control~output, mips_processor, 1
instance = comp, \slow_clock~input\, slow_clock~input, mips_processor, 1
instance = comp, \slow_clock~inputCLKENA0\, slow_clock~inputCLKENA0, mips_processor, 1
instance = comp, \Add0~1\, Add0~1, mips_processor, 1
instance = comp, \Add0~5\, Add0~5, mips_processor, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a0\, rom|altsyncram_component|auto_generated|ram_block1a0, mips_processor, 1
instance = comp, \sinstruction_IFID[25]\, sinstruction_IFID[25], mips_processor, 1
instance = comp, \sinstruction_IFID[21]\, sinstruction_IFID[21], mips_processor, 1
instance = comp, \sinstruction_IFID[23]\, sinstruction_IFID[23], mips_processor, 1
instance = comp, \sinstruction_IFID[24]\, sinstruction_IFID[24], mips_processor, 1
instance = comp, \sinstruction_IFID[30]\, sinstruction_IFID[30], mips_processor, 1
instance = comp, \sinstruction_IFID[28]\, sinstruction_IFID[28], mips_processor, 1
instance = comp, \sinstruction_IFID[27]\, sinstruction_IFID[27], mips_processor, 1
instance = comp, \control|Mux12~0\, control|Mux12~0, mips_processor, 1
instance = comp, \sinstruction_IFID[0]\, sinstruction_IFID[0], mips_processor, 1
instance = comp, \sinstruction_IFID[1]\, sinstruction_IFID[1], mips_processor, 1
instance = comp, \sinstruction_IFID[5]\, sinstruction_IFID[5], mips_processor, 1
instance = comp, \control|ALUControl[3]~0\, control|ALUControl[3]~0, mips_processor, 1
instance = comp, \control|ALUControl[3]~1\, control|ALUControl[3]~1, mips_processor, 1
instance = comp, \control|ALUControl[3]~2\, control|ALUControl[3]~2, mips_processor, 1
instance = comp, \salucontrol_IDEX[3]\, salucontrol_IDEX[3], mips_processor, 1
instance = comp, \control|ALUControl[0]~3\, control|ALUControl[0]~3, mips_processor, 1
instance = comp, \control|ALUControl[0]~4\, control|ALUControl[0]~4, mips_processor, 1
instance = comp, \salucontrol_IDEX[0]\, salucontrol_IDEX[0], mips_processor, 1
instance = comp, \alu_main|Mux28~3\, alu_main|Mux28~3, mips_processor, 1
instance = comp, \salucontrol_IDEX~2\, salucontrol_IDEX~2, mips_processor, 1
instance = comp, \salucontrol_IDEX~1\, salucontrol_IDEX~1, mips_processor, 1
instance = comp, \control|Jr~0\, control|Jr~0, mips_processor, 1
instance = comp, \salucontrol_IDEX~3\, salucontrol_IDEX~3, mips_processor, 1
instance = comp, \salucontrol_IDEX[1]\, salucontrol_IDEX[1], mips_processor, 1
instance = comp, \alu_main|Mux32~0\, alu_main|Mux32~0, mips_processor, 1
instance = comp, \sinstruction_IFID[10]\, sinstruction_IFID[10], mips_processor, 1
instance = comp, \sinstruction_IFID[8]\, sinstruction_IFID[8], mips_processor, 1
instance = comp, \sinstruction_IFID[9]\, sinstruction_IFID[9], mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~0\, alu_main|ShiftLeft0~0, mips_processor, 1
instance = comp, \alu_main|Mux31~0\, alu_main|Mux31~0, mips_processor, 1
instance = comp, \control|Mux11~0\, control|Mux11~0, mips_processor, 1
instance = comp, \sinstruction_IFID[20]~feeder\, sinstruction_IFID[20]~feeder, mips_processor, 1
instance = comp, \sinstruction_IFID[20]\, sinstruction_IFID[20], mips_processor, 1
instance = comp, \sinstruction_IFID[17]\, sinstruction_IFID[17], mips_processor, 1
instance = comp, \control|Mux5~0\, control|Mux5~0, mips_processor, 1
instance = comp, \alu_main|Mux2~6\, alu_main|Mux2~6, mips_processor, 1
instance = comp, \sinstruction_IFID[18]\, sinstruction_IFID[18], mips_processor, 1
instance = comp, \spc_IFID[0]\, spc_IFID[0], mips_processor, 1
instance = comp, \spc_IDEX[0]\, spc_IDEX[0], mips_processor, 1
instance = comp, \spc_EXMEM[0]\, spc_EXMEM[0], mips_processor, 1
instance = comp, \spc_MEMWB[0]\, spc_MEMWB[0], mips_processor, 1
instance = comp, \alu_main|Mux2~9\, alu_main|Mux2~9, mips_processor, 1
instance = comp, \sinstruction_IFID[15]\, sinstruction_IFID[15], mips_processor, 1
instance = comp, \mux_reg_file|output[4]~4\, mux_reg_file|output[4]~4, mips_processor, 1
instance = comp, \sregdestmux_IDEX[4]\, sregdestmux_IDEX[4], mips_processor, 1
instance = comp, \sregdestmux_EXMEM[4]\, sregdestmux_EXMEM[4], mips_processor, 1
instance = comp, \sregdestmux_MEMWB[4]\, sregdestmux_MEMWB[4], mips_processor, 1
instance = comp, \mux_writeregister|output[4]~4\, mux_writeregister|output[4]~4, mips_processor, 1
instance = comp, \swriteregister_IDEX[4]\, swriteregister_IDEX[4], mips_processor, 1
instance = comp, \swriteregister_EXMEM[4]\, swriteregister_EXMEM[4], mips_processor, 1
instance = comp, \sinstruction_IFID[14]\, sinstruction_IFID[14], mips_processor, 1
instance = comp, \sinstruction_IFID[19]\, sinstruction_IFID[19], mips_processor, 1
instance = comp, \mux_reg_file|output[3]~3\, mux_reg_file|output[3]~3, mips_processor, 1
instance = comp, \sregdestmux_IDEX[3]\, sregdestmux_IDEX[3], mips_processor, 1
instance = comp, \sregdestmux_EXMEM[3]\, sregdestmux_EXMEM[3], mips_processor, 1
instance = comp, \sregdestmux_MEMWB[3]\, sregdestmux_MEMWB[3], mips_processor, 1
instance = comp, \mux_writeregister|output[3]~3\, mux_writeregister|output[3]~3, mips_processor, 1
instance = comp, \swriteregister_IDEX[3]\, swriteregister_IDEX[3], mips_processor, 1
instance = comp, \swriteregister_EXMEM[3]\, swriteregister_EXMEM[3], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[22]\, sjumpaddress_IDEX[22], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[21]\, sjumpaddress_IDEX[21], mips_processor, 1
instance = comp, \forward|Mux58~1\, forward|Mux58~1, mips_processor, 1
instance = comp, \sinstruction_IFID[13]\, sinstruction_IFID[13], mips_processor, 1
instance = comp, \mux_reg_file|output[2]~2\, mux_reg_file|output[2]~2, mips_processor, 1
instance = comp, \sregdestmux_IDEX[2]\, sregdestmux_IDEX[2], mips_processor, 1
instance = comp, \sregdestmux_EXMEM[2]\, sregdestmux_EXMEM[2], mips_processor, 1
instance = comp, \sregdestmux_MEMWB[2]\, sregdestmux_MEMWB[2], mips_processor, 1
instance = comp, \mux_writeregister|output[2]~2\, mux_writeregister|output[2]~2, mips_processor, 1
instance = comp, \swriteregister_IDEX[2]\, swriteregister_IDEX[2], mips_processor, 1
instance = comp, \swriteregister_EXMEM[2]\, swriteregister_EXMEM[2], mips_processor, 1
instance = comp, \sinstruction_IFID[16]\, sinstruction_IFID[16], mips_processor, 1
instance = comp, \sinstruction_IFID[11]\, sinstruction_IFID[11], mips_processor, 1
instance = comp, \mux_reg_file|output[0]~0\, mux_reg_file|output[0]~0, mips_processor, 1
instance = comp, \sregdestmux_IDEX[0]\, sregdestmux_IDEX[0], mips_processor, 1
instance = comp, \sregdestmux_EXMEM[0]\, sregdestmux_EXMEM[0], mips_processor, 1
instance = comp, \sregdestmux_MEMWB[0]\, sregdestmux_MEMWB[0], mips_processor, 1
instance = comp, \mux_writeregister|output[0]~0\, mux_writeregister|output[0]~0, mips_processor, 1
instance = comp, \swriteregister_IDEX[0]~feeder\, swriteregister_IDEX[0]~feeder, mips_processor, 1
instance = comp, \swriteregister_IDEX[0]\, swriteregister_IDEX[0], mips_processor, 1
instance = comp, \swriteregister_EXMEM[0]\, swriteregister_EXMEM[0], mips_processor, 1
instance = comp, \sinstruction_IFID[12]\, sinstruction_IFID[12], mips_processor, 1
instance = comp, \mux_reg_file|output[1]~1\, mux_reg_file|output[1]~1, mips_processor, 1
instance = comp, \sregdestmux_IDEX[1]\, sregdestmux_IDEX[1], mips_processor, 1
instance = comp, \sregdestmux_EXMEM[1]~feeder\, sregdestmux_EXMEM[1]~feeder, mips_processor, 1
instance = comp, \sregdestmux_EXMEM[1]\, sregdestmux_EXMEM[1], mips_processor, 1
instance = comp, \sregdestmux_MEMWB[1]\, sregdestmux_MEMWB[1], mips_processor, 1
instance = comp, \mux_writeregister|output[1]~1\, mux_writeregister|output[1]~1, mips_processor, 1
instance = comp, \swriteregister_IDEX[1]\, swriteregister_IDEX[1], mips_processor, 1
instance = comp, \swriteregister_EXMEM[1]\, swriteregister_EXMEM[1], mips_processor, 1
instance = comp, \control|Mux1~0\, control|Mux1~0, mips_processor, 1
instance = comp, \forward|process_0~0\, forward|process_0~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[20]\, sjumpaddress_IDEX[20], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[19]\, sjumpaddress_IDEX[19], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[18]\, sjumpaddress_IDEX[18], mips_processor, 1
instance = comp, \forward|Mux58~0\, forward|Mux58~0, mips_processor, 1
instance = comp, \forward|Mux58~2\, forward|Mux58~2, mips_processor, 1
instance = comp, \salumainresult_MEMWB[6]\, salumainresult_MEMWB[6], mips_processor, 1
instance = comp, \sinstruction_IFID[22]~feeder\, sinstruction_IFID[22]~feeder, mips_processor, 1
instance = comp, \sinstruction_IFID[22]\, sinstruction_IFID[22], mips_processor, 1
instance = comp, \reset~input\, reset~input, mips_processor, 1
instance = comp, \reset~inputCLKENA0\, reset~inputCLKENA0, mips_processor, 1
instance = comp, \reg_file|Decoder0~9\, reg_file|Decoder0~9, mips_processor, 1
instance = comp, \reg_file|registers[22][1]\, reg_file|registers[22][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~10\, reg_file|Decoder0~10, mips_processor, 1
instance = comp, \reg_file|registers[26][1]\, reg_file|registers[26][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~11\, reg_file|Decoder0~11, mips_processor, 1
instance = comp, \reg_file|registers[30][1]\, reg_file|registers[30][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~8\, reg_file|Decoder0~8, mips_processor, 1
instance = comp, \reg_file|registers[18][1]~DUPLICATE\, reg_file|registers[18][1]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~13\, sreaddata1_IDEX~13, mips_processor, 1
instance = comp, \reg_file|Decoder0~0\, reg_file|Decoder0~0, mips_processor, 1
instance = comp, \reg_file|registers[16][1]\, reg_file|registers[16][1], mips_processor, 1
instance = comp, \reg_file|registers[24][1]~feeder\, reg_file|registers[24][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~2\, reg_file|Decoder0~2, mips_processor, 1
instance = comp, \reg_file|registers[24][1]\, reg_file|registers[24][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~1\, reg_file|Decoder0~1, mips_processor, 1
instance = comp, \reg_file|registers[20][1]\, reg_file|registers[20][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~3\, reg_file|Decoder0~3, mips_processor, 1
instance = comp, \reg_file|registers[28][1]\, reg_file|registers[28][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~11\, sreaddata1_IDEX~11, mips_processor, 1
instance = comp, \reg_file|Decoder0~13\, reg_file|Decoder0~13, mips_processor, 1
instance = comp, \reg_file|registers[23][1]\, reg_file|registers[23][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~15\, reg_file|Decoder0~15, mips_processor, 1
instance = comp, \reg_file|registers[31][1]\, reg_file|registers[31][1], mips_processor, 1
instance = comp, \reg_file|registers[19][1]~feeder\, reg_file|registers[19][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~12\, reg_file|Decoder0~12, mips_processor, 1
instance = comp, \reg_file|registers[19][1]\, reg_file|registers[19][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~14\, reg_file|Decoder0~14, mips_processor, 1
instance = comp, \reg_file|registers[27][1]\, reg_file|registers[27][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~14\, sreaddata1_IDEX~14, mips_processor, 1
instance = comp, \reg_file|registers[21][1]~feeder\, reg_file|registers[21][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~5\, reg_file|Decoder0~5, mips_processor, 1
instance = comp, \reg_file|registers[21][1]~DUPLICATE\, reg_file|registers[21][1]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[29][1]~feeder\, reg_file|registers[29][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~7\, reg_file|Decoder0~7, mips_processor, 1
instance = comp, \reg_file|registers[29][1]~DUPLICATE\, reg_file|registers[29][1]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][1]~feeder\, reg_file|registers[25][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~6\, reg_file|Decoder0~6, mips_processor, 1
instance = comp, \reg_file|registers[25][1]\, reg_file|registers[25][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~4\, reg_file|Decoder0~4, mips_processor, 1
instance = comp, \reg_file|registers[17][1]\, reg_file|registers[17][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~12\, sreaddata1_IDEX~12, mips_processor, 1
instance = comp, \sreaddata1_IDEX~15\, sreaddata1_IDEX~15, mips_processor, 1
instance = comp, \reg_file|Decoder0~23\, reg_file|Decoder0~23, mips_processor, 1
instance = comp, \reg_file|registers[3][1]\, reg_file|registers[3][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~22\, reg_file|Decoder0~22, mips_processor, 1
instance = comp, \reg_file|registers[2][1]\, reg_file|registers[2][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~20\, reg_file|Decoder0~20, mips_processor, 1
instance = comp, \reg_file|registers[0][1]\, reg_file|registers[0][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~21\, reg_file|Decoder0~21, mips_processor, 1
instance = comp, \reg_file|registers[1][1]\, reg_file|registers[1][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~17\, sreaddata1_IDEX~17, mips_processor, 1
instance = comp, \reg_file|Decoder0~30\, reg_file|Decoder0~30, mips_processor, 1
instance = comp, \reg_file|registers[6][1]\, reg_file|registers[6][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~28\, reg_file|Decoder0~28, mips_processor, 1
instance = comp, \reg_file|registers[4][1]\, reg_file|registers[4][1], mips_processor, 1
instance = comp, \reg_file|registers[7][1]~feeder\, reg_file|registers[7][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~31\, reg_file|Decoder0~31, mips_processor, 1
instance = comp, \reg_file|registers[7][1]~DUPLICATE\, reg_file|registers[7][1]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[5][1]~feeder\, reg_file|registers[5][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~29\, reg_file|Decoder0~29, mips_processor, 1
instance = comp, \reg_file|registers[5][1]\, reg_file|registers[5][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~19\, sreaddata1_IDEX~19, mips_processor, 1
instance = comp, \reg_file|Decoder0~16\, reg_file|Decoder0~16, mips_processor, 1
instance = comp, \reg_file|registers[8][1]\, reg_file|registers[8][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~19\, reg_file|Decoder0~19, mips_processor, 1
instance = comp, \reg_file|registers[11][1]\, reg_file|registers[11][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~18\, reg_file|Decoder0~18, mips_processor, 1
instance = comp, \reg_file|registers[10][1]\, reg_file|registers[10][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~16\, sreaddata1_IDEX~16, mips_processor, 1
instance = comp, \reg_file|Decoder0~26\, reg_file|Decoder0~26, mips_processor, 1
instance = comp, \reg_file|registers[14][1]\, reg_file|registers[14][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~24\, reg_file|Decoder0~24, mips_processor, 1
instance = comp, \reg_file|registers[12][1]\, reg_file|registers[12][1], mips_processor, 1
instance = comp, \reg_file|Decoder0~27\, reg_file|Decoder0~27, mips_processor, 1
instance = comp, \reg_file|registers[15][1]\, reg_file|registers[15][1], mips_processor, 1
instance = comp, \reg_file|registers[13][1]~feeder\, reg_file|registers[13][1]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~25\, reg_file|Decoder0~25, mips_processor, 1
instance = comp, \reg_file|registers[13][1]\, reg_file|registers[13][1], mips_processor, 1
instance = comp, \sreaddata1_IDEX~18\, sreaddata1_IDEX~18, mips_processor, 1
instance = comp, \sreaddata1_IDEX~20\, sreaddata1_IDEX~20, mips_processor, 1
instance = comp, \sreaddata1_IDEX~21\, sreaddata1_IDEX~21, mips_processor, 1
instance = comp, \sreaddata1_IDEX[1]\, sreaddata1_IDEX[1], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[1]\, sreaddata1_EXMEM[1], mips_processor, 1
instance = comp, \mux_jr|output[1]~1\, mux_jr|output[1]~1, mips_processor, 1
instance = comp, \control|Mux6~0\, control|Mux6~0, mips_processor, 1
instance = comp, \pc_mips|pc_output[1]~0\, pc_mips|pc_output[1]~0, mips_processor, 1
instance = comp, \pc_mips|pc_output[1]\, pc_mips|pc_output[1], mips_processor, 1
instance = comp, \spc_IFID[1]\, spc_IFID[1], mips_processor, 1
instance = comp, \spc_IDEX[1]\, spc_IDEX[1], mips_processor, 1
instance = comp, \spc_EXMEM[1]\, spc_EXMEM[1], mips_processor, 1
instance = comp, \spc_MEMWB[1]\, spc_MEMWB[1], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[26]\, sjumpaddress_IDEX[26], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[27]\, sjumpaddress_IDEX[27], mips_processor, 1
instance = comp, \forward|Mux0~1\, forward|Mux0~1, mips_processor, 1
instance = comp, \swriteregister_MEMWB[4]\, swriteregister_MEMWB[4], mips_processor, 1
instance = comp, \swriteregister_MEMWB[2]\, swriteregister_MEMWB[2], mips_processor, 1
instance = comp, \swriteregister_MEMWB[1]\, swriteregister_MEMWB[1], mips_processor, 1
instance = comp, \swriteregister_MEMWB[0]\, swriteregister_MEMWB[0], mips_processor, 1
instance = comp, \swriteregister_MEMWB[3]\, swriteregister_MEMWB[3], mips_processor, 1
instance = comp, \forward|process_0~1\, forward|process_0~1, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[25]\, sjumpaddress_IDEX[25], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[23]\, sjumpaddress_IDEX[23], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[24]\, sjumpaddress_IDEX[24], mips_processor, 1
instance = comp, \forward|Mux0~0\, forward|Mux0~0, mips_processor, 1
instance = comp, \forward|Mux0~2\, forward|Mux0~2, mips_processor, 1
instance = comp, \forward|Mux0~3\, forward|Mux0~3, mips_processor, 1
instance = comp, \forward|Mux0~4\, forward|Mux0~4, mips_processor, 1
instance = comp, \forward|Mux0~5\, forward|Mux0~5, mips_processor, 1
instance = comp, \salumainresult_MEMWB[2]\, salumainresult_MEMWB[2], mips_processor, 1
instance = comp, \spc_IFID[2]\, spc_IFID[2], mips_processor, 1
instance = comp, \spc_IDEX[2]~feeder\, spc_IDEX[2]~feeder, mips_processor, 1
instance = comp, \spc_IDEX[2]\, spc_IDEX[2], mips_processor, 1
instance = comp, \spc_EXMEM[2]~feeder\, spc_EXMEM[2]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[2]\, spc_EXMEM[2], mips_processor, 1
instance = comp, \spc_MEMWB[2]\, spc_MEMWB[2], mips_processor, 1
instance = comp, \mux_jal|output[2]~2\, mux_jal|output[2]~2, mips_processor, 1
instance = comp, \reg_file|registers[6][2]\, reg_file|registers[6][2], mips_processor, 1
instance = comp, \reg_file|registers[7][2]\, reg_file|registers[7][2], mips_processor, 1
instance = comp, \reg_file|registers[5][2]\, reg_file|registers[5][2], mips_processor, 1
instance = comp, \reg_file|registers[4][2]\, reg_file|registers[4][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~30\, sreaddata2_IDEX~30, mips_processor, 1
instance = comp, \reg_file|registers[15][2]\, reg_file|registers[15][2], mips_processor, 1
instance = comp, \reg_file|registers[12][2]~feeder\, reg_file|registers[12][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][2]\, reg_file|registers[12][2], mips_processor, 1
instance = comp, \reg_file|registers[13][2]~feeder\, reg_file|registers[13][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][2]\, reg_file|registers[13][2], mips_processor, 1
instance = comp, \reg_file|registers[14][2]\, reg_file|registers[14][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~29\, sreaddata2_IDEX~29, mips_processor, 1
instance = comp, \reg_file|registers[1][2]\, reg_file|registers[1][2], mips_processor, 1
instance = comp, \reg_file|registers[2][2]~feeder\, reg_file|registers[2][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][2]\, reg_file|registers[2][2], mips_processor, 1
instance = comp, \reg_file|registers[3][2]\, reg_file|registers[3][2], mips_processor, 1
instance = comp, \reg_file|registers[0][2]\, reg_file|registers[0][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~28\, sreaddata2_IDEX~28, mips_processor, 1
instance = comp, \reg_file|registers[8][2]~feeder\, reg_file|registers[8][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][2]\, reg_file|registers[8][2], mips_processor, 1
instance = comp, \reg_file|registers[10][2]~feeder\, reg_file|registers[10][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][2]\, reg_file|registers[10][2], mips_processor, 1
instance = comp, \reg_file|registers[9][2]~feeder\, reg_file|registers[9][2]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~17\, reg_file|Decoder0~17, mips_processor, 1
instance = comp, \reg_file|registers[9][2]\, reg_file|registers[9][2], mips_processor, 1
instance = comp, \reg_file|registers[11][2]~feeder\, reg_file|registers[11][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][2]\, reg_file|registers[11][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~27\, sreaddata2_IDEX~27, mips_processor, 1
instance = comp, \sreaddata2_IDEX~31\, sreaddata2_IDEX~31, mips_processor, 1
instance = comp, \reg_file|registers[26][2]~feeder\, reg_file|registers[26][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][2]\, reg_file|registers[26][2], mips_processor, 1
instance = comp, \reg_file|registers[18][2]~feeder\, reg_file|registers[18][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][2]\, reg_file|registers[18][2], mips_processor, 1
instance = comp, \reg_file|registers[22][2]~feeder\, reg_file|registers[22][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][2]\, reg_file|registers[22][2], mips_processor, 1
instance = comp, \reg_file|registers[30][2]~feeder\, reg_file|registers[30][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][2]\, reg_file|registers[30][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~24\, sreaddata2_IDEX~24, mips_processor, 1
instance = comp, \reg_file|registers[20][2]~feeder\, reg_file|registers[20][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][2]\, reg_file|registers[20][2], mips_processor, 1
instance = comp, \reg_file|registers[16][2]~feeder\, reg_file|registers[16][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][2]\, reg_file|registers[16][2], mips_processor, 1
instance = comp, \reg_file|registers[24][2]~feeder\, reg_file|registers[24][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][2]\, reg_file|registers[24][2], mips_processor, 1
instance = comp, \reg_file|registers[28][2]~feeder\, reg_file|registers[28][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][2]\, reg_file|registers[28][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~22\, sreaddata2_IDEX~22, mips_processor, 1
instance = comp, \reg_file|registers[27][2]\, reg_file|registers[27][2], mips_processor, 1
instance = comp, \reg_file|registers[31][2]\, reg_file|registers[31][2], mips_processor, 1
instance = comp, \reg_file|registers[23][2]~DUPLICATE\, reg_file|registers[23][2]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[19][2]~feeder\, reg_file|registers[19][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][2]\, reg_file|registers[19][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~25\, sreaddata2_IDEX~25, mips_processor, 1
instance = comp, \reg_file|registers[17][2]\, reg_file|registers[17][2], mips_processor, 1
instance = comp, \reg_file|registers[25][2]\, reg_file|registers[25][2], mips_processor, 1
instance = comp, \reg_file|registers[29][2]\, reg_file|registers[29][2], mips_processor, 1
instance = comp, \reg_file|registers[21][2]\, reg_file|registers[21][2], mips_processor, 1
instance = comp, \sreaddata2_IDEX~23\, sreaddata2_IDEX~23, mips_processor, 1
instance = comp, \sreaddata2_IDEX~26\, sreaddata2_IDEX~26, mips_processor, 1
instance = comp, \sreaddata2_IDEX~32\, sreaddata2_IDEX~32, mips_processor, 1
instance = comp, \sreaddata2_IDEX[2]\, sreaddata2_IDEX[2], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[2]\, sreaddata2_EXMEM[2], mips_processor, 1
instance = comp, \salumainresult_MEMWB[3]\, salumainresult_MEMWB[3], mips_processor, 1
instance = comp, \spc_MEMWB[3]\, spc_MEMWB[3], mips_processor, 1
instance = comp, \mux_jal|output[3]~3\, mux_jal|output[3]~3, mips_processor, 1
instance = comp, \reg_file|registers[12][3]~feeder\, reg_file|registers[12][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][3]\, reg_file|registers[12][3], mips_processor, 1
instance = comp, \reg_file|registers[13][3]\, reg_file|registers[13][3], mips_processor, 1
instance = comp, \reg_file|registers[14][3]\, reg_file|registers[14][3], mips_processor, 1
instance = comp, \reg_file|registers[15][3]~DUPLICATE\, reg_file|registers[15][3]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~40\, sreaddata2_IDEX~40, mips_processor, 1
instance = comp, \reg_file|registers[11][3]\, reg_file|registers[11][3], mips_processor, 1
instance = comp, \reg_file|registers[10][3]\, reg_file|registers[10][3], mips_processor, 1
instance = comp, \reg_file|registers[9][3]\, reg_file|registers[9][3], mips_processor, 1
instance = comp, \reg_file|registers[8][3]~feeder\, reg_file|registers[8][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][3]\, reg_file|registers[8][3], mips_processor, 1
instance = comp, \sreaddata2_IDEX~38\, sreaddata2_IDEX~38, mips_processor, 1
instance = comp, \reg_file|registers[3][3]~feeder\, reg_file|registers[3][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][3]\, reg_file|registers[3][3], mips_processor, 1
instance = comp, \reg_file|registers[0][3]~feeder\, reg_file|registers[0][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][3]\, reg_file|registers[0][3], mips_processor, 1
instance = comp, \reg_file|registers[1][3]~feeder\, reg_file|registers[1][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][3]\, reg_file|registers[1][3], mips_processor, 1
instance = comp, \reg_file|registers[2][3]\, reg_file|registers[2][3], mips_processor, 1
instance = comp, \sreaddata2_IDEX~39\, sreaddata2_IDEX~39, mips_processor, 1
instance = comp, \reg_file|registers[6][3]~DUPLICATE\, reg_file|registers[6][3]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[7][3]\, reg_file|registers[7][3], mips_processor, 1
instance = comp, \reg_file|registers[5][3]~DUPLICATE\, reg_file|registers[5][3]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[4][3]~feeder\, reg_file|registers[4][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][3]~DUPLICATE\, reg_file|registers[4][3]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~41\, sreaddata2_IDEX~41, mips_processor, 1
instance = comp, \sreaddata2_IDEX~42\, sreaddata2_IDEX~42, mips_processor, 1
instance = comp, \reg_file|registers[24][3]\, reg_file|registers[24][3], mips_processor, 1
instance = comp, \reg_file|registers[16][3]\, reg_file|registers[16][3], mips_processor, 1
instance = comp, \reg_file|registers[20][3]~DUPLICATE\, reg_file|registers[20][3]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[28][3]\, reg_file|registers[28][3], mips_processor, 1
instance = comp, \sreaddata2_IDEX~33\, sreaddata2_IDEX~33, mips_processor, 1
instance = comp, \reg_file|registers[21][3]\, reg_file|registers[21][3], mips_processor, 1
instance = comp, \reg_file|registers[25][3]\, reg_file|registers[25][3], mips_processor, 1
instance = comp, \reg_file|registers[17][3]\, reg_file|registers[17][3], mips_processor, 1
instance = comp, \reg_file|registers[29][3]~feeder\, reg_file|registers[29][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][3]\, reg_file|registers[29][3], mips_processor, 1
instance = comp, \sreaddata2_IDEX~34\, sreaddata2_IDEX~34, mips_processor, 1
instance = comp, \reg_file|registers[30][3]\, reg_file|registers[30][3], mips_processor, 1
instance = comp, \reg_file|registers[18][3]~feeder\, reg_file|registers[18][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][3]\, reg_file|registers[18][3], mips_processor, 1
instance = comp, \reg_file|registers[26][3]\, reg_file|registers[26][3], mips_processor, 1
instance = comp, \reg_file|registers[22][3]~feeder\, reg_file|registers[22][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][3]\, reg_file|registers[22][3], mips_processor, 1
instance = comp, \sreaddata2_IDEX~35\, sreaddata2_IDEX~35, mips_processor, 1
instance = comp, \reg_file|registers[31][3]\, reg_file|registers[31][3], mips_processor, 1
instance = comp, \reg_file|registers[19][3]\, reg_file|registers[19][3], mips_processor, 1
instance = comp, \reg_file|registers[27][3]\, reg_file|registers[27][3], mips_processor, 1
instance = comp, \reg_file|registers[23][3]~feeder\, reg_file|registers[23][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][3]\, reg_file|registers[23][3], mips_processor, 1
instance = comp, \sreaddata2_IDEX~36\, sreaddata2_IDEX~36, mips_processor, 1
instance = comp, \sreaddata2_IDEX~37\, sreaddata2_IDEX~37, mips_processor, 1
instance = comp, \sreaddata2_IDEX~43\, sreaddata2_IDEX~43, mips_processor, 1
instance = comp, \sreaddata2_IDEX[3]\, sreaddata2_IDEX[3], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[3]\, sreaddata2_EXMEM[3], mips_processor, 1
instance = comp, \reg_file|registers[29][4]~DUPLICATE\, reg_file|registers[29][4]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[17][4]\, reg_file|registers[17][4], mips_processor, 1
instance = comp, \reg_file|registers[21][4]~DUPLICATE\, reg_file|registers[21][4]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][4]~DUPLICATE\, reg_file|registers[25][4]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~45\, sreaddata2_IDEX~45, mips_processor, 1
instance = comp, \reg_file|registers[18][4]\, reg_file|registers[18][4], mips_processor, 1
instance = comp, \reg_file|registers[26][4]\, reg_file|registers[26][4], mips_processor, 1
instance = comp, \reg_file|registers[22][4]\, reg_file|registers[22][4], mips_processor, 1
instance = comp, \reg_file|registers[30][4]\, reg_file|registers[30][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~46\, sreaddata2_IDEX~46, mips_processor, 1
instance = comp, \reg_file|registers[20][4]\, reg_file|registers[20][4], mips_processor, 1
instance = comp, \reg_file|registers[28][4]\, reg_file|registers[28][4], mips_processor, 1
instance = comp, \reg_file|registers[16][4]\, reg_file|registers[16][4], mips_processor, 1
instance = comp, \reg_file|registers[24][4]\, reg_file|registers[24][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~44\, sreaddata2_IDEX~44, mips_processor, 1
instance = comp, \reg_file|registers[23][4]\, reg_file|registers[23][4], mips_processor, 1
instance = comp, \reg_file|registers[27][4]~feeder\, reg_file|registers[27][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][4]\, reg_file|registers[27][4], mips_processor, 1
instance = comp, \reg_file|registers[19][4]~feeder\, reg_file|registers[19][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][4]\, reg_file|registers[19][4], mips_processor, 1
instance = comp, \reg_file|registers[31][4]\, reg_file|registers[31][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~47\, sreaddata2_IDEX~47, mips_processor, 1
instance = comp, \sreaddata2_IDEX~48\, sreaddata2_IDEX~48, mips_processor, 1
instance = comp, \reg_file|registers[5][4]\, reg_file|registers[5][4], mips_processor, 1
instance = comp, \reg_file|registers[7][4]~feeder\, reg_file|registers[7][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][4]\, reg_file|registers[7][4], mips_processor, 1
instance = comp, \reg_file|registers[4][4]~feeder\, reg_file|registers[4][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][4]\, reg_file|registers[4][4], mips_processor, 1
instance = comp, \reg_file|registers[6][4]\, reg_file|registers[6][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~52\, sreaddata2_IDEX~52, mips_processor, 1
instance = comp, \reg_file|registers[3][4]~feeder\, reg_file|registers[3][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][4]\, reg_file|registers[3][4], mips_processor, 1
instance = comp, \reg_file|registers[2][4]~feeder\, reg_file|registers[2][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][4]\, reg_file|registers[2][4], mips_processor, 1
instance = comp, \reg_file|registers[0][4]~feeder\, reg_file|registers[0][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][4]\, reg_file|registers[0][4], mips_processor, 1
instance = comp, \reg_file|registers[1][4]~feeder\, reg_file|registers[1][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][4]\, reg_file|registers[1][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~50\, sreaddata2_IDEX~50, mips_processor, 1
instance = comp, \reg_file|registers[8][4]\, reg_file|registers[8][4], mips_processor, 1
instance = comp, \reg_file|registers[11][4]\, reg_file|registers[11][4], mips_processor, 1
instance = comp, \reg_file|registers[10][4]\, reg_file|registers[10][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~49\, sreaddata2_IDEX~49, mips_processor, 1
instance = comp, \reg_file|registers[12][4]~DUPLICATE\, reg_file|registers[12][4]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[14][4]\, reg_file|registers[14][4], mips_processor, 1
instance = comp, \reg_file|registers[15][4]\, reg_file|registers[15][4], mips_processor, 1
instance = comp, \reg_file|registers[13][4]~feeder\, reg_file|registers[13][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][4]\, reg_file|registers[13][4], mips_processor, 1
instance = comp, \sreaddata2_IDEX~51\, sreaddata2_IDEX~51, mips_processor, 1
instance = comp, \sreaddata2_IDEX~53\, sreaddata2_IDEX~53, mips_processor, 1
instance = comp, \sreaddata2_IDEX~54\, sreaddata2_IDEX~54, mips_processor, 1
instance = comp, \sreaddata2_IDEX[4]\, sreaddata2_IDEX[4], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[4]~feeder\, sreaddata2_EXMEM[4]~feeder, mips_processor, 1
instance = comp, \sreaddata2_EXMEM[4]\, sreaddata2_EXMEM[4], mips_processor, 1
instance = comp, \salumainresult_MEMWB[5]\, salumainresult_MEMWB[5], mips_processor, 1
instance = comp, \Add0~9\, Add0~9, mips_processor, 1
instance = comp, \Add0~13\, Add0~13, mips_processor, 1
instance = comp, \spc_IFID[5]\, spc_IFID[5], mips_processor, 1
instance = comp, \spc_IDEX[5]\, spc_IDEX[5], mips_processor, 1
instance = comp, \spc_EXMEM[5]\, spc_EXMEM[5], mips_processor, 1
instance = comp, \spc_MEMWB[5]\, spc_MEMWB[5], mips_processor, 1
instance = comp, \mux_jal|output[5]~5\, mux_jal|output[5]~5, mips_processor, 1
instance = comp, \reg_file|registers[6][5]~feeder\, reg_file|registers[6][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][5]\, reg_file|registers[6][5], mips_processor, 1
instance = comp, \reg_file|registers[5][5]~feeder\, reg_file|registers[5][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][5]\, reg_file|registers[5][5], mips_processor, 1
instance = comp, \reg_file|registers[7][5]~feeder\, reg_file|registers[7][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][5]\, reg_file|registers[7][5], mips_processor, 1
instance = comp, \reg_file|registers[4][5]~feeder\, reg_file|registers[4][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][5]\, reg_file|registers[4][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~63\, sreaddata2_IDEX~63, mips_processor, 1
instance = comp, \reg_file|registers[3][5]~feeder\, reg_file|registers[3][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][5]\, reg_file|registers[3][5], mips_processor, 1
instance = comp, \reg_file|registers[0][5]~feeder\, reg_file|registers[0][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][5]~DUPLICATE\, reg_file|registers[0][5]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[2][5]\, reg_file|registers[2][5], mips_processor, 1
instance = comp, \reg_file|registers[1][5]~feeder\, reg_file|registers[1][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][5]\, reg_file|registers[1][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~61\, sreaddata2_IDEX~61, mips_processor, 1
instance = comp, \reg_file|registers[8][5]\, reg_file|registers[8][5], mips_processor, 1
instance = comp, \reg_file|registers[10][5]\, reg_file|registers[10][5], mips_processor, 1
instance = comp, \reg_file|registers[11][5]\, reg_file|registers[11][5], mips_processor, 1
instance = comp, \reg_file|registers[9][5]\, reg_file|registers[9][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~60\, sreaddata2_IDEX~60, mips_processor, 1
instance = comp, \reg_file|registers[14][5]\, reg_file|registers[14][5], mips_processor, 1
instance = comp, \reg_file|registers[15][5]\, reg_file|registers[15][5], mips_processor, 1
instance = comp, \reg_file|registers[13][5]\, reg_file|registers[13][5], mips_processor, 1
instance = comp, \reg_file|registers[12][5]~feeder\, reg_file|registers[12][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][5]\, reg_file|registers[12][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~62\, sreaddata2_IDEX~62, mips_processor, 1
instance = comp, \sreaddata2_IDEX~64\, sreaddata2_IDEX~64, mips_processor, 1
instance = comp, \reg_file|registers[31][5]\, reg_file|registers[31][5], mips_processor, 1
instance = comp, \reg_file|registers[19][5]\, reg_file|registers[19][5], mips_processor, 1
instance = comp, \reg_file|registers[27][5]\, reg_file|registers[27][5], mips_processor, 1
instance = comp, \reg_file|registers[23][5]\, reg_file|registers[23][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~58\, sreaddata2_IDEX~58, mips_processor, 1
instance = comp, \reg_file|registers[21][5]~feeder\, reg_file|registers[21][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][5]\, reg_file|registers[21][5], mips_processor, 1
instance = comp, \reg_file|registers[25][5]~feeder\, reg_file|registers[25][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][5]\, reg_file|registers[25][5], mips_processor, 1
instance = comp, \reg_file|registers[29][5]~feeder\, reg_file|registers[29][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][5]\, reg_file|registers[29][5], mips_processor, 1
instance = comp, \reg_file|registers[17][5]\, reg_file|registers[17][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~56\, sreaddata2_IDEX~56, mips_processor, 1
instance = comp, \reg_file|registers[22][5]~feeder\, reg_file|registers[22][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][5]\, reg_file|registers[22][5], mips_processor, 1
instance = comp, \reg_file|registers[30][5]~DUPLICATE\, reg_file|registers[30][5]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][5]\, reg_file|registers[26][5], mips_processor, 1
instance = comp, \reg_file|registers[18][5]~feeder\, reg_file|registers[18][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][5]\, reg_file|registers[18][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~57\, sreaddata2_IDEX~57, mips_processor, 1
instance = comp, \reg_file|registers[16][5]\, reg_file|registers[16][5], mips_processor, 1
instance = comp, \reg_file|registers[24][5]~feeder\, reg_file|registers[24][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][5]\, reg_file|registers[24][5], mips_processor, 1
instance = comp, \reg_file|registers[20][5]\, reg_file|registers[20][5], mips_processor, 1
instance = comp, \reg_file|registers[28][5]~feeder\, reg_file|registers[28][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][5]\, reg_file|registers[28][5], mips_processor, 1
instance = comp, \sreaddata2_IDEX~55\, sreaddata2_IDEX~55, mips_processor, 1
instance = comp, \sreaddata2_IDEX~59\, sreaddata2_IDEX~59, mips_processor, 1
instance = comp, \sreaddata2_IDEX~65\, sreaddata2_IDEX~65, mips_processor, 1
instance = comp, \sreaddata2_IDEX[5]\, sreaddata2_IDEX[5], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[5]\, sreaddata2_EXMEM[5], mips_processor, 1
instance = comp, \Add0~17\, Add0~17, mips_processor, 1
instance = comp, \spc_IFID[6]\, spc_IFID[6], mips_processor, 1
instance = comp, \spc_IDEX[6]\, spc_IDEX[6], mips_processor, 1
instance = comp, \spc_EXMEM[6]\, spc_EXMEM[6], mips_processor, 1
instance = comp, \spc_MEMWB[6]~feeder\, spc_MEMWB[6]~feeder, mips_processor, 1
instance = comp, \spc_MEMWB[6]\, spc_MEMWB[6], mips_processor, 1
instance = comp, \mux_jal|output[6]~6\, mux_jal|output[6]~6, mips_processor, 1
instance = comp, \reg_file|registers[21][6]\, reg_file|registers[21][6], mips_processor, 1
instance = comp, \reg_file|registers[25][6]\, reg_file|registers[25][6], mips_processor, 1
instance = comp, \reg_file|registers[17][6]\, reg_file|registers[17][6], mips_processor, 1
instance = comp, \reg_file|registers[29][6]\, reg_file|registers[29][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~67\, sreaddata2_IDEX~67, mips_processor, 1
instance = comp, \reg_file|registers[28][6]\, reg_file|registers[28][6], mips_processor, 1
instance = comp, \reg_file|registers[16][6]\, reg_file|registers[16][6], mips_processor, 1
instance = comp, \reg_file|registers[24][6]~feeder\, reg_file|registers[24][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][6]\, reg_file|registers[24][6], mips_processor, 1
instance = comp, \reg_file|registers[20][6]\, reg_file|registers[20][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~66\, sreaddata2_IDEX~66, mips_processor, 1
instance = comp, \reg_file|registers[19][6]\, reg_file|registers[19][6], mips_processor, 1
instance = comp, \reg_file|registers[27][6]\, reg_file|registers[27][6], mips_processor, 1
instance = comp, \reg_file|registers[31][6]\, reg_file|registers[31][6], mips_processor, 1
instance = comp, \reg_file|registers[23][6]~feeder\, reg_file|registers[23][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][6]\, reg_file|registers[23][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~69\, sreaddata2_IDEX~69, mips_processor, 1
instance = comp, \reg_file|registers[22][6]~feeder\, reg_file|registers[22][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][6]\, reg_file|registers[22][6], mips_processor, 1
instance = comp, \reg_file|registers[26][6]\, reg_file|registers[26][6], mips_processor, 1
instance = comp, \reg_file|registers[30][6]~DUPLICATE\, reg_file|registers[30][6]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[18][6]\, reg_file|registers[18][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~68\, sreaddata2_IDEX~68, mips_processor, 1
instance = comp, \sreaddata2_IDEX~70\, sreaddata2_IDEX~70, mips_processor, 1
instance = comp, \reg_file|registers[13][6]\, reg_file|registers[13][6], mips_processor, 1
instance = comp, \reg_file|registers[14][6]\, reg_file|registers[14][6], mips_processor, 1
instance = comp, \reg_file|registers[15][6]\, reg_file|registers[15][6], mips_processor, 1
instance = comp, \reg_file|registers[12][6]~feeder\, reg_file|registers[12][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][6]\, reg_file|registers[12][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~73\, sreaddata2_IDEX~73, mips_processor, 1
instance = comp, \reg_file|registers[1][6]~feeder\, reg_file|registers[1][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][6]\, reg_file|registers[1][6], mips_processor, 1
instance = comp, \reg_file|registers[2][6]\, reg_file|registers[2][6], mips_processor, 1
instance = comp, \reg_file|registers[3][6]\, reg_file|registers[3][6], mips_processor, 1
instance = comp, \reg_file|registers[0][6]\, reg_file|registers[0][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~72\, sreaddata2_IDEX~72, mips_processor, 1
instance = comp, \reg_file|registers[5][6]\, reg_file|registers[5][6], mips_processor, 1
instance = comp, \reg_file|registers[4][6]\, reg_file|registers[4][6], mips_processor, 1
instance = comp, \reg_file|registers[6][6]\, reg_file|registers[6][6], mips_processor, 1
instance = comp, \reg_file|registers[7][6]\, reg_file|registers[7][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~74\, sreaddata2_IDEX~74, mips_processor, 1
instance = comp, \reg_file|registers[10][6]\, reg_file|registers[10][6], mips_processor, 1
instance = comp, \reg_file|registers[9][6]\, reg_file|registers[9][6], mips_processor, 1
instance = comp, \reg_file|registers[8][6]\, reg_file|registers[8][6], mips_processor, 1
instance = comp, \reg_file|registers[11][6]~feeder\, reg_file|registers[11][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][6]\, reg_file|registers[11][6], mips_processor, 1
instance = comp, \sreaddata2_IDEX~71\, sreaddata2_IDEX~71, mips_processor, 1
instance = comp, \sreaddata2_IDEX~75\, sreaddata2_IDEX~75, mips_processor, 1
instance = comp, \sreaddata2_IDEX~76\, sreaddata2_IDEX~76, mips_processor, 1
instance = comp, \sreaddata2_IDEX[6]\, sreaddata2_IDEX[6], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[6]\, sreaddata2_EXMEM[6], mips_processor, 1
instance = comp, \reg_file|registers[1][7]\, reg_file|registers[1][7], mips_processor, 1
instance = comp, \reg_file|registers[3][7]\, reg_file|registers[3][7], mips_processor, 1
instance = comp, \reg_file|registers[0][7]\, reg_file|registers[0][7], mips_processor, 1
instance = comp, \reg_file|registers[2][7]\, reg_file|registers[2][7], mips_processor, 1
instance = comp, \sreaddata2_IDEX~83\, sreaddata2_IDEX~83, mips_processor, 1
instance = comp, \reg_file|registers[9][7]\, reg_file|registers[9][7], mips_processor, 1
instance = comp, \reg_file|registers[11][7]~feeder\, reg_file|registers[11][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][7]\, reg_file|registers[11][7], mips_processor, 1
instance = comp, \reg_file|registers[10][7]~DUPLICATE\, reg_file|registers[10][7]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[8][7]~feeder\, reg_file|registers[8][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][7]\, reg_file|registers[8][7], mips_processor, 1
instance = comp, \sreaddata2_IDEX~82\, sreaddata2_IDEX~82, mips_processor, 1
instance = comp, \reg_file|registers[13][7]\, reg_file|registers[13][7], mips_processor, 1
instance = comp, \reg_file|registers[15][7]\, reg_file|registers[15][7], mips_processor, 1
instance = comp, \reg_file|registers[14][7]\, reg_file|registers[14][7], mips_processor, 1
instance = comp, \reg_file|registers[12][7]~feeder\, reg_file|registers[12][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][7]\, reg_file|registers[12][7], mips_processor, 1
instance = comp, \sreaddata2_IDEX~84\, sreaddata2_IDEX~84, mips_processor, 1
instance = comp, \reg_file|registers[5][7]\, reg_file|registers[5][7], mips_processor, 1
instance = comp, \reg_file|registers[6][7]~feeder\, reg_file|registers[6][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][7]\, reg_file|registers[6][7], mips_processor, 1
instance = comp, \reg_file|registers[4][7]\, reg_file|registers[4][7], mips_processor, 1
instance = comp, \reg_file|registers[7][7]~feeder\, reg_file|registers[7][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][7]\, reg_file|registers[7][7], mips_processor, 1
instance = comp, \sreaddata2_IDEX~85\, sreaddata2_IDEX~85, mips_processor, 1
instance = comp, \sreaddata2_IDEX~86\, sreaddata2_IDEX~86, mips_processor, 1
instance = comp, \reg_file|registers[28][7]\, reg_file|registers[28][7], mips_processor, 1
instance = comp, \reg_file|registers[16][7]\, reg_file|registers[16][7], mips_processor, 1
instance = comp, \reg_file|registers[20][7]\, reg_file|registers[20][7], mips_processor, 1
instance = comp, \reg_file|registers[24][7]~feeder\, reg_file|registers[24][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][7]\, reg_file|registers[24][7], mips_processor, 1
instance = comp, \sreaddata2_IDEX~77\, sreaddata2_IDEX~77, mips_processor, 1
instance = comp, \reg_file|registers[19][7]~feeder\, reg_file|registers[19][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][7]\, reg_file|registers[19][7], mips_processor, 1
instance = comp, \reg_file|registers[27][7]\, reg_file|registers[27][7], mips_processor, 1
instance = comp, \reg_file|registers[23][7]~DUPLICATE\, reg_file|registers[23][7]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[31][7]~DUPLICATE\, reg_file|registers[31][7]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~80\, sreaddata2_IDEX~80, mips_processor, 1
instance = comp, \reg_file|registers[29][7]\, reg_file|registers[29][7], mips_processor, 1
instance = comp, \reg_file|registers[25][7]\, reg_file|registers[25][7], mips_processor, 1
instance = comp, \reg_file|registers[17][7]\, reg_file|registers[17][7], mips_processor, 1
instance = comp, \reg_file|registers[21][7]~DUPLICATE\, reg_file|registers[21][7]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~78\, sreaddata2_IDEX~78, mips_processor, 1
instance = comp, \reg_file|registers[18][7]\, reg_file|registers[18][7], mips_processor, 1
instance = comp, \reg_file|registers[30][7]\, reg_file|registers[30][7], mips_processor, 1
instance = comp, \reg_file|registers[22][7]\, reg_file|registers[22][7], mips_processor, 1
instance = comp, \reg_file|registers[26][7]\, reg_file|registers[26][7], mips_processor, 1
instance = comp, \sreaddata2_IDEX~79\, sreaddata2_IDEX~79, mips_processor, 1
instance = comp, \sreaddata2_IDEX~81\, sreaddata2_IDEX~81, mips_processor, 1
instance = comp, \sreaddata2_IDEX~87\, sreaddata2_IDEX~87, mips_processor, 1
instance = comp, \sreaddata2_IDEX[7]\, sreaddata2_IDEX[7], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[7]\, sreaddata2_EXMEM[7], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[10]\, sjumpaddress_IDEX[10], mips_processor, 1
instance = comp, \control|Mux4~0\, control|Mux4~0, mips_processor, 1
instance = comp, \forward|Mux55~2\, forward|Mux55~2, mips_processor, 1
instance = comp, \reg_file|registers[8][9]\, reg_file|registers[8][9], mips_processor, 1
instance = comp, \reg_file|registers[11][9]\, reg_file|registers[11][9], mips_processor, 1
instance = comp, \reg_file|registers[9][9]\, reg_file|registers[9][9], mips_processor, 1
instance = comp, \reg_file|registers[10][9]\, reg_file|registers[10][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~71\, sreaddata1_IDEX~71, mips_processor, 1
instance = comp, \reg_file|registers[13][9]\, reg_file|registers[13][9], mips_processor, 1
instance = comp, \reg_file|registers[15][9]\, reg_file|registers[15][9], mips_processor, 1
instance = comp, \reg_file|registers[14][9]\, reg_file|registers[14][9], mips_processor, 1
instance = comp, \reg_file|registers[12][9]\, reg_file|registers[12][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~73\, sreaddata1_IDEX~73, mips_processor, 1
instance = comp, \reg_file|registers[7][9]\, reg_file|registers[7][9], mips_processor, 1
instance = comp, \reg_file|registers[6][9]~DUPLICATE\, reg_file|registers[6][9]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[4][9]~feeder\, reg_file|registers[4][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][9]\, reg_file|registers[4][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~74\, sreaddata1_IDEX~74, mips_processor, 1
instance = comp, \reg_file|registers[1][9]\, reg_file|registers[1][9], mips_processor, 1
instance = comp, \reg_file|registers[0][9]\, reg_file|registers[0][9], mips_processor, 1
instance = comp, \reg_file|registers[3][9]\, reg_file|registers[3][9], mips_processor, 1
instance = comp, \reg_file|registers[2][9]\, reg_file|registers[2][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~72\, sreaddata1_IDEX~72, mips_processor, 1
instance = comp, \sreaddata1_IDEX~75\, sreaddata1_IDEX~75, mips_processor, 1
instance = comp, \reg_file|registers[28][9]\, reg_file|registers[28][9], mips_processor, 1
instance = comp, \reg_file|registers[20][9]\, reg_file|registers[20][9], mips_processor, 1
instance = comp, \reg_file|registers[16][9]\, reg_file|registers[16][9], mips_processor, 1
instance = comp, \reg_file|registers[24][9]~feeder\, reg_file|registers[24][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][9]\, reg_file|registers[24][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~66\, sreaddata1_IDEX~66, mips_processor, 1
instance = comp, \reg_file|registers[21][9]\, reg_file|registers[21][9], mips_processor, 1
instance = comp, \reg_file|registers[25][9]~feeder\, reg_file|registers[25][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][9]\, reg_file|registers[25][9], mips_processor, 1
instance = comp, \reg_file|registers[29][9]\, reg_file|registers[29][9], mips_processor, 1
instance = comp, \reg_file|registers[17][9]\, reg_file|registers[17][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~67\, sreaddata1_IDEX~67, mips_processor, 1
instance = comp, \reg_file|registers[27][9]\, reg_file|registers[27][9], mips_processor, 1
instance = comp, \reg_file|registers[23][9]~feeder\, reg_file|registers[23][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][9]\, reg_file|registers[23][9], mips_processor, 1
instance = comp, \reg_file|registers[19][9]\, reg_file|registers[19][9], mips_processor, 1
instance = comp, \reg_file|registers[31][9]\, reg_file|registers[31][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~69\, sreaddata1_IDEX~69, mips_processor, 1
instance = comp, \reg_file|registers[18][9]\, reg_file|registers[18][9], mips_processor, 1
instance = comp, \reg_file|registers[26][9]\, reg_file|registers[26][9], mips_processor, 1
instance = comp, \reg_file|registers[22][9]~feeder\, reg_file|registers[22][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][9]\, reg_file|registers[22][9], mips_processor, 1
instance = comp, \reg_file|registers[30][9]\, reg_file|registers[30][9], mips_processor, 1
instance = comp, \sreaddata1_IDEX~68\, sreaddata1_IDEX~68, mips_processor, 1
instance = comp, \sreaddata1_IDEX~70\, sreaddata1_IDEX~70, mips_processor, 1
instance = comp, \sreaddata1_IDEX~76\, sreaddata1_IDEX~76, mips_processor, 1
instance = comp, \sreaddata1_IDEX[9]\, sreaddata1_IDEX[9], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[10]\, sjumpaddress_EXMEM[10], mips_processor, 1
instance = comp, \pc_mips|pc_output[1]~2\, pc_mips|pc_output[1]~2, mips_processor, 1
instance = comp, \sinstruction_IFID[7]\, sinstruction_IFID[7], mips_processor, 1
instance = comp, \spc_IFID[9]\, spc_IFID[9], mips_processor, 1
instance = comp, \spc_IDEX[9]\, spc_IDEX[9], mips_processor, 1
instance = comp, \spc_EXMEM[9]\, spc_EXMEM[9], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[9]\, sjumpaddress_IDEX[9], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[9]~feeder\, sjumpaddress_EXMEM[9]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[9]\, sjumpaddress_EXMEM[9], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[9]\, sreaddata1_EXMEM[9], mips_processor, 1
instance = comp, \sinstruction_IFID[6]\, sinstruction_IFID[6], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[8]\, sjumpaddress_IDEX[8], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[8]\, sjumpaddress_EXMEM[8], mips_processor, 1
instance = comp, \Add0~21\, Add0~21, mips_processor, 1
instance = comp, \alu_branch|Add0~1\, alu_branch|Add0~1, mips_processor, 1
instance = comp, \alu_branch|Add0~5\, alu_branch|Add0~5, mips_processor, 1
instance = comp, \alu_branch|Add0~9\, alu_branch|Add0~9, mips_processor, 1
instance = comp, \alu_branch|Add0~13\, alu_branch|Add0~13, mips_processor, 1
instance = comp, \alu_branch|Add0~17\, alu_branch|Add0~17, mips_processor, 1
instance = comp, \alu_branch|Add0~21\, alu_branch|Add0~21, mips_processor, 1
instance = comp, \alu_branch|Add0~25\, alu_branch|Add0~25, mips_processor, 1
instance = comp, \spc_IFID[8]\, spc_IFID[8], mips_processor, 1
instance = comp, \spc_IDEX[8]\, spc_IDEX[8], mips_processor, 1
instance = comp, \spc_EXMEM[8]\, spc_EXMEM[8], mips_processor, 1
instance = comp, \reg_file|registers[0][8]~DUPLICATE\, reg_file|registers[0][8]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[1][8]\, reg_file|registers[1][8], mips_processor, 1
instance = comp, \reg_file|registers[3][8]\, reg_file|registers[3][8], mips_processor, 1
instance = comp, \reg_file|registers[2][8]\, reg_file|registers[2][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~193\, sreaddata1_IDEX~193, mips_processor, 1
instance = comp, \reg_file|registers[14][8]~feeder\, reg_file|registers[14][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][8]\, reg_file|registers[14][8], mips_processor, 1
instance = comp, \reg_file|registers[12][8]\, reg_file|registers[12][8], mips_processor, 1
instance = comp, \reg_file|registers[15][8]\, reg_file|registers[15][8], mips_processor, 1
instance = comp, \reg_file|registers[13][8]~feeder\, reg_file|registers[13][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][8]\, reg_file|registers[13][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~194\, sreaddata1_IDEX~194, mips_processor, 1
instance = comp, \reg_file|registers[6][8]\, reg_file|registers[6][8], mips_processor, 1
instance = comp, \reg_file|registers[5][8]\, reg_file|registers[5][8], mips_processor, 1
instance = comp, \reg_file|registers[4][8]~feeder\, reg_file|registers[4][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][8]\, reg_file|registers[4][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~195\, sreaddata1_IDEX~195, mips_processor, 1
instance = comp, \reg_file|registers[8][8]~feeder\, reg_file|registers[8][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][8]\, reg_file|registers[8][8], mips_processor, 1
instance = comp, \reg_file|registers[11][8]\, reg_file|registers[11][8], mips_processor, 1
instance = comp, \reg_file|registers[9][8]\, reg_file|registers[9][8], mips_processor, 1
instance = comp, \reg_file|registers[10][8]\, reg_file|registers[10][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~192\, sreaddata1_IDEX~192, mips_processor, 1
instance = comp, \sreaddata1_IDEX~196\, sreaddata1_IDEX~196, mips_processor, 1
instance = comp, \reg_file|registers[17][8]~DUPLICATE\, reg_file|registers[17][8]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[21][8]\, reg_file|registers[21][8], mips_processor, 1
instance = comp, \reg_file|registers[25][8]\, reg_file|registers[25][8], mips_processor, 1
instance = comp, \reg_file|registers[29][8]\, reg_file|registers[29][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~188\, sreaddata1_IDEX~188, mips_processor, 1
instance = comp, \reg_file|registers[26][8]\, reg_file|registers[26][8], mips_processor, 1
instance = comp, \reg_file|registers[30][8]\, reg_file|registers[30][8], mips_processor, 1
instance = comp, \reg_file|registers[22][8]~feeder\, reg_file|registers[22][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][8]\, reg_file|registers[22][8], mips_processor, 1
instance = comp, \reg_file|registers[18][8]\, reg_file|registers[18][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~189\, sreaddata1_IDEX~189, mips_processor, 1
instance = comp, \reg_file|registers[16][8]\, reg_file|registers[16][8], mips_processor, 1
instance = comp, \reg_file|registers[20][8]~feeder\, reg_file|registers[20][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][8]\, reg_file|registers[20][8], mips_processor, 1
instance = comp, \reg_file|registers[24][8]~feeder\, reg_file|registers[24][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][8]\, reg_file|registers[24][8], mips_processor, 1
instance = comp, \reg_file|registers[28][8]~feeder\, reg_file|registers[28][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][8]\, reg_file|registers[28][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~187\, sreaddata1_IDEX~187, mips_processor, 1
instance = comp, \reg_file|registers[19][8]\, reg_file|registers[19][8], mips_processor, 1
instance = comp, \reg_file|registers[27][8]\, reg_file|registers[27][8], mips_processor, 1
instance = comp, \reg_file|registers[31][8]\, reg_file|registers[31][8], mips_processor, 1
instance = comp, \reg_file|registers[23][8]~feeder\, reg_file|registers[23][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][8]\, reg_file|registers[23][8], mips_processor, 1
instance = comp, \sreaddata1_IDEX~190\, sreaddata1_IDEX~190, mips_processor, 1
instance = comp, \sreaddata1_IDEX~191\, sreaddata1_IDEX~191, mips_processor, 1
instance = comp, \sreaddata1_IDEX~197\, sreaddata1_IDEX~197, mips_processor, 1
instance = comp, \sreaddata1_IDEX[8]\, sreaddata1_IDEX[8], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[8]\, sreaddata1_EXMEM[8], mips_processor, 1
instance = comp, \mux_jr|output[8]~8\, mux_jr|output[8]~8, mips_processor, 1
instance = comp, \pc_mips|pc_output[8]\, pc_mips|pc_output[8], mips_processor, 1
instance = comp, \Add0~25\, Add0~25, mips_processor, 1
instance = comp, \alu_branch|Add0~29\, alu_branch|Add0~29, mips_processor, 1
instance = comp, \mux_jr|output[9]~9\, mux_jr|output[9]~9, mips_processor, 1
instance = comp, \pc_mips|pc_output[9]\, pc_mips|pc_output[9], mips_processor, 1
instance = comp, \Add0~29\, Add0~29, mips_processor, 1
instance = comp, \alu_branch|Add0~33\, alu_branch|Add0~33, mips_processor, 1
instance = comp, \reg_file|registers[13][10]\, reg_file|registers[13][10], mips_processor, 1
instance = comp, \reg_file|registers[14][10]\, reg_file|registers[14][10], mips_processor, 1
instance = comp, \reg_file|registers[12][10]~DUPLICATE\, reg_file|registers[12][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[15][10]\, reg_file|registers[15][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~84\, sreaddata1_IDEX~84, mips_processor, 1
instance = comp, \reg_file|registers[3][10]~feeder\, reg_file|registers[3][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][10]~DUPLICATE\, reg_file|registers[3][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[2][10]~feeder\, reg_file|registers[2][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][10]\, reg_file|registers[2][10], mips_processor, 1
instance = comp, \reg_file|registers[0][10]\, reg_file|registers[0][10], mips_processor, 1
instance = comp, \reg_file|registers[1][10]~feeder\, reg_file|registers[1][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][10]~DUPLICATE\, reg_file|registers[1][10]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~83\, sreaddata1_IDEX~83, mips_processor, 1
instance = comp, \reg_file|registers[11][10]\, reg_file|registers[11][10], mips_processor, 1
instance = comp, \reg_file|registers[10][10]\, reg_file|registers[10][10], mips_processor, 1
instance = comp, \reg_file|registers[9][10]~feeder\, reg_file|registers[9][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][10]\, reg_file|registers[9][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~82\, sreaddata1_IDEX~82, mips_processor, 1
instance = comp, \reg_file|registers[7][10]~feeder\, reg_file|registers[7][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][10]\, reg_file|registers[7][10], mips_processor, 1
instance = comp, \reg_file|registers[4][10]~feeder\, reg_file|registers[4][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][10]\, reg_file|registers[4][10], mips_processor, 1
instance = comp, \reg_file|registers[5][10]~feeder\, reg_file|registers[5][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][10]\, reg_file|registers[5][10], mips_processor, 1
instance = comp, \reg_file|registers[6][10]~feeder\, reg_file|registers[6][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][10]\, reg_file|registers[6][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~85\, sreaddata1_IDEX~85, mips_processor, 1
instance = comp, \sreaddata1_IDEX~86\, sreaddata1_IDEX~86, mips_processor, 1
instance = comp, \reg_file|registers[29][10]~DUPLICATE\, reg_file|registers[29][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[17][10]~DUPLICATE\, reg_file|registers[17][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[21][10]~DUPLICATE\, reg_file|registers[21][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][10]~feeder\, reg_file|registers[25][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][10]\, reg_file|registers[25][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~78\, sreaddata1_IDEX~78, mips_processor, 1
instance = comp, \reg_file|registers[30][10]\, reg_file|registers[30][10], mips_processor, 1
instance = comp, \reg_file|registers[22][10]~feeder\, reg_file|registers[22][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][10]\, reg_file|registers[22][10], mips_processor, 1
instance = comp, \reg_file|registers[26][10]~feeder\, reg_file|registers[26][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][10]~DUPLICATE\, reg_file|registers[26][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[18][10]\, reg_file|registers[18][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~79\, sreaddata1_IDEX~79, mips_processor, 1
instance = comp, \reg_file|registers[20][10]\, reg_file|registers[20][10], mips_processor, 1
instance = comp, \reg_file|registers[16][10]\, reg_file|registers[16][10], mips_processor, 1
instance = comp, \reg_file|registers[28][10]\, reg_file|registers[28][10], mips_processor, 1
instance = comp, \reg_file|registers[24][10]\, reg_file|registers[24][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~77\, sreaddata1_IDEX~77, mips_processor, 1
instance = comp, \reg_file|registers[23][10]~feeder\, reg_file|registers[23][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][10]\, reg_file|registers[23][10], mips_processor, 1
instance = comp, \reg_file|registers[19][10]~feeder\, reg_file|registers[19][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][10]~DUPLICATE\, reg_file|registers[19][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[31][10]\, reg_file|registers[31][10], mips_processor, 1
instance = comp, \reg_file|registers[27][10]\, reg_file|registers[27][10], mips_processor, 1
instance = comp, \sreaddata1_IDEX~80\, sreaddata1_IDEX~80, mips_processor, 1
instance = comp, \sreaddata1_IDEX~81\, sreaddata1_IDEX~81, mips_processor, 1
instance = comp, \sreaddata1_IDEX~87\, sreaddata1_IDEX~87, mips_processor, 1
instance = comp, \sreaddata1_IDEX[10]\, sreaddata1_IDEX[10], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[10]~feeder\, sreaddata1_EXMEM[10]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[10]\, sreaddata1_EXMEM[10], mips_processor, 1
instance = comp, \mux_jr|output[10]~10\, mux_jr|output[10]~10, mips_processor, 1
instance = comp, \pc_mips|pc_output[10]\, pc_mips|pc_output[10], mips_processor, 1
instance = comp, \Add0~33\, Add0~33, mips_processor, 1
instance = comp, \spc_IFID[10]\, spc_IFID[10], mips_processor, 1
instance = comp, \spc_IDEX[10]\, spc_IDEX[10], mips_processor, 1
instance = comp, \spc_EXMEM[10]\, spc_EXMEM[10], mips_processor, 1
instance = comp, \spc_MEMWB[10]\, spc_MEMWB[10], mips_processor, 1
instance = comp, \alu_main|Mux11~2\, alu_main|Mux11~2, mips_processor, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, mips_processor, 1
instance = comp, \smemreaddata_MEMWB[11]\, smemreaddata_MEMWB[11], mips_processor, 1
instance = comp, \mux_memory|output[11]~11\, mux_memory|output[11]~11, mips_processor, 1
instance = comp, \reg_file|registers[24][11]\, reg_file|registers[24][11], mips_processor, 1
instance = comp, \reg_file|registers[28][11]~DUPLICATE\, reg_file|registers[28][11]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[20][11]\, reg_file|registers[20][11], mips_processor, 1
instance = comp, \reg_file|registers[16][11]\, reg_file|registers[16][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~88\, sreaddata1_IDEX~88, mips_processor, 1
instance = comp, \reg_file|registers[29][11]~feeder\, reg_file|registers[29][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][11]\, reg_file|registers[29][11], mips_processor, 1
instance = comp, \reg_file|registers[25][11]~feeder\, reg_file|registers[25][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][11]\, reg_file|registers[25][11], mips_processor, 1
instance = comp, \reg_file|registers[17][11]\, reg_file|registers[17][11], mips_processor, 1
instance = comp, \reg_file|registers[21][11]\, reg_file|registers[21][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~89\, sreaddata1_IDEX~89, mips_processor, 1
instance = comp, \reg_file|registers[22][11]\, reg_file|registers[22][11], mips_processor, 1
instance = comp, \reg_file|registers[26][11]\, reg_file|registers[26][11], mips_processor, 1
instance = comp, \reg_file|registers[18][11]~feeder\, reg_file|registers[18][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][11]\, reg_file|registers[18][11], mips_processor, 1
instance = comp, \reg_file|registers[30][11]\, reg_file|registers[30][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~90\, sreaddata1_IDEX~90, mips_processor, 1
instance = comp, \reg_file|registers[27][11]\, reg_file|registers[27][11], mips_processor, 1
instance = comp, \reg_file|registers[19][11]\, reg_file|registers[19][11], mips_processor, 1
instance = comp, \reg_file|registers[31][11]\, reg_file|registers[31][11], mips_processor, 1
instance = comp, \reg_file|registers[23][11]\, reg_file|registers[23][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~91\, sreaddata1_IDEX~91, mips_processor, 1
instance = comp, \sreaddata1_IDEX~92\, sreaddata1_IDEX~92, mips_processor, 1
instance = comp, \reg_file|registers[13][11]~feeder\, reg_file|registers[13][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][11]\, reg_file|registers[13][11], mips_processor, 1
instance = comp, \reg_file|registers[12][11]\, reg_file|registers[12][11], mips_processor, 1
instance = comp, \reg_file|registers[14][11]\, reg_file|registers[14][11], mips_processor, 1
instance = comp, \reg_file|registers[15][11]\, reg_file|registers[15][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~95\, sreaddata1_IDEX~95, mips_processor, 1
instance = comp, \reg_file|registers[10][11]\, reg_file|registers[10][11], mips_processor, 1
instance = comp, \reg_file|registers[8][11]\, reg_file|registers[8][11], mips_processor, 1
instance = comp, \reg_file|registers[9][11]\, reg_file|registers[9][11], mips_processor, 1
instance = comp, \reg_file|registers[11][11]\, reg_file|registers[11][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~93\, sreaddata1_IDEX~93, mips_processor, 1
instance = comp, \reg_file|registers[0][11]~feeder\, reg_file|registers[0][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][11]\, reg_file|registers[0][11], mips_processor, 1
instance = comp, \reg_file|registers[1][11]~feeder\, reg_file|registers[1][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][11]\, reg_file|registers[1][11], mips_processor, 1
instance = comp, \reg_file|registers[3][11]~feeder\, reg_file|registers[3][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][11]\, reg_file|registers[3][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~94\, sreaddata1_IDEX~94, mips_processor, 1
instance = comp, \reg_file|registers[7][11]\, reg_file|registers[7][11], mips_processor, 1
instance = comp, \reg_file|registers[5][11]\, reg_file|registers[5][11], mips_processor, 1
instance = comp, \reg_file|registers[4][11]\, reg_file|registers[4][11], mips_processor, 1
instance = comp, \reg_file|registers[6][11]~feeder\, reg_file|registers[6][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][11]\, reg_file|registers[6][11], mips_processor, 1
instance = comp, \sreaddata1_IDEX~96\, sreaddata1_IDEX~96, mips_processor, 1
instance = comp, \sreaddata1_IDEX~97\, sreaddata1_IDEX~97, mips_processor, 1
instance = comp, \sreaddata1_IDEX~98\, sreaddata1_IDEX~98, mips_processor, 1
instance = comp, \sreaddata1_IDEX[11]\, sreaddata1_IDEX[11], mips_processor, 1
instance = comp, \forward|Mux20~0\, forward|Mux20~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[13]\, sjumpaddress_IDEX[13], mips_processor, 1
instance = comp, \forward|Mux58~7\, forward|Mux58~7, mips_processor, 1
instance = comp, \forward|Mux58~6\, forward|Mux58~6, mips_processor, 1
instance = comp, \forward|Mux58~3\, forward|Mux58~3, mips_processor, 1
instance = comp, \forward|Mux52~0\, forward|Mux52~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[12]\, sjumpaddress_IDEX[12], mips_processor, 1
instance = comp, \forward|Mux53~0\, forward|Mux53~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[11]\, sjumpaddress_IDEX[11], mips_processor, 1
instance = comp, \forward|Mux54~0\, forward|Mux54~0, mips_processor, 1
instance = comp, \forward|Mux23~0\, forward|Mux23~0, mips_processor, 1
instance = comp, \forward|Mux55~0\, forward|Mux55~0, mips_processor, 1
instance = comp, \smemreaddata_MEMWB[7]\, smemreaddata_MEMWB[7], mips_processor, 1
instance = comp, \mux_memory|output[7]~7\, mux_memory|output[7]~7, mips_processor, 1
instance = comp, \forward|Mux24~0\, forward|Mux24~0, mips_processor, 1
instance = comp, \forward|Mux56~0\, forward|Mux56~0, mips_processor, 1
instance = comp, \forward|Mux57~0\, forward|Mux57~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[7]\, sjumpaddress_IDEX[7], mips_processor, 1
instance = comp, \forward|Mux58~4\, forward|Mux58~4, mips_processor, 1
instance = comp, \salumainresult_MEMWB[4]\, salumainresult_MEMWB[4], mips_processor, 1
instance = comp, \mux_memory|output[4]~4\, mux_memory|output[4]~4, mips_processor, 1
instance = comp, \forward|Mux59~0\, forward|Mux59~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[5]\, sjumpaddress_IDEX[5], mips_processor, 1
instance = comp, \forward|Mux60~0\, forward|Mux60~0, mips_processor, 1
instance = comp, \forward|Mux61~0\, forward|Mux61~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[3]\, sjumpaddress_IDEX[3], mips_processor, 1
instance = comp, \forward|Mux62~3\, forward|Mux62~3, mips_processor, 1
instance = comp, \reg_file|registers[7][0]\, reg_file|registers[7][0], mips_processor, 1
instance = comp, \reg_file|registers[4][0]~feeder\, reg_file|registers[4][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][0]\, reg_file|registers[4][0], mips_processor, 1
instance = comp, \reg_file|registers[6][0]\, reg_file|registers[6][0], mips_processor, 1
instance = comp, \reg_file|registers[5][0]~DUPLICATE\, reg_file|registers[5][0]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~8\, sreaddata1_IDEX~8, mips_processor, 1
instance = comp, \reg_file|registers[0][0]~feeder\, reg_file|registers[0][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][0]\, reg_file|registers[0][0], mips_processor, 1
instance = comp, \reg_file|registers[2][0]~feeder\, reg_file|registers[2][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][0]\, reg_file|registers[2][0], mips_processor, 1
instance = comp, \reg_file|registers[1][0]~feeder\, reg_file|registers[1][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][0]\, reg_file|registers[1][0], mips_processor, 1
instance = comp, \reg_file|registers[3][0]~feeder\, reg_file|registers[3][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][0]\, reg_file|registers[3][0], mips_processor, 1
instance = comp, \sreaddata1_IDEX~6\, sreaddata1_IDEX~6, mips_processor, 1
instance = comp, \reg_file|registers[10][0]\, reg_file|registers[10][0], mips_processor, 1
instance = comp, \reg_file|registers[11][0]\, reg_file|registers[11][0], mips_processor, 1
instance = comp, \reg_file|registers[8][0]~feeder\, reg_file|registers[8][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][0]\, reg_file|registers[8][0], mips_processor, 1
instance = comp, \reg_file|registers[9][0]\, reg_file|registers[9][0], mips_processor, 1
instance = comp, \sreaddata1_IDEX~5\, sreaddata1_IDEX~5, mips_processor, 1
instance = comp, \reg_file|registers[14][0]~feeder\, reg_file|registers[14][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][0]\, reg_file|registers[14][0], mips_processor, 1
instance = comp, \reg_file|registers[15][0]\, reg_file|registers[15][0], mips_processor, 1
instance = comp, \reg_file|registers[12][0]~feeder\, reg_file|registers[12][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][0]\, reg_file|registers[12][0], mips_processor, 1
instance = comp, \reg_file|registers[13][0]~feeder\, reg_file|registers[13][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][0]\, reg_file|registers[13][0], mips_processor, 1
instance = comp, \sreaddata1_IDEX~7\, sreaddata1_IDEX~7, mips_processor, 1
instance = comp, \sreaddata1_IDEX~9\, sreaddata1_IDEX~9, mips_processor, 1
instance = comp, \reg_file|registers[24][0]~feeder\, reg_file|registers[24][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][0]\, reg_file|registers[24][0], mips_processor, 1
instance = comp, \reg_file|registers[20][0]\, reg_file|registers[20][0], mips_processor, 1
instance = comp, \reg_file|registers[28][0]\, reg_file|registers[28][0], mips_processor, 1
instance = comp, \reg_file|registers[16][0]\, reg_file|registers[16][0], mips_processor, 1
instance = comp, \sreaddata1_IDEX~0\, sreaddata1_IDEX~0, mips_processor, 1
instance = comp, \reg_file|registers[30][0]\, reg_file|registers[30][0], mips_processor, 1
instance = comp, \reg_file|registers[22][0]~feeder\, reg_file|registers[22][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][0]\, reg_file|registers[22][0], mips_processor, 1
instance = comp, \reg_file|registers[18][0]~feeder\, reg_file|registers[18][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][0]~DUPLICATE\, reg_file|registers[18][0]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][0]~feeder\, reg_file|registers[26][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][0]~DUPLICATE\, reg_file|registers[26][0]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~2\, sreaddata1_IDEX~2, mips_processor, 1
instance = comp, \reg_file|registers[23][0]~DUPLICATE\, reg_file|registers[23][0]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[31][0]~DUPLICATE\, reg_file|registers[31][0]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[19][0]\, reg_file|registers[19][0], mips_processor, 1
instance = comp, \reg_file|registers[27][0]\, reg_file|registers[27][0], mips_processor, 1
instance = comp, \sreaddata1_IDEX~3\, sreaddata1_IDEX~3, mips_processor, 1
instance = comp, \reg_file|registers[25][0]~feeder\, reg_file|registers[25][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][0]\, reg_file|registers[25][0], mips_processor, 1
instance = comp, \reg_file|registers[29][0]~feeder\, reg_file|registers[29][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][0]\, reg_file|registers[29][0], mips_processor, 1
instance = comp, \reg_file|registers[21][0]\, reg_file|registers[21][0], mips_processor, 1
instance = comp, \reg_file|registers[17][0]~feeder\, reg_file|registers[17][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][0]\, reg_file|registers[17][0], mips_processor, 1
instance = comp, \sreaddata1_IDEX~1\, sreaddata1_IDEX~1, mips_processor, 1
instance = comp, \sreaddata1_IDEX~4\, sreaddata1_IDEX~4, mips_processor, 1
instance = comp, \sreaddata1_IDEX~10\, sreaddata1_IDEX~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[0]\, sreaddata1_IDEX[0], mips_processor, 1
instance = comp, \salumainresult_MEMWB[0]\, salumainresult_MEMWB[0], mips_processor, 1
instance = comp, \mux_memory|output[0]~0\, mux_memory|output[0]~0, mips_processor, 1
instance = comp, \forward|Mux31~0\, forward|Mux31~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[2]\, sjumpaddress_IDEX[2], mips_processor, 1
instance = comp, \forward|Mux63~3\, forward|Mux63~3, mips_processor, 1
instance = comp, \alu_main|Add0~130\, alu_main|Add0~130, mips_processor, 1
instance = comp, \alu_main|Add0~81\, alu_main|Add0~81, mips_processor, 1
instance = comp, \forward|Mux63~0\, forward|Mux63~0, mips_processor, 1
instance = comp, \forward|Mux63~4\, forward|Mux63~4, mips_processor, 1
instance = comp, \forward|Mux63~2\, forward|Mux63~2, mips_processor, 1
instance = comp, \alu_main|Mux0~0\, alu_main|Mux0~0, mips_processor, 1
instance = comp, \alu_main|Mux0~2\, alu_main|Mux0~2, mips_processor, 1
instance = comp, \reg_file|registers[4][13]\, reg_file|registers[4][13], mips_processor, 1
instance = comp, \reg_file|registers[5][13]~DUPLICATE\, reg_file|registers[5][13]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[7][13]\, reg_file|registers[7][13], mips_processor, 1
instance = comp, \reg_file|registers[6][13]\, reg_file|registers[6][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~118\, sreaddata1_IDEX~118, mips_processor, 1
instance = comp, \reg_file|registers[13][13]\, reg_file|registers[13][13], mips_processor, 1
instance = comp, \reg_file|registers[12][13]~feeder\, reg_file|registers[12][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][13]\, reg_file|registers[12][13], mips_processor, 1
instance = comp, \reg_file|registers[14][13]\, reg_file|registers[14][13], mips_processor, 1
instance = comp, \reg_file|registers[15][13]\, reg_file|registers[15][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~117\, sreaddata1_IDEX~117, mips_processor, 1
instance = comp, \reg_file|registers[2][13]\, reg_file|registers[2][13], mips_processor, 1
instance = comp, \reg_file|registers[1][13]~feeder\, reg_file|registers[1][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][13]\, reg_file|registers[1][13], mips_processor, 1
instance = comp, \reg_file|registers[0][13]\, reg_file|registers[0][13], mips_processor, 1
instance = comp, \reg_file|registers[3][13]\, reg_file|registers[3][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~116\, sreaddata1_IDEX~116, mips_processor, 1
instance = comp, \reg_file|registers[11][13]~feeder\, reg_file|registers[11][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][13]\, reg_file|registers[11][13], mips_processor, 1
instance = comp, \reg_file|registers[8][13]~DUPLICATE\, reg_file|registers[8][13]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[9][13]~DUPLICATE\, reg_file|registers[9][13]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[10][13]\, reg_file|registers[10][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~115\, sreaddata1_IDEX~115, mips_processor, 1
instance = comp, \sreaddata1_IDEX~119\, sreaddata1_IDEX~119, mips_processor, 1
instance = comp, \reg_file|registers[16][13]\, reg_file|registers[16][13], mips_processor, 1
instance = comp, \reg_file|registers[20][13]\, reg_file|registers[20][13], mips_processor, 1
instance = comp, \reg_file|registers[24][13]~feeder\, reg_file|registers[24][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][13]\, reg_file|registers[24][13], mips_processor, 1
instance = comp, \reg_file|registers[28][13]~feeder\, reg_file|registers[28][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][13]\, reg_file|registers[28][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~110\, sreaddata1_IDEX~110, mips_processor, 1
instance = comp, \reg_file|registers[26][13]~DUPLICATE\, reg_file|registers[26][13]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[18][13]\, reg_file|registers[18][13], mips_processor, 1
instance = comp, \reg_file|registers[22][13]\, reg_file|registers[22][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~112\, sreaddata1_IDEX~112, mips_processor, 1
instance = comp, \reg_file|registers[17][13]\, reg_file|registers[17][13], mips_processor, 1
instance = comp, \reg_file|registers[21][13]\, reg_file|registers[21][13], mips_processor, 1
instance = comp, \reg_file|registers[29][13]\, reg_file|registers[29][13], mips_processor, 1
instance = comp, \reg_file|registers[25][13]\, reg_file|registers[25][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~111\, sreaddata1_IDEX~111, mips_processor, 1
instance = comp, \reg_file|registers[31][13]\, reg_file|registers[31][13], mips_processor, 1
instance = comp, \reg_file|registers[27][13]\, reg_file|registers[27][13], mips_processor, 1
instance = comp, \reg_file|registers[23][13]\, reg_file|registers[23][13], mips_processor, 1
instance = comp, \reg_file|registers[19][13]~feeder\, reg_file|registers[19][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][13]\, reg_file|registers[19][13], mips_processor, 1
instance = comp, \sreaddata1_IDEX~113\, sreaddata1_IDEX~113, mips_processor, 1
instance = comp, \sreaddata1_IDEX~114\, sreaddata1_IDEX~114, mips_processor, 1
instance = comp, \sreaddata1_IDEX~120\, sreaddata1_IDEX~120, mips_processor, 1
instance = comp, \sreaddata1_IDEX[13]\, sreaddata1_IDEX[13], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[13]\, sreaddata1_EXMEM[13], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[13]\, sjumpaddress_EXMEM[13], mips_processor, 1
instance = comp, \spc_IFID[11]\, spc_IFID[11], mips_processor, 1
instance = comp, \spc_IDEX[11]\, spc_IDEX[11], mips_processor, 1
instance = comp, \spc_EXMEM[11]\, spc_EXMEM[11], mips_processor, 1
instance = comp, \alu_branch|Add0~37\, alu_branch|Add0~37, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[11]\, sjumpaddress_EXMEM[11], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[11]\, sreaddata1_EXMEM[11], mips_processor, 1
instance = comp, \mux_jr|output[11]~11\, mux_jr|output[11]~11, mips_processor, 1
instance = comp, \pc_mips|pc_output[11]\, pc_mips|pc_output[11], mips_processor, 1
instance = comp, \Add0~37\, Add0~37, mips_processor, 1
instance = comp, \alu_branch|Add0~41\, alu_branch|Add0~41, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[12]\, sjumpaddress_EXMEM[12], mips_processor, 1
instance = comp, \spc_IFID[12]\, spc_IFID[12], mips_processor, 1
instance = comp, \spc_IDEX[12]~feeder\, spc_IDEX[12]~feeder, mips_processor, 1
instance = comp, \spc_IDEX[12]\, spc_IDEX[12], mips_processor, 1
instance = comp, \spc_EXMEM[12]~feeder\, spc_EXMEM[12]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[12]\, spc_EXMEM[12], mips_processor, 1
instance = comp, \reg_file|registers[14][12]\, reg_file|registers[14][12], mips_processor, 1
instance = comp, \reg_file|registers[13][12]\, reg_file|registers[13][12], mips_processor, 1
instance = comp, \reg_file|registers[15][12]\, reg_file|registers[15][12], mips_processor, 1
instance = comp, \reg_file|registers[12][12]~feeder\, reg_file|registers[12][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][12]\, reg_file|registers[12][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~106\, sreaddata1_IDEX~106, mips_processor, 1
instance = comp, \reg_file|registers[11][12]\, reg_file|registers[11][12], mips_processor, 1
instance = comp, \reg_file|registers[9][12]~feeder\, reg_file|registers[9][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][12]\, reg_file|registers[9][12], mips_processor, 1
instance = comp, \reg_file|registers[8][12]\, reg_file|registers[8][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~104\, sreaddata1_IDEX~104, mips_processor, 1
instance = comp, \reg_file|registers[4][12]\, reg_file|registers[4][12], mips_processor, 1
instance = comp, \reg_file|registers[5][12]~feeder\, reg_file|registers[5][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][12]~DUPLICATE\, reg_file|registers[5][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[7][12]~DUPLICATE\, reg_file|registers[7][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[6][12]\, reg_file|registers[6][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~107\, sreaddata1_IDEX~107, mips_processor, 1
instance = comp, \reg_file|registers[0][12]~feeder\, reg_file|registers[0][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][12]\, reg_file|registers[0][12], mips_processor, 1
instance = comp, \reg_file|registers[2][12]\, reg_file|registers[2][12], mips_processor, 1
instance = comp, \reg_file|registers[3][12]\, reg_file|registers[3][12], mips_processor, 1
instance = comp, \reg_file|registers[1][12]\, reg_file|registers[1][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~105\, sreaddata1_IDEX~105, mips_processor, 1
instance = comp, \sreaddata1_IDEX~108\, sreaddata1_IDEX~108, mips_processor, 1
instance = comp, \reg_file|registers[17][12]~DUPLICATE\, reg_file|registers[17][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][12]~DUPLICATE\, reg_file|registers[25][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[29][12]~feeder\, reg_file|registers[29][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][12]\, reg_file|registers[29][12], mips_processor, 1
instance = comp, \reg_file|registers[21][12]\, reg_file|registers[21][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~100\, sreaddata1_IDEX~100, mips_processor, 1
instance = comp, \reg_file|registers[16][12]~DUPLICATE\, reg_file|registers[16][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[28][12]\, reg_file|registers[28][12], mips_processor, 1
instance = comp, \reg_file|registers[24][12]\, reg_file|registers[24][12], mips_processor, 1
instance = comp, \reg_file|registers[20][12]\, reg_file|registers[20][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~99\, sreaddata1_IDEX~99, mips_processor, 1
instance = comp, \reg_file|registers[30][12]\, reg_file|registers[30][12], mips_processor, 1
instance = comp, \reg_file|registers[22][12]\, reg_file|registers[22][12], mips_processor, 1
instance = comp, \reg_file|registers[18][12]~feeder\, reg_file|registers[18][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][12]\, reg_file|registers[18][12], mips_processor, 1
instance = comp, \reg_file|registers[26][12]\, reg_file|registers[26][12], mips_processor, 1
instance = comp, \sreaddata1_IDEX~101\, sreaddata1_IDEX~101, mips_processor, 1
instance = comp, \reg_file|registers[23][12]~feeder\, reg_file|registers[23][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][12]\, reg_file|registers[23][12], mips_processor, 1
instance = comp, \reg_file|registers[31][12]\, reg_file|registers[31][12], mips_processor, 1
instance = comp, \reg_file|registers[19][12]\, reg_file|registers[19][12], mips_processor, 1
instance = comp, \reg_file|registers[27][12]~DUPLICATE\, reg_file|registers[27][12]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~102\, sreaddata1_IDEX~102, mips_processor, 1
instance = comp, \sreaddata1_IDEX~103\, sreaddata1_IDEX~103, mips_processor, 1
instance = comp, \sreaddata1_IDEX~109\, sreaddata1_IDEX~109, mips_processor, 1
instance = comp, \sreaddata1_IDEX[12]\, sreaddata1_IDEX[12], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[12]\, sreaddata1_EXMEM[12], mips_processor, 1
instance = comp, \mux_jr|output[12]~12\, mux_jr|output[12]~12, mips_processor, 1
instance = comp, \pc_mips|pc_output[12]\, pc_mips|pc_output[12], mips_processor, 1
instance = comp, \Add0~41\, Add0~41, mips_processor, 1
instance = comp, \alu_branch|Add0~45\, alu_branch|Add0~45, mips_processor, 1
instance = comp, \mux_jr|output[13]~13\, mux_jr|output[13]~13, mips_processor, 1
instance = comp, \pc_mips|pc_output[13]\, pc_mips|pc_output[13], mips_processor, 1
instance = comp, \Add0~45\, Add0~45, mips_processor, 1
instance = comp, \spc_IFID[13]\, spc_IFID[13], mips_processor, 1
instance = comp, \spc_IDEX[13]\, spc_IDEX[13], mips_processor, 1
instance = comp, \spc_EXMEM[13]\, spc_EXMEM[13], mips_processor, 1
instance = comp, \spc_MEMWB[13]\, spc_MEMWB[13], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[14]\, sjumpaddress_IDEX[14], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[14]\, sjumpaddress_EXMEM[14], mips_processor, 1
instance = comp, \reg_file|registers[7][14]~feeder\, reg_file|registers[7][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][14]\, reg_file|registers[7][14], mips_processor, 1
instance = comp, \reg_file|registers[5][14]~feeder\, reg_file|registers[5][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][14]\, reg_file|registers[5][14], mips_processor, 1
instance = comp, \reg_file|registers[6][14]~feeder\, reg_file|registers[6][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][14]\, reg_file|registers[6][14], mips_processor, 1
instance = comp, \reg_file|registers[4][14]~feeder\, reg_file|registers[4][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][14]\, reg_file|registers[4][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~129\, sreaddata1_IDEX~129, mips_processor, 1
instance = comp, \reg_file|registers[9][14]\, reg_file|registers[9][14], mips_processor, 1
instance = comp, \reg_file|registers[10][14]\, reg_file|registers[10][14], mips_processor, 1
instance = comp, \reg_file|registers[11][14]~DUPLICATE\, reg_file|registers[11][14]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[8][14]~feeder\, reg_file|registers[8][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][14]\, reg_file|registers[8][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~126\, sreaddata1_IDEX~126, mips_processor, 1
instance = comp, \reg_file|registers[3][14]\, reg_file|registers[3][14], mips_processor, 1
instance = comp, \reg_file|registers[2][14]\, reg_file|registers[2][14], mips_processor, 1
instance = comp, \reg_file|registers[1][14]~feeder\, reg_file|registers[1][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][14]\, reg_file|registers[1][14], mips_processor, 1
instance = comp, \reg_file|registers[0][14]\, reg_file|registers[0][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~127\, sreaddata1_IDEX~127, mips_processor, 1
instance = comp, \reg_file|registers[14][14]\, reg_file|registers[14][14], mips_processor, 1
instance = comp, \reg_file|registers[13][14]\, reg_file|registers[13][14], mips_processor, 1
instance = comp, \reg_file|registers[12][14]~feeder\, reg_file|registers[12][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][14]\, reg_file|registers[12][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~128\, sreaddata1_IDEX~128, mips_processor, 1
instance = comp, \sreaddata1_IDEX~130\, sreaddata1_IDEX~130, mips_processor, 1
instance = comp, \reg_file|registers[30][14]\, reg_file|registers[30][14], mips_processor, 1
instance = comp, \reg_file|registers[18][14]~feeder\, reg_file|registers[18][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][14]\, reg_file|registers[18][14], mips_processor, 1
instance = comp, \reg_file|registers[22][14]\, reg_file|registers[22][14], mips_processor, 1
instance = comp, \reg_file|registers[26][14]\, reg_file|registers[26][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~123\, sreaddata1_IDEX~123, mips_processor, 1
instance = comp, \reg_file|registers[20][14]\, reg_file|registers[20][14], mips_processor, 1
instance = comp, \reg_file|registers[28][14]~feeder\, reg_file|registers[28][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][14]\, reg_file|registers[28][14], mips_processor, 1
instance = comp, \reg_file|registers[16][14]\, reg_file|registers[16][14], mips_processor, 1
instance = comp, \reg_file|registers[24][14]\, reg_file|registers[24][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~121\, sreaddata1_IDEX~121, mips_processor, 1
instance = comp, \reg_file|registers[23][14]\, reg_file|registers[23][14], mips_processor, 1
instance = comp, \reg_file|registers[27][14]\, reg_file|registers[27][14], mips_processor, 1
instance = comp, \reg_file|registers[31][14]\, reg_file|registers[31][14], mips_processor, 1
instance = comp, \reg_file|registers[19][14]~feeder\, reg_file|registers[19][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][14]\, reg_file|registers[19][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~124\, sreaddata1_IDEX~124, mips_processor, 1
instance = comp, \reg_file|registers[21][14]\, reg_file|registers[21][14], mips_processor, 1
instance = comp, \reg_file|registers[25][14]~feeder\, reg_file|registers[25][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][14]\, reg_file|registers[25][14], mips_processor, 1
instance = comp, \reg_file|registers[29][14]\, reg_file|registers[29][14], mips_processor, 1
instance = comp, \reg_file|registers[17][14]\, reg_file|registers[17][14], mips_processor, 1
instance = comp, \sreaddata1_IDEX~122\, sreaddata1_IDEX~122, mips_processor, 1
instance = comp, \sreaddata1_IDEX~125\, sreaddata1_IDEX~125, mips_processor, 1
instance = comp, \sreaddata1_IDEX~131\, sreaddata1_IDEX~131, mips_processor, 1
instance = comp, \sreaddata1_IDEX[14]\, sreaddata1_IDEX[14], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[14]\, sreaddata1_EXMEM[14], mips_processor, 1
instance = comp, \alu_branch|Add0~49\, alu_branch|Add0~49, mips_processor, 1
instance = comp, \mux_jr|output[14]~14\, mux_jr|output[14]~14, mips_processor, 1
instance = comp, \pc_mips|pc_output[14]\, pc_mips|pc_output[14], mips_processor, 1
instance = comp, \Add0~49\, Add0~49, mips_processor, 1
instance = comp, \spc_IFID[14]~feeder\, spc_IFID[14]~feeder, mips_processor, 1
instance = comp, \spc_IFID[14]\, spc_IFID[14], mips_processor, 1
instance = comp, \spc_IDEX[14]\, spc_IDEX[14], mips_processor, 1
instance = comp, \spc_EXMEM[14]\, spc_EXMEM[14], mips_processor, 1
instance = comp, \spc_MEMWB[14]\, spc_MEMWB[14], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[16]\, sjumpaddress_IDEX[16], mips_processor, 1
instance = comp, \reg_file|registers[30][16]\, reg_file|registers[30][16], mips_processor, 1
instance = comp, \reg_file|registers[26][16]\, reg_file|registers[26][16], mips_processor, 1
instance = comp, \reg_file|registers[22][16]~feeder\, reg_file|registers[22][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][16]\, reg_file|registers[22][16], mips_processor, 1
instance = comp, \reg_file|registers[18][16]\, reg_file|registers[18][16], mips_processor, 1
instance = comp, \sreaddata2_IDEX~178\, sreaddata2_IDEX~178, mips_processor, 1
instance = comp, \reg_file|registers[24][16]~feeder\, reg_file|registers[24][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][16]~DUPLICATE\, reg_file|registers[24][16]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[16][16]\, reg_file|registers[16][16], mips_processor, 1
instance = comp, \reg_file|registers[28][16]\, reg_file|registers[28][16], mips_processor, 1
instance = comp, \reg_file|registers[20][16]\, reg_file|registers[20][16], mips_processor, 1
instance = comp, \sreaddata2_IDEX~176\, sreaddata2_IDEX~176, mips_processor, 1
instance = comp, \reg_file|registers[19][16]\, reg_file|registers[19][16], mips_processor, 1
instance = comp, \reg_file|registers[23][16]\, reg_file|registers[23][16], mips_processor, 1
instance = comp, \reg_file|registers[31][16]~DUPLICATE\, reg_file|registers[31][16]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[27][16]\, reg_file|registers[27][16], mips_processor, 1
instance = comp, \sreaddata2_IDEX~179\, sreaddata2_IDEX~179, mips_processor, 1
instance = comp, \reg_file|registers[29][16]\, reg_file|registers[29][16], mips_processor, 1
instance = comp, \reg_file|registers[17][16]\, reg_file|registers[17][16], mips_processor, 1
instance = comp, \reg_file|registers[25][16]\, reg_file|registers[25][16], mips_processor, 1
instance = comp, \reg_file|registers[21][16]~DUPLICATE\, reg_file|registers[21][16]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~177\, sreaddata2_IDEX~177, mips_processor, 1
instance = comp, \sreaddata2_IDEX~180\, sreaddata2_IDEX~180, mips_processor, 1
instance = comp, \reg_file|registers[6][16]\, reg_file|registers[6][16], mips_processor, 1
instance = comp, \reg_file|registers[5][16]\, reg_file|registers[5][16], mips_processor, 1
instance = comp, \reg_file|registers[4][16]\, reg_file|registers[4][16], mips_processor, 1
instance = comp, \sreaddata2_IDEX~184\, sreaddata2_IDEX~184, mips_processor, 1
instance = comp, \reg_file|registers[13][16]\, reg_file|registers[13][16], mips_processor, 1
instance = comp, \reg_file|registers[14][16]\, reg_file|registers[14][16], mips_processor, 1
instance = comp, \reg_file|registers[15][16]\, reg_file|registers[15][16], mips_processor, 1
instance = comp, \reg_file|registers[12][16]~feeder\, reg_file|registers[12][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][16]\, reg_file|registers[12][16], mips_processor, 1
instance = comp, \sreaddata2_IDEX~183\, sreaddata2_IDEX~183, mips_processor, 1
instance = comp, \reg_file|registers[2][16]~DUPLICATE\, reg_file|registers[2][16]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[0][16]\, reg_file|registers[0][16], mips_processor, 1
instance = comp, \reg_file|registers[3][16]~feeder\, reg_file|registers[3][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][16]\, reg_file|registers[3][16], mips_processor, 1
instance = comp, \reg_file|registers[1][16]~feeder\, reg_file|registers[1][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][16]\, reg_file|registers[1][16], mips_processor, 1
instance = comp, \sreaddata2_IDEX~182\, sreaddata2_IDEX~182, mips_processor, 1
instance = comp, \reg_file|registers[9][16]\, reg_file|registers[9][16], mips_processor, 1
instance = comp, \reg_file|registers[8][16]\, reg_file|registers[8][16], mips_processor, 1
instance = comp, \reg_file|registers[10][16]\, reg_file|registers[10][16], mips_processor, 1
instance = comp, \reg_file|registers[11][16]~feeder\, reg_file|registers[11][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][16]~DUPLICATE\, reg_file|registers[11][16]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~181\, sreaddata2_IDEX~181, mips_processor, 1
instance = comp, \sreaddata2_IDEX~185\, sreaddata2_IDEX~185, mips_processor, 1
instance = comp, \sreaddata2_IDEX~186\, sreaddata2_IDEX~186, mips_processor, 1
instance = comp, \sreaddata2_IDEX[16]\, sreaddata2_IDEX[16], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[16]\, sreaddata2_EXMEM[16], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[15]\, sjumpaddress_IDEX[15], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[15]\, sjumpaddress_EXMEM[15], mips_processor, 1
instance = comp, \reg_file|registers[3][15]\, reg_file|registers[3][15], mips_processor, 1
instance = comp, \reg_file|registers[0][15]~feeder\, reg_file|registers[0][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][15]\, reg_file|registers[0][15], mips_processor, 1
instance = comp, \reg_file|registers[2][15]\, reg_file|registers[2][15], mips_processor, 1
instance = comp, \reg_file|registers[1][15]\, reg_file|registers[1][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~50\, sreaddata1_IDEX~50, mips_processor, 1
instance = comp, \reg_file|registers[15][15]\, reg_file|registers[15][15], mips_processor, 1
instance = comp, \reg_file|registers[13][15]~feeder\, reg_file|registers[13][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][15]\, reg_file|registers[13][15], mips_processor, 1
instance = comp, \reg_file|registers[12][15]~feeder\, reg_file|registers[12][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][15]\, reg_file|registers[12][15], mips_processor, 1
instance = comp, \reg_file|registers[14][15]~feeder\, reg_file|registers[14][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][15]\, reg_file|registers[14][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~51\, sreaddata1_IDEX~51, mips_processor, 1
instance = comp, \reg_file|registers[5][15]\, reg_file|registers[5][15], mips_processor, 1
instance = comp, \reg_file|registers[6][15]\, reg_file|registers[6][15], mips_processor, 1
instance = comp, \reg_file|registers[7][15]\, reg_file|registers[7][15], mips_processor, 1
instance = comp, \reg_file|registers[4][15]~feeder\, reg_file|registers[4][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][15]\, reg_file|registers[4][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~52\, sreaddata1_IDEX~52, mips_processor, 1
instance = comp, \reg_file|registers[11][15]\, reg_file|registers[11][15], mips_processor, 1
instance = comp, \reg_file|registers[10][15]\, reg_file|registers[10][15], mips_processor, 1
instance = comp, \reg_file|registers[9][15]\, reg_file|registers[9][15], mips_processor, 1
instance = comp, \reg_file|registers[8][15]~feeder\, reg_file|registers[8][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][15]\, reg_file|registers[8][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~49\, sreaddata1_IDEX~49, mips_processor, 1
instance = comp, \sreaddata1_IDEX~53\, sreaddata1_IDEX~53, mips_processor, 1
instance = comp, \reg_file|registers[19][15]\, reg_file|registers[19][15], mips_processor, 1
instance = comp, \reg_file|registers[31][15]\, reg_file|registers[31][15], mips_processor, 1
instance = comp, \reg_file|registers[23][15]~feeder\, reg_file|registers[23][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][15]\, reg_file|registers[23][15], mips_processor, 1
instance = comp, \reg_file|registers[27][15]\, reg_file|registers[27][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~47\, sreaddata1_IDEX~47, mips_processor, 1
instance = comp, \reg_file|registers[22][15]~feeder\, reg_file|registers[22][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][15]\, reg_file|registers[22][15], mips_processor, 1
instance = comp, \reg_file|registers[30][15]~feeder\, reg_file|registers[30][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][15]\, reg_file|registers[30][15], mips_processor, 1
instance = comp, \reg_file|registers[26][15]\, reg_file|registers[26][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~46\, sreaddata1_IDEX~46, mips_processor, 1
instance = comp, \reg_file|registers[29][15]\, reg_file|registers[29][15], mips_processor, 1
instance = comp, \reg_file|registers[21][15]\, reg_file|registers[21][15], mips_processor, 1
instance = comp, \reg_file|registers[25][15]\, reg_file|registers[25][15], mips_processor, 1
instance = comp, \reg_file|registers[17][15]\, reg_file|registers[17][15], mips_processor, 1
instance = comp, \sreaddata1_IDEX~45\, sreaddata1_IDEX~45, mips_processor, 1
instance = comp, \reg_file|registers[20][15]~feeder\, reg_file|registers[20][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][15]\, reg_file|registers[20][15], mips_processor, 1
instance = comp, \reg_file|registers[24][15]\, reg_file|registers[24][15], mips_processor, 1
instance = comp, \reg_file|registers[28][15]\, reg_file|registers[28][15], mips_processor, 1
instance = comp, \reg_file|registers[16][15]~DUPLICATE\, reg_file|registers[16][15]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~44\, sreaddata1_IDEX~44, mips_processor, 1
instance = comp, \sreaddata1_IDEX~48\, sreaddata1_IDEX~48, mips_processor, 1
instance = comp, \sreaddata1_IDEX~54\, sreaddata1_IDEX~54, mips_processor, 1
instance = comp, \sreaddata1_IDEX[15]\, sreaddata1_IDEX[15], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[15]\, sreaddata1_EXMEM[15], mips_processor, 1
instance = comp, \alu_branch|Add0~53\, alu_branch|Add0~53, mips_processor, 1
instance = comp, \spc_IFID[15]\, spc_IFID[15], mips_processor, 1
instance = comp, \spc_IDEX[15]\, spc_IDEX[15], mips_processor, 1
instance = comp, \spc_EXMEM[15]~feeder\, spc_EXMEM[15]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[15]\, spc_EXMEM[15], mips_processor, 1
instance = comp, \mux_jr|output[15]~15\, mux_jr|output[15]~15, mips_processor, 1
instance = comp, \pc_mips|pc_output[15]\, pc_mips|pc_output[15], mips_processor, 1
instance = comp, \Add0~53\, Add0~53, mips_processor, 1
instance = comp, \alu_branch|Add0~57\, alu_branch|Add0~57, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[16]~feeder\, sjumpaddress_EXMEM[16]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[16]\, sjumpaddress_EXMEM[16], mips_processor, 1
instance = comp, \spc_IFID[16]\, spc_IFID[16], mips_processor, 1
instance = comp, \spc_IDEX[16]\, spc_IDEX[16], mips_processor, 1
instance = comp, \spc_EXMEM[16]\, spc_EXMEM[16], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[16]\, sreaddata1_EXMEM[16], mips_processor, 1
instance = comp, \mux_jr|output[16]~16\, mux_jr|output[16]~16, mips_processor, 1
instance = comp, \pc_mips|pc_output[16]\, pc_mips|pc_output[16], mips_processor, 1
instance = comp, \Add0~57\, Add0~57, mips_processor, 1
instance = comp, \alu_branch|Add0~61\, alu_branch|Add0~61, mips_processor, 1
instance = comp, \reg_file|registers[0][17]\, reg_file|registers[0][17], mips_processor, 1
instance = comp, \reg_file|registers[3][17]\, reg_file|registers[3][17], mips_processor, 1
instance = comp, \reg_file|registers[1][17]~feeder\, reg_file|registers[1][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][17]\, reg_file|registers[1][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~270\, sreaddata1_IDEX~270, mips_processor, 1
instance = comp, \reg_file|registers[6][17]\, reg_file|registers[6][17], mips_processor, 1
instance = comp, \reg_file|registers[5][17]\, reg_file|registers[5][17], mips_processor, 1
instance = comp, \reg_file|registers[7][17]\, reg_file|registers[7][17], mips_processor, 1
instance = comp, \reg_file|registers[4][17]~feeder\, reg_file|registers[4][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][17]\, reg_file|registers[4][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~272\, sreaddata1_IDEX~272, mips_processor, 1
instance = comp, \reg_file|registers[14][17]\, reg_file|registers[14][17], mips_processor, 1
instance = comp, \reg_file|registers[15][17]\, reg_file|registers[15][17], mips_processor, 1
instance = comp, \reg_file|registers[12][17]~feeder\, reg_file|registers[12][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][17]\, reg_file|registers[12][17], mips_processor, 1
instance = comp, \reg_file|registers[13][17]~feeder\, reg_file|registers[13][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][17]\, reg_file|registers[13][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~271\, sreaddata1_IDEX~271, mips_processor, 1
instance = comp, \reg_file|registers[11][17]\, reg_file|registers[11][17], mips_processor, 1
instance = comp, \reg_file|registers[10][17]\, reg_file|registers[10][17], mips_processor, 1
instance = comp, \reg_file|registers[9][17]\, reg_file|registers[9][17], mips_processor, 1
instance = comp, \reg_file|registers[8][17]~feeder\, reg_file|registers[8][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][17]\, reg_file|registers[8][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~269\, sreaddata1_IDEX~269, mips_processor, 1
instance = comp, \sreaddata1_IDEX~273\, sreaddata1_IDEX~273, mips_processor, 1
instance = comp, \reg_file|registers[17][17]\, reg_file|registers[17][17], mips_processor, 1
instance = comp, \reg_file|registers[21][17]\, reg_file|registers[21][17], mips_processor, 1
instance = comp, \reg_file|registers[29][17]\, reg_file|registers[29][17], mips_processor, 1
instance = comp, \reg_file|registers[25][17]~feeder\, reg_file|registers[25][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][17]\, reg_file|registers[25][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~265\, sreaddata1_IDEX~265, mips_processor, 1
instance = comp, \reg_file|registers[22][17]\, reg_file|registers[22][17], mips_processor, 1
instance = comp, \reg_file|registers[30][17]~feeder\, reg_file|registers[30][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][17]\, reg_file|registers[30][17], mips_processor, 1
instance = comp, \reg_file|registers[18][17]\, reg_file|registers[18][17], mips_processor, 1
instance = comp, \reg_file|registers[26][17]~feeder\, reg_file|registers[26][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][17]\, reg_file|registers[26][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~266\, sreaddata1_IDEX~266, mips_processor, 1
instance = comp, \reg_file|registers[27][17]\, reg_file|registers[27][17], mips_processor, 1
instance = comp, \reg_file|registers[23][17]\, reg_file|registers[23][17], mips_processor, 1
instance = comp, \reg_file|registers[31][17]\, reg_file|registers[31][17], mips_processor, 1
instance = comp, \reg_file|registers[19][17]~feeder\, reg_file|registers[19][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][17]\, reg_file|registers[19][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~267\, sreaddata1_IDEX~267, mips_processor, 1
instance = comp, \reg_file|registers[20][17]\, reg_file|registers[20][17], mips_processor, 1
instance = comp, \reg_file|registers[28][17]\, reg_file|registers[28][17], mips_processor, 1
instance = comp, \reg_file|registers[16][17]\, reg_file|registers[16][17], mips_processor, 1
instance = comp, \reg_file|registers[24][17]\, reg_file|registers[24][17], mips_processor, 1
instance = comp, \sreaddata1_IDEX~264\, sreaddata1_IDEX~264, mips_processor, 1
instance = comp, \sreaddata1_IDEX~268\, sreaddata1_IDEX~268, mips_processor, 1
instance = comp, \sreaddata1_IDEX~274\, sreaddata1_IDEX~274, mips_processor, 1
instance = comp, \sreaddata1_IDEX[17]\, sreaddata1_IDEX[17], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[17]\, sreaddata1_EXMEM[17], mips_processor, 1
instance = comp, \spc_IFID[17]\, spc_IFID[17], mips_processor, 1
instance = comp, \spc_IDEX[17]\, spc_IDEX[17], mips_processor, 1
instance = comp, \spc_EXMEM[17]\, spc_EXMEM[17], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[17]\, sjumpaddress_IDEX[17], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[17]~feeder\, sjumpaddress_EXMEM[17]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[17]\, sjumpaddress_EXMEM[17], mips_processor, 1
instance = comp, \mux_jr|output[17]~17\, mux_jr|output[17]~17, mips_processor, 1
instance = comp, \pc_mips|pc_output[17]\, pc_mips|pc_output[17], mips_processor, 1
instance = comp, \Add0~61\, Add0~61, mips_processor, 1
instance = comp, \alu_branch|Add0~65\, alu_branch|Add0~65, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[18]~feeder\, sjumpaddress_EXMEM[18]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[18]\, sjumpaddress_EXMEM[18], mips_processor, 1
instance = comp, \reg_file|registers[22][18]\, reg_file|registers[22][18], mips_processor, 1
instance = comp, \reg_file|registers[30][18]~DUPLICATE\, reg_file|registers[30][18]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][18]\, reg_file|registers[26][18], mips_processor, 1
instance = comp, \reg_file|registers[18][18]~feeder\, reg_file|registers[18][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][18]\, reg_file|registers[18][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~277\, sreaddata1_IDEX~277, mips_processor, 1
instance = comp, \reg_file|registers[29][18]~feeder\, reg_file|registers[29][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][18]\, reg_file|registers[29][18], mips_processor, 1
instance = comp, \reg_file|registers[21][18]\, reg_file|registers[21][18], mips_processor, 1
instance = comp, \reg_file|registers[17][18]\, reg_file|registers[17][18], mips_processor, 1
instance = comp, \reg_file|registers[25][18]\, reg_file|registers[25][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~276\, sreaddata1_IDEX~276, mips_processor, 1
instance = comp, \reg_file|registers[20][18]\, reg_file|registers[20][18], mips_processor, 1
instance = comp, \reg_file|registers[16][18]\, reg_file|registers[16][18], mips_processor, 1
instance = comp, \reg_file|registers[24][18]\, reg_file|registers[24][18], mips_processor, 1
instance = comp, \reg_file|registers[28][18]~DUPLICATE\, reg_file|registers[28][18]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~275\, sreaddata1_IDEX~275, mips_processor, 1
instance = comp, \reg_file|registers[19][18]\, reg_file|registers[19][18], mips_processor, 1
instance = comp, \reg_file|registers[31][18]\, reg_file|registers[31][18], mips_processor, 1
instance = comp, \reg_file|registers[23][18]\, reg_file|registers[23][18], mips_processor, 1
instance = comp, \reg_file|registers[27][18]\, reg_file|registers[27][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~278\, sreaddata1_IDEX~278, mips_processor, 1
instance = comp, \sreaddata1_IDEX~279\, sreaddata1_IDEX~279, mips_processor, 1
instance = comp, \reg_file|registers[9][18]\, reg_file|registers[9][18], mips_processor, 1
instance = comp, \reg_file|registers[8][18]\, reg_file|registers[8][18], mips_processor, 1
instance = comp, \reg_file|registers[11][18]\, reg_file|registers[11][18], mips_processor, 1
instance = comp, \reg_file|registers[10][18]\, reg_file|registers[10][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~280\, sreaddata1_IDEX~280, mips_processor, 1
instance = comp, \reg_file|registers[15][18]\, reg_file|registers[15][18], mips_processor, 1
instance = comp, \reg_file|registers[12][18]\, reg_file|registers[12][18], mips_processor, 1
instance = comp, \reg_file|registers[13][18]\, reg_file|registers[13][18], mips_processor, 1
instance = comp, \reg_file|registers[14][18]\, reg_file|registers[14][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~282\, sreaddata1_IDEX~282, mips_processor, 1
instance = comp, \reg_file|registers[2][18]\, reg_file|registers[2][18], mips_processor, 1
instance = comp, \reg_file|registers[0][18]\, reg_file|registers[0][18], mips_processor, 1
instance = comp, \reg_file|registers[3][18]\, reg_file|registers[3][18], mips_processor, 1
instance = comp, \reg_file|registers[1][18]~feeder\, reg_file|registers[1][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][18]\, reg_file|registers[1][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~281\, sreaddata1_IDEX~281, mips_processor, 1
instance = comp, \reg_file|registers[4][18]\, reg_file|registers[4][18], mips_processor, 1
instance = comp, \reg_file|registers[6][18]\, reg_file|registers[6][18], mips_processor, 1
instance = comp, \reg_file|registers[7][18]\, reg_file|registers[7][18], mips_processor, 1
instance = comp, \sreaddata1_IDEX~283\, sreaddata1_IDEX~283, mips_processor, 1
instance = comp, \sreaddata1_IDEX~284\, sreaddata1_IDEX~284, mips_processor, 1
instance = comp, \sreaddata1_IDEX~285\, sreaddata1_IDEX~285, mips_processor, 1
instance = comp, \sreaddata1_IDEX[18]\, sreaddata1_IDEX[18], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[18]\, sreaddata1_EXMEM[18], mips_processor, 1
instance = comp, \mux_jr|output[18]~18\, mux_jr|output[18]~18, mips_processor, 1
instance = comp, \pc_mips|pc_output[18]\, pc_mips|pc_output[18], mips_processor, 1
instance = comp, \Add0~65\, Add0~65, mips_processor, 1
instance = comp, \spc_IFID[18]\, spc_IFID[18], mips_processor, 1
instance = comp, \spc_IDEX[18]\, spc_IDEX[18], mips_processor, 1
instance = comp, \spc_EXMEM[18]\, spc_EXMEM[18], mips_processor, 1
instance = comp, \spc_MEMWB[18]\, spc_MEMWB[18], mips_processor, 1
instance = comp, \alu_main|Mux22~2\, alu_main|Mux22~2, mips_processor, 1
instance = comp, \forward|Mux43~3\, forward|Mux43~3, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[21]\, sjumpaddress_EXMEM[21], mips_processor, 1
instance = comp, \reg_file|registers[28][21]~DUPLICATE\, reg_file|registers[28][21]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[20][21]\, reg_file|registers[20][21], mips_processor, 1
instance = comp, \reg_file|registers[24][21]\, reg_file|registers[24][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~308\, sreaddata1_IDEX~308, mips_processor, 1
instance = comp, \reg_file|registers[27][21]\, reg_file|registers[27][21], mips_processor, 1
instance = comp, \reg_file|registers[19][21]\, reg_file|registers[19][21], mips_processor, 1
instance = comp, \reg_file|registers[31][21]\, reg_file|registers[31][21], mips_processor, 1
instance = comp, \reg_file|registers[23][21]~feeder\, reg_file|registers[23][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][21]\, reg_file|registers[23][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~311\, sreaddata1_IDEX~311, mips_processor, 1
instance = comp, \reg_file|registers[26][21]\, reg_file|registers[26][21], mips_processor, 1
instance = comp, \reg_file|registers[30][21]\, reg_file|registers[30][21], mips_processor, 1
instance = comp, \reg_file|registers[22][21]\, reg_file|registers[22][21], mips_processor, 1
instance = comp, \reg_file|registers[18][21]\, reg_file|registers[18][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~310\, sreaddata1_IDEX~310, mips_processor, 1
instance = comp, \reg_file|registers[21][21]\, reg_file|registers[21][21], mips_processor, 1
instance = comp, \reg_file|registers[29][21]~feeder\, reg_file|registers[29][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][21]\, reg_file|registers[29][21], mips_processor, 1
instance = comp, \reg_file|registers[25][21]~feeder\, reg_file|registers[25][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][21]~DUPLICATE\, reg_file|registers[25][21]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[17][21]~feeder\, reg_file|registers[17][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][21]\, reg_file|registers[17][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~309\, sreaddata1_IDEX~309, mips_processor, 1
instance = comp, \sreaddata1_IDEX~312\, sreaddata1_IDEX~312, mips_processor, 1
instance = comp, \reg_file|registers[15][21]\, reg_file|registers[15][21], mips_processor, 1
instance = comp, \reg_file|registers[12][21]~feeder\, reg_file|registers[12][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][21]\, reg_file|registers[12][21], mips_processor, 1
instance = comp, \reg_file|registers[14][21]\, reg_file|registers[14][21], mips_processor, 1
instance = comp, \reg_file|registers[13][21]\, reg_file|registers[13][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~315\, sreaddata1_IDEX~315, mips_processor, 1
instance = comp, \reg_file|registers[7][21]\, reg_file|registers[7][21], mips_processor, 1
instance = comp, \reg_file|registers[6][21]\, reg_file|registers[6][21], mips_processor, 1
instance = comp, \reg_file|registers[4][21]\, reg_file|registers[4][21], mips_processor, 1
instance = comp, \reg_file|registers[5][21]~feeder\, reg_file|registers[5][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][21]\, reg_file|registers[5][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~316\, sreaddata1_IDEX~316, mips_processor, 1
instance = comp, \reg_file|registers[0][21]~feeder\, reg_file|registers[0][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][21]\, reg_file|registers[0][21], mips_processor, 1
instance = comp, \reg_file|registers[3][21]\, reg_file|registers[3][21], mips_processor, 1
instance = comp, \reg_file|registers[2][21]\, reg_file|registers[2][21], mips_processor, 1
instance = comp, \reg_file|registers[1][21]\, reg_file|registers[1][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~314\, sreaddata1_IDEX~314, mips_processor, 1
instance = comp, \reg_file|registers[10][21]\, reg_file|registers[10][21], mips_processor, 1
instance = comp, \reg_file|registers[8][21]~feeder\, reg_file|registers[8][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][21]\, reg_file|registers[8][21], mips_processor, 1
instance = comp, \reg_file|registers[11][21]\, reg_file|registers[11][21], mips_processor, 1
instance = comp, \reg_file|registers[9][21]\, reg_file|registers[9][21], mips_processor, 1
instance = comp, \sreaddata1_IDEX~313\, sreaddata1_IDEX~313, mips_processor, 1
instance = comp, \sreaddata1_IDEX~317\, sreaddata1_IDEX~317, mips_processor, 1
instance = comp, \sreaddata1_IDEX~318\, sreaddata1_IDEX~318, mips_processor, 1
instance = comp, \sreaddata1_IDEX[21]\, sreaddata1_IDEX[21], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[21]\, sreaddata1_EXMEM[21], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[20]\, sjumpaddress_EXMEM[20], mips_processor, 1
instance = comp, \spc_IFID[20]\, spc_IFID[20], mips_processor, 1
instance = comp, \spc_IDEX[20]\, spc_IDEX[20], mips_processor, 1
instance = comp, \spc_EXMEM[20]\, spc_EXMEM[20], mips_processor, 1
instance = comp, \reg_file|registers[13][20]\, reg_file|registers[13][20], mips_processor, 1
instance = comp, \reg_file|registers[12][20]~feeder\, reg_file|registers[12][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][20]\, reg_file|registers[12][20], mips_processor, 1
instance = comp, \reg_file|registers[15][20]\, reg_file|registers[15][20], mips_processor, 1
instance = comp, \reg_file|registers[14][20]\, reg_file|registers[14][20], mips_processor, 1
instance = comp, \sreaddata1_IDEX~304\, sreaddata1_IDEX~304, mips_processor, 1
instance = comp, \reg_file|registers[3][20]\, reg_file|registers[3][20], mips_processor, 1
instance = comp, \reg_file|registers[1][20]~feeder\, reg_file|registers[1][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][20]\, reg_file|registers[1][20], mips_processor, 1
instance = comp, \reg_file|registers[2][20]\, reg_file|registers[2][20], mips_processor, 1
instance = comp, \reg_file|registers[0][20]~feeder\, reg_file|registers[0][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][20]\, reg_file|registers[0][20], mips_processor, 1
instance = comp, \sreaddata1_IDEX~303\, sreaddata1_IDEX~303, mips_processor, 1
instance = comp, \reg_file|registers[10][20]\, reg_file|registers[10][20], mips_processor, 1
instance = comp, \reg_file|registers[9][20]~feeder\, reg_file|registers[9][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][20]\, reg_file|registers[9][20], mips_processor, 1
instance = comp, \reg_file|registers[8][20]~feeder\, reg_file|registers[8][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][20]\, reg_file|registers[8][20], mips_processor, 1
instance = comp, \sreaddata1_IDEX~302\, sreaddata1_IDEX~302, mips_processor, 1
instance = comp, \reg_file|registers[5][20]\, reg_file|registers[5][20], mips_processor, 1
instance = comp, \reg_file|registers[6][20]\, reg_file|registers[6][20], mips_processor, 1
instance = comp, \reg_file|registers[4][20]~feeder\, reg_file|registers[4][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][20]\, reg_file|registers[4][20], mips_processor, 1
instance = comp, \reg_file|registers[7][20]~feeder\, reg_file|registers[7][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][20]\, reg_file|registers[7][20], mips_processor, 1
instance = comp, \sreaddata1_IDEX~305\, sreaddata1_IDEX~305, mips_processor, 1
instance = comp, \sreaddata1_IDEX~306\, sreaddata1_IDEX~306, mips_processor, 1
instance = comp, \reg_file|registers[21][20]\, reg_file|registers[21][20], mips_processor, 1
instance = comp, \reg_file|registers[29][20]\, reg_file|registers[29][20], mips_processor, 1
instance = comp, \reg_file|registers[17][20]~DUPLICATE\, reg_file|registers[17][20]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][20]~DUPLICATE\, reg_file|registers[25][20]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~298\, sreaddata1_IDEX~298, mips_processor, 1
instance = comp, \reg_file|registers[18][20]~feeder\, reg_file|registers[18][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][20]\, reg_file|registers[18][20], mips_processor, 1
instance = comp, \reg_file|registers[30][20]\, reg_file|registers[30][20], mips_processor, 1
instance = comp, \reg_file|registers[22][20]\, reg_file|registers[22][20], mips_processor, 1
instance = comp, \reg_file|registers[26][20]\, reg_file|registers[26][20], mips_processor, 1
instance = comp, \sreaddata1_IDEX~299\, sreaddata1_IDEX~299, mips_processor, 1
instance = comp, \reg_file|registers[20][20]\, reg_file|registers[20][20], mips_processor, 1
instance = comp, \reg_file|registers[24][20]~feeder\, reg_file|registers[24][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][20]\, reg_file|registers[24][20], mips_processor, 1
instance = comp, \reg_file|registers[28][20]~DUPLICATE\, reg_file|registers[28][20]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[16][20]\, reg_file|registers[16][20], mips_processor, 1
instance = comp, \sreaddata1_IDEX~297\, sreaddata1_IDEX~297, mips_processor, 1
instance = comp, \reg_file|registers[31][20]\, reg_file|registers[31][20], mips_processor, 1
instance = comp, \reg_file|registers[23][20]\, reg_file|registers[23][20], mips_processor, 1
instance = comp, \reg_file|registers[19][20]~feeder\, reg_file|registers[19][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][20]\, reg_file|registers[19][20], mips_processor, 1
instance = comp, \reg_file|registers[27][20]~DUPLICATE\, reg_file|registers[27][20]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~300\, sreaddata1_IDEX~300, mips_processor, 1
instance = comp, \sreaddata1_IDEX~301\, sreaddata1_IDEX~301, mips_processor, 1
instance = comp, \sreaddata1_IDEX~307\, sreaddata1_IDEX~307, mips_processor, 1
instance = comp, \sreaddata1_IDEX[20]\, sreaddata1_IDEX[20], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[20]\, sreaddata1_EXMEM[20], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[19]\, sjumpaddress_EXMEM[19], mips_processor, 1
instance = comp, \reg_file|registers[0][19]~feeder\, reg_file|registers[0][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][19]\, reg_file|registers[0][19], mips_processor, 1
instance = comp, \reg_file|registers[2][19]\, reg_file|registers[2][19], mips_processor, 1
instance = comp, \reg_file|registers[3][19]\, reg_file|registers[3][19], mips_processor, 1
instance = comp, \reg_file|registers[1][19]~DUPLICATE\, reg_file|registers[1][19]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~292\, sreaddata1_IDEX~292, mips_processor, 1
instance = comp, \reg_file|registers[12][19]~feeder\, reg_file|registers[12][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][19]\, reg_file|registers[12][19], mips_processor, 1
instance = comp, \reg_file|registers[13][19]\, reg_file|registers[13][19], mips_processor, 1
instance = comp, \reg_file|registers[15][19]\, reg_file|registers[15][19], mips_processor, 1
instance = comp, \sreaddata1_IDEX~293\, sreaddata1_IDEX~293, mips_processor, 1
instance = comp, \reg_file|registers[9][19]~feeder\, reg_file|registers[9][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][19]\, reg_file|registers[9][19], mips_processor, 1
instance = comp, \reg_file|registers[11][19]~feeder\, reg_file|registers[11][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][19]\, reg_file|registers[11][19], mips_processor, 1
instance = comp, \reg_file|registers[8][19]~feeder\, reg_file|registers[8][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][19]\, reg_file|registers[8][19], mips_processor, 1
instance = comp, \reg_file|registers[10][19]\, reg_file|registers[10][19], mips_processor, 1
instance = comp, \sreaddata1_IDEX~291\, sreaddata1_IDEX~291, mips_processor, 1
instance = comp, \reg_file|registers[6][19]\, reg_file|registers[6][19], mips_processor, 1
instance = comp, \reg_file|registers[5][19]\, reg_file|registers[5][19], mips_processor, 1
instance = comp, \reg_file|registers[7][19]\, reg_file|registers[7][19], mips_processor, 1
instance = comp, \reg_file|registers[4][19]~feeder\, reg_file|registers[4][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][19]\, reg_file|registers[4][19], mips_processor, 1
instance = comp, \sreaddata1_IDEX~294\, sreaddata1_IDEX~294, mips_processor, 1
instance = comp, \sreaddata1_IDEX~295\, sreaddata1_IDEX~295, mips_processor, 1
instance = comp, \reg_file|registers[20][19]\, reg_file|registers[20][19], mips_processor, 1
instance = comp, \reg_file|registers[16][19]\, reg_file|registers[16][19], mips_processor, 1
instance = comp, \reg_file|registers[24][19]~feeder\, reg_file|registers[24][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][19]\, reg_file|registers[24][19], mips_processor, 1
instance = comp, \reg_file|registers[28][19]\, reg_file|registers[28][19], mips_processor, 1
instance = comp, \sreaddata1_IDEX~286\, sreaddata1_IDEX~286, mips_processor, 1
instance = comp, \reg_file|registers[27][19]\, reg_file|registers[27][19], mips_processor, 1
instance = comp, \reg_file|registers[19][19]~feeder\, reg_file|registers[19][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][19]\, reg_file|registers[19][19], mips_processor, 1
instance = comp, \reg_file|registers[23][19]~feeder\, reg_file|registers[23][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][19]\, reg_file|registers[23][19], mips_processor, 1
instance = comp, \reg_file|registers[31][19]~DUPLICATE\, reg_file|registers[31][19]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~289\, sreaddata1_IDEX~289, mips_processor, 1
instance = comp, \reg_file|registers[17][19]~feeder\, reg_file|registers[17][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][19]\, reg_file|registers[17][19], mips_processor, 1
instance = comp, \reg_file|registers[21][19]\, reg_file|registers[21][19], mips_processor, 1
instance = comp, \reg_file|registers[25][19]~feeder\, reg_file|registers[25][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][19]\, reg_file|registers[25][19], mips_processor, 1
instance = comp, \reg_file|registers[29][19]\, reg_file|registers[29][19], mips_processor, 1
instance = comp, \sreaddata1_IDEX~287\, sreaddata1_IDEX~287, mips_processor, 1
instance = comp, \reg_file|registers[22][19]\, reg_file|registers[22][19], mips_processor, 1
instance = comp, \reg_file|registers[30][19]\, reg_file|registers[30][19], mips_processor, 1
instance = comp, \reg_file|registers[18][19]~feeder\, reg_file|registers[18][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][19]~DUPLICATE\, reg_file|registers[18][19]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][19]~feeder\, reg_file|registers[26][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][19]\, reg_file|registers[26][19], mips_processor, 1
instance = comp, \sreaddata1_IDEX~288\, sreaddata1_IDEX~288, mips_processor, 1
instance = comp, \sreaddata1_IDEX~290\, sreaddata1_IDEX~290, mips_processor, 1
instance = comp, \sreaddata1_IDEX~296\, sreaddata1_IDEX~296, mips_processor, 1
instance = comp, \sreaddata1_IDEX[19]\, sreaddata1_IDEX[19], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[19]~feeder\, sreaddata1_EXMEM[19]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[19]\, sreaddata1_EXMEM[19], mips_processor, 1
instance = comp, \alu_branch|Add0~69\, alu_branch|Add0~69, mips_processor, 1
instance = comp, \spc_IFID[19]\, spc_IFID[19], mips_processor, 1
instance = comp, \spc_IDEX[19]\, spc_IDEX[19], mips_processor, 1
instance = comp, \spc_EXMEM[19]\, spc_EXMEM[19], mips_processor, 1
instance = comp, \mux_jr|output[19]~19\, mux_jr|output[19]~19, mips_processor, 1
instance = comp, \pc_mips|pc_output[19]\, pc_mips|pc_output[19], mips_processor, 1
instance = comp, \Add0~69\, Add0~69, mips_processor, 1
instance = comp, \alu_branch|Add0~73\, alu_branch|Add0~73, mips_processor, 1
instance = comp, \mux_jr|output[20]~20\, mux_jr|output[20]~20, mips_processor, 1
instance = comp, \pc_mips|pc_output[20]\, pc_mips|pc_output[20], mips_processor, 1
instance = comp, \Add0~73\, Add0~73, mips_processor, 1
instance = comp, \alu_branch|Add0~77\, alu_branch|Add0~77, mips_processor, 1
instance = comp, \mux_jr|output[21]~21\, mux_jr|output[21]~21, mips_processor, 1
instance = comp, \pc_mips|pc_output[21]\, pc_mips|pc_output[21], mips_processor, 1
instance = comp, \Add0~77\, Add0~77, mips_processor, 1
instance = comp, \spc_IFID[21]~feeder\, spc_IFID[21]~feeder, mips_processor, 1
instance = comp, \spc_IFID[21]\, spc_IFID[21], mips_processor, 1
instance = comp, \spc_IDEX[21]\, spc_IDEX[21], mips_processor, 1
instance = comp, \spc_EXMEM[21]~feeder\, spc_EXMEM[21]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[21]\, spc_EXMEM[21], mips_processor, 1
instance = comp, \spc_MEMWB[21]\, spc_MEMWB[21], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[24]\, sjumpaddress_EXMEM[24], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[23]\, sjumpaddress_EXMEM[23], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[22]\, sjumpaddress_EXMEM[22], mips_processor, 1
instance = comp, \reg_file|registers[3][22]\, reg_file|registers[3][22], mips_processor, 1
instance = comp, \reg_file|registers[1][22]\, reg_file|registers[1][22], mips_processor, 1
instance = comp, \reg_file|registers[0][22]\, reg_file|registers[0][22], mips_processor, 1
instance = comp, \reg_file|registers[2][22]~DUPLICATE\, reg_file|registers[2][22]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~325\, sreaddata1_IDEX~325, mips_processor, 1
instance = comp, \reg_file|registers[11][22]\, reg_file|registers[11][22], mips_processor, 1
instance = comp, \reg_file|registers[10][22]\, reg_file|registers[10][22], mips_processor, 1
instance = comp, \reg_file|registers[9][22]~feeder\, reg_file|registers[9][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][22]\, reg_file|registers[9][22], mips_processor, 1
instance = comp, \reg_file|registers[8][22]~feeder\, reg_file|registers[8][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][22]\, reg_file|registers[8][22], mips_processor, 1
instance = comp, \sreaddata1_IDEX~324\, sreaddata1_IDEX~324, mips_processor, 1
instance = comp, \reg_file|registers[15][22]~DUPLICATE\, reg_file|registers[15][22]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[12][22]~feeder\, reg_file|registers[12][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][22]\, reg_file|registers[12][22], mips_processor, 1
instance = comp, \reg_file|registers[14][22]\, reg_file|registers[14][22], mips_processor, 1
instance = comp, \reg_file|registers[13][22]\, reg_file|registers[13][22], mips_processor, 1
instance = comp, \sreaddata1_IDEX~326\, sreaddata1_IDEX~326, mips_processor, 1
instance = comp, \reg_file|registers[7][22]~feeder\, reg_file|registers[7][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][22]\, reg_file|registers[7][22], mips_processor, 1
instance = comp, \reg_file|registers[4][22]\, reg_file|registers[4][22], mips_processor, 1
instance = comp, \reg_file|registers[6][22]\, reg_file|registers[6][22], mips_processor, 1
instance = comp, \reg_file|registers[5][22]~feeder\, reg_file|registers[5][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][22]\, reg_file|registers[5][22], mips_processor, 1
instance = comp, \sreaddata1_IDEX~327\, sreaddata1_IDEX~327, mips_processor, 1
instance = comp, \sreaddata1_IDEX~328\, sreaddata1_IDEX~328, mips_processor, 1
instance = comp, \reg_file|registers[22][22]~feeder\, reg_file|registers[22][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][22]\, reg_file|registers[22][22], mips_processor, 1
instance = comp, \reg_file|registers[26][22]~feeder\, reg_file|registers[26][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][22]\, reg_file|registers[26][22], mips_processor, 1
instance = comp, \reg_file|registers[30][22]~feeder\, reg_file|registers[30][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][22]~DUPLICATE\, reg_file|registers[30][22]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[18][22]~feeder\, reg_file|registers[18][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][22]\, reg_file|registers[18][22], mips_processor, 1
instance = comp, \sreaddata1_IDEX~321\, sreaddata1_IDEX~321, mips_processor, 1
instance = comp, \reg_file|registers[21][22]\, reg_file|registers[21][22], mips_processor, 1
instance = comp, \reg_file|registers[29][22]\, reg_file|registers[29][22], mips_processor, 1
instance = comp, \reg_file|registers[25][22]\, reg_file|registers[25][22], mips_processor, 1
instance = comp, \reg_file|registers[17][22]\, reg_file|registers[17][22], mips_processor, 1
instance = comp, \sreaddata1_IDEX~320\, sreaddata1_IDEX~320, mips_processor, 1
instance = comp, \reg_file|registers[31][22]\, reg_file|registers[31][22], mips_processor, 1
instance = comp, \reg_file|registers[27][22]\, reg_file|registers[27][22], mips_processor, 1
instance = comp, \reg_file|registers[23][22]\, reg_file|registers[23][22], mips_processor, 1
instance = comp, \reg_file|registers[19][22]~feeder\, reg_file|registers[19][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][22]~DUPLICATE\, reg_file|registers[19][22]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~322\, sreaddata1_IDEX~322, mips_processor, 1
instance = comp, \reg_file|registers[28][22]\, reg_file|registers[28][22], mips_processor, 1
instance = comp, \reg_file|registers[20][22]\, reg_file|registers[20][22], mips_processor, 1
instance = comp, \reg_file|registers[16][22]\, reg_file|registers[16][22], mips_processor, 1
instance = comp, \reg_file|registers[24][22]~feeder\, reg_file|registers[24][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][22]\, reg_file|registers[24][22], mips_processor, 1
instance = comp, \sreaddata1_IDEX~319\, sreaddata1_IDEX~319, mips_processor, 1
instance = comp, \sreaddata1_IDEX~323\, sreaddata1_IDEX~323, mips_processor, 1
instance = comp, \sreaddata1_IDEX~329\, sreaddata1_IDEX~329, mips_processor, 1
instance = comp, \sreaddata1_IDEX[22]\, sreaddata1_IDEX[22], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[22]\, sreaddata1_EXMEM[22], mips_processor, 1
instance = comp, \spc_IFID[22]~feeder\, spc_IFID[22]~feeder, mips_processor, 1
instance = comp, \spc_IFID[22]\, spc_IFID[22], mips_processor, 1
instance = comp, \spc_IDEX[22]\, spc_IDEX[22], mips_processor, 1
instance = comp, \spc_EXMEM[22]\, spc_EXMEM[22], mips_processor, 1
instance = comp, \alu_branch|Add0~81\, alu_branch|Add0~81, mips_processor, 1
instance = comp, \mux_jr|output[22]~22\, mux_jr|output[22]~22, mips_processor, 1
instance = comp, \mux_jr|output[22]~23\, mux_jr|output[22]~23, mips_processor, 1
instance = comp, \pc_mips|pc_output[22]\, pc_mips|pc_output[22], mips_processor, 1
instance = comp, \Add0~81\, Add0~81, mips_processor, 1
instance = comp, \alu_branch|Add0~85\, alu_branch|Add0~85, mips_processor, 1
instance = comp, \reg_file|registers[13][23]\, reg_file|registers[13][23], mips_processor, 1
instance = comp, \reg_file|registers[12][23]\, reg_file|registers[12][23], mips_processor, 1
instance = comp, \reg_file|registers[14][23]\, reg_file|registers[14][23], mips_processor, 1
instance = comp, \reg_file|registers[15][23]\, reg_file|registers[15][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~205\, sreaddata1_IDEX~205, mips_processor, 1
instance = comp, \reg_file|registers[10][23]~feeder\, reg_file|registers[10][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][23]\, reg_file|registers[10][23], mips_processor, 1
instance = comp, \reg_file|registers[8][23]~feeder\, reg_file|registers[8][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][23]\, reg_file|registers[8][23], mips_processor, 1
instance = comp, \reg_file|registers[11][23]\, reg_file|registers[11][23], mips_processor, 1
instance = comp, \reg_file|registers[9][23]\, reg_file|registers[9][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~203\, sreaddata1_IDEX~203, mips_processor, 1
instance = comp, \reg_file|registers[1][23]\, reg_file|registers[1][23], mips_processor, 1
instance = comp, \reg_file|registers[3][23]~feeder\, reg_file|registers[3][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][23]\, reg_file|registers[3][23], mips_processor, 1
instance = comp, \reg_file|registers[2][23]~feeder\, reg_file|registers[2][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][23]\, reg_file|registers[2][23], mips_processor, 1
instance = comp, \reg_file|registers[0][23]~feeder\, reg_file|registers[0][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][23]\, reg_file|registers[0][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~204\, sreaddata1_IDEX~204, mips_processor, 1
instance = comp, \reg_file|registers[4][23]~feeder\, reg_file|registers[4][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][23]\, reg_file|registers[4][23], mips_processor, 1
instance = comp, \reg_file|registers[5][23]\, reg_file|registers[5][23], mips_processor, 1
instance = comp, \reg_file|registers[6][23]\, reg_file|registers[6][23], mips_processor, 1
instance = comp, \reg_file|registers[7][23]~feeder\, reg_file|registers[7][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][23]\, reg_file|registers[7][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~206\, sreaddata1_IDEX~206, mips_processor, 1
instance = comp, \sreaddata1_IDEX~207\, sreaddata1_IDEX~207, mips_processor, 1
instance = comp, \reg_file|registers[28][23]\, reg_file|registers[28][23], mips_processor, 1
instance = comp, \reg_file|registers[20][23]\, reg_file|registers[20][23], mips_processor, 1
instance = comp, \reg_file|registers[16][23]\, reg_file|registers[16][23], mips_processor, 1
instance = comp, \reg_file|registers[24][23]\, reg_file|registers[24][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~198\, sreaddata1_IDEX~198, mips_processor, 1
instance = comp, \reg_file|registers[29][23]\, reg_file|registers[29][23], mips_processor, 1
instance = comp, \reg_file|registers[17][23]\, reg_file|registers[17][23], mips_processor, 1
instance = comp, \reg_file|registers[25][23]\, reg_file|registers[25][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~199\, sreaddata1_IDEX~199, mips_processor, 1
instance = comp, \reg_file|registers[19][23]\, reg_file|registers[19][23], mips_processor, 1
instance = comp, \reg_file|registers[31][23]\, reg_file|registers[31][23], mips_processor, 1
instance = comp, \reg_file|registers[23][23]\, reg_file|registers[23][23], mips_processor, 1
instance = comp, \reg_file|registers[27][23]\, reg_file|registers[27][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~201\, sreaddata1_IDEX~201, mips_processor, 1
instance = comp, \reg_file|registers[30][23]\, reg_file|registers[30][23], mips_processor, 1
instance = comp, \reg_file|registers[26][23]\, reg_file|registers[26][23], mips_processor, 1
instance = comp, \reg_file|registers[22][23]\, reg_file|registers[22][23], mips_processor, 1
instance = comp, \reg_file|registers[18][23]~feeder\, reg_file|registers[18][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][23]\, reg_file|registers[18][23], mips_processor, 1
instance = comp, \sreaddata1_IDEX~200\, sreaddata1_IDEX~200, mips_processor, 1
instance = comp, \sreaddata1_IDEX~202\, sreaddata1_IDEX~202, mips_processor, 1
instance = comp, \sreaddata1_IDEX~208\, sreaddata1_IDEX~208, mips_processor, 1
instance = comp, \sreaddata1_IDEX[23]\, sreaddata1_IDEX[23], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[23]\, sreaddata1_EXMEM[23], mips_processor, 1
instance = comp, \spc_IFID[23]\, spc_IFID[23], mips_processor, 1
instance = comp, \spc_IDEX[23]\, spc_IDEX[23], mips_processor, 1
instance = comp, \spc_EXMEM[23]\, spc_EXMEM[23], mips_processor, 1
instance = comp, \mux_jr|output[23]~24\, mux_jr|output[23]~24, mips_processor, 1
instance = comp, \pc_mips|pc_output[23]\, pc_mips|pc_output[23], mips_processor, 1
instance = comp, \Add0~85\, Add0~85, mips_processor, 1
instance = comp, \alu_branch|Add0~89\, alu_branch|Add0~89, mips_processor, 1
instance = comp, \reg_file|registers[29][24]~feeder\, reg_file|registers[29][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][24]\, reg_file|registers[29][24], mips_processor, 1
instance = comp, \reg_file|registers[25][24]\, reg_file|registers[25][24], mips_processor, 1
instance = comp, \reg_file|registers[21][24]\, reg_file|registers[21][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~210\, sreaddata1_IDEX~210, mips_processor, 1
instance = comp, \reg_file|registers[16][24]~feeder\, reg_file|registers[16][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][24]\, reg_file|registers[16][24], mips_processor, 1
instance = comp, \reg_file|registers[28][24]~feeder\, reg_file|registers[28][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][24]\, reg_file|registers[28][24], mips_processor, 1
instance = comp, \reg_file|registers[20][24]~feeder\, reg_file|registers[20][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][24]\, reg_file|registers[20][24], mips_processor, 1
instance = comp, \reg_file|registers[24][24]~feeder\, reg_file|registers[24][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][24]\, reg_file|registers[24][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~209\, sreaddata1_IDEX~209, mips_processor, 1
instance = comp, \reg_file|registers[23][24]~feeder\, reg_file|registers[23][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][24]\, reg_file|registers[23][24], mips_processor, 1
instance = comp, \reg_file|registers[31][24]~feeder\, reg_file|registers[31][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][24]\, reg_file|registers[31][24], mips_processor, 1
instance = comp, \reg_file|registers[19][24]~feeder\, reg_file|registers[19][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][24]~DUPLICATE\, reg_file|registers[19][24]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[27][24]~DUPLICATE\, reg_file|registers[27][24]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~212\, sreaddata1_IDEX~212, mips_processor, 1
instance = comp, \reg_file|registers[22][24]\, reg_file|registers[22][24], mips_processor, 1
instance = comp, \reg_file|registers[18][24]~feeder\, reg_file|registers[18][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][24]\, reg_file|registers[18][24], mips_processor, 1
instance = comp, \reg_file|registers[30][24]~DUPLICATE\, reg_file|registers[30][24]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][24]\, reg_file|registers[26][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~211\, sreaddata1_IDEX~211, mips_processor, 1
instance = comp, \sreaddata1_IDEX~213\, sreaddata1_IDEX~213, mips_processor, 1
instance = comp, \reg_file|registers[2][24]~feeder\, reg_file|registers[2][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][24]\, reg_file|registers[2][24], mips_processor, 1
instance = comp, \reg_file|registers[1][24]\, reg_file|registers[1][24], mips_processor, 1
instance = comp, \reg_file|registers[3][24]~DUPLICATE\, reg_file|registers[3][24]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[0][24]~feeder\, reg_file|registers[0][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][24]\, reg_file|registers[0][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~215\, sreaddata1_IDEX~215, mips_processor, 1
instance = comp, \reg_file|registers[11][24]\, reg_file|registers[11][24], mips_processor, 1
instance = comp, \reg_file|registers[9][24]~feeder\, reg_file|registers[9][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][24]\, reg_file|registers[9][24], mips_processor, 1
instance = comp, \reg_file|registers[8][24]~feeder\, reg_file|registers[8][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][24]\, reg_file|registers[8][24], mips_processor, 1
instance = comp, \reg_file|registers[10][24]~feeder\, reg_file|registers[10][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][24]\, reg_file|registers[10][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~214\, sreaddata1_IDEX~214, mips_processor, 1
instance = comp, \reg_file|registers[14][24]\, reg_file|registers[14][24], mips_processor, 1
instance = comp, \reg_file|registers[15][24]\, reg_file|registers[15][24], mips_processor, 1
instance = comp, \reg_file|registers[12][24]\, reg_file|registers[12][24], mips_processor, 1
instance = comp, \reg_file|registers[13][24]~feeder\, reg_file|registers[13][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][24]\, reg_file|registers[13][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~216\, sreaddata1_IDEX~216, mips_processor, 1
instance = comp, \reg_file|registers[4][24]\, reg_file|registers[4][24], mips_processor, 1
instance = comp, \reg_file|registers[6][24]\, reg_file|registers[6][24], mips_processor, 1
instance = comp, \reg_file|registers[5][24]~feeder\, reg_file|registers[5][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][24]\, reg_file|registers[5][24], mips_processor, 1
instance = comp, \reg_file|registers[7][24]~feeder\, reg_file|registers[7][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][24]\, reg_file|registers[7][24], mips_processor, 1
instance = comp, \sreaddata1_IDEX~217\, sreaddata1_IDEX~217, mips_processor, 1
instance = comp, \sreaddata1_IDEX~218\, sreaddata1_IDEX~218, mips_processor, 1
instance = comp, \sreaddata1_IDEX~219\, sreaddata1_IDEX~219, mips_processor, 1
instance = comp, \sreaddata1_IDEX[24]\, sreaddata1_IDEX[24], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[24]\, sreaddata1_EXMEM[24], mips_processor, 1
instance = comp, \mux_jr|output[24]~25\, mux_jr|output[24]~25, mips_processor, 1
instance = comp, \pc_mips|pc_output[24]\, pc_mips|pc_output[24], mips_processor, 1
instance = comp, \Add0~89\, Add0~89, mips_processor, 1
instance = comp, \spc_IFID[24]\, spc_IFID[24], mips_processor, 1
instance = comp, \spc_IDEX[24]\, spc_IDEX[24], mips_processor, 1
instance = comp, \spc_EXMEM[24]\, spc_EXMEM[24], mips_processor, 1
instance = comp, \spc_MEMWB[24]\, spc_MEMWB[24], mips_processor, 1
instance = comp, \alu_branch|Add0~93\, alu_branch|Add0~93, mips_processor, 1
instance = comp, \reg_file|registers[11][25]\, reg_file|registers[11][25], mips_processor, 1
instance = comp, \reg_file|registers[10][25]\, reg_file|registers[10][25], mips_processor, 1
instance = comp, \reg_file|registers[8][25]\, reg_file|registers[8][25], mips_processor, 1
instance = comp, \reg_file|registers[9][25]~feeder\, reg_file|registers[9][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][25]\, reg_file|registers[9][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~225\, sreaddata1_IDEX~225, mips_processor, 1
instance = comp, \reg_file|registers[14][25]\, reg_file|registers[14][25], mips_processor, 1
instance = comp, \reg_file|registers[15][25]\, reg_file|registers[15][25], mips_processor, 1
instance = comp, \reg_file|registers[12][25]\, reg_file|registers[12][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~227\, sreaddata1_IDEX~227, mips_processor, 1
instance = comp, \reg_file|registers[4][25]\, reg_file|registers[4][25], mips_processor, 1
instance = comp, \reg_file|registers[5][25]\, reg_file|registers[5][25], mips_processor, 1
instance = comp, \reg_file|registers[6][25]\, reg_file|registers[6][25], mips_processor, 1
instance = comp, \reg_file|registers[7][25]~feeder\, reg_file|registers[7][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][25]\, reg_file|registers[7][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~228\, sreaddata1_IDEX~228, mips_processor, 1
instance = comp, \reg_file|registers[1][25]~DUPLICATE\, reg_file|registers[1][25]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[2][25]\, reg_file|registers[2][25], mips_processor, 1
instance = comp, \reg_file|registers[3][25]\, reg_file|registers[3][25], mips_processor, 1
instance = comp, \reg_file|registers[0][25]\, reg_file|registers[0][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~226\, sreaddata1_IDEX~226, mips_processor, 1
instance = comp, \sreaddata1_IDEX~229\, sreaddata1_IDEX~229, mips_processor, 1
instance = comp, \reg_file|registers[19][25]~feeder\, reg_file|registers[19][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][25]\, reg_file|registers[19][25], mips_processor, 1
instance = comp, \reg_file|registers[31][25]\, reg_file|registers[31][25], mips_processor, 1
instance = comp, \reg_file|registers[23][25]\, reg_file|registers[23][25], mips_processor, 1
instance = comp, \reg_file|registers[27][25]\, reg_file|registers[27][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~223\, sreaddata1_IDEX~223, mips_processor, 1
instance = comp, \reg_file|registers[25][25]~feeder\, reg_file|registers[25][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][25]\, reg_file|registers[25][25], mips_processor, 1
instance = comp, \reg_file|registers[21][25]\, reg_file|registers[21][25], mips_processor, 1
instance = comp, \reg_file|registers[17][25]~DUPLICATE\, reg_file|registers[17][25]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[29][25]~feeder\, reg_file|registers[29][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][25]\, reg_file|registers[29][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~221\, sreaddata1_IDEX~221, mips_processor, 1
instance = comp, \reg_file|registers[26][25]~DUPLICATE\, reg_file|registers[26][25]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[22][25]~feeder\, reg_file|registers[22][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][25]\, reg_file|registers[22][25], mips_processor, 1
instance = comp, \reg_file|registers[30][25]\, reg_file|registers[30][25], mips_processor, 1
instance = comp, \reg_file|registers[18][25]\, reg_file|registers[18][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~222\, sreaddata1_IDEX~222, mips_processor, 1
instance = comp, \reg_file|registers[20][25]\, reg_file|registers[20][25], mips_processor, 1
instance = comp, \reg_file|registers[16][25]\, reg_file|registers[16][25], mips_processor, 1
instance = comp, \reg_file|registers[24][25]\, reg_file|registers[24][25], mips_processor, 1
instance = comp, \reg_file|registers[28][25]~feeder\, reg_file|registers[28][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][25]\, reg_file|registers[28][25], mips_processor, 1
instance = comp, \sreaddata1_IDEX~220\, sreaddata1_IDEX~220, mips_processor, 1
instance = comp, \sreaddata1_IDEX~224\, sreaddata1_IDEX~224, mips_processor, 1
instance = comp, \sreaddata1_IDEX~230\, sreaddata1_IDEX~230, mips_processor, 1
instance = comp, \sreaddata1_IDEX[25]\, sreaddata1_IDEX[25], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[25]~feeder\, sreaddata1_EXMEM[25]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[25]\, sreaddata1_EXMEM[25], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[25]~feeder\, sjumpaddress_EXMEM[25]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[25]\, sjumpaddress_EXMEM[25], mips_processor, 1
instance = comp, \mux_jr|output[25]~26\, mux_jr|output[25]~26, mips_processor, 1
instance = comp, \pc_mips|pc_output[25]\, pc_mips|pc_output[25], mips_processor, 1
instance = comp, \Add0~93\, Add0~93, mips_processor, 1
instance = comp, \spc_IFID[25]\, spc_IFID[25], mips_processor, 1
instance = comp, \spc_IDEX[25]\, spc_IDEX[25], mips_processor, 1
instance = comp, \spc_EXMEM[25]\, spc_EXMEM[25], mips_processor, 1
instance = comp, \spc_MEMWB[25]\, spc_MEMWB[25], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[26]\, sjumpaddress_EXMEM[26], mips_processor, 1
instance = comp, \alu_branch|Add0~97\, alu_branch|Add0~97, mips_processor, 1
instance = comp, \reg_file|registers[11][26]~feeder\, reg_file|registers[11][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][26]\, reg_file|registers[11][26], mips_processor, 1
instance = comp, \reg_file|registers[9][26]\, reg_file|registers[9][26], mips_processor, 1
instance = comp, \reg_file|registers[8][26]~feeder\, reg_file|registers[8][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][26]\, reg_file|registers[8][26], mips_processor, 1
instance = comp, \sreaddata1_IDEX~236\, sreaddata1_IDEX~236, mips_processor, 1
instance = comp, \reg_file|registers[2][26]\, reg_file|registers[2][26], mips_processor, 1
instance = comp, \reg_file|registers[3][26]~feeder\, reg_file|registers[3][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][26]\, reg_file|registers[3][26], mips_processor, 1
instance = comp, \reg_file|registers[1][26]~feeder\, reg_file|registers[1][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][26]\, reg_file|registers[1][26], mips_processor, 1
instance = comp, \reg_file|registers[0][26]~feeder\, reg_file|registers[0][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][26]\, reg_file|registers[0][26], mips_processor, 1
instance = comp, \sreaddata1_IDEX~237\, sreaddata1_IDEX~237, mips_processor, 1
instance = comp, \reg_file|registers[15][26]\, reg_file|registers[15][26], mips_processor, 1
instance = comp, \reg_file|registers[13][26]~feeder\, reg_file|registers[13][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][26]\, reg_file|registers[13][26], mips_processor, 1
instance = comp, \reg_file|registers[14][26]\, reg_file|registers[14][26], mips_processor, 1
instance = comp, \reg_file|registers[12][26]~feeder\, reg_file|registers[12][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][26]\, reg_file|registers[12][26], mips_processor, 1
instance = comp, \sreaddata1_IDEX~238\, sreaddata1_IDEX~238, mips_processor, 1
instance = comp, \reg_file|registers[5][26]\, reg_file|registers[5][26], mips_processor, 1
instance = comp, \reg_file|registers[4][26]~feeder\, reg_file|registers[4][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][26]\, reg_file|registers[4][26], mips_processor, 1
instance = comp, \reg_file|registers[6][26]~feeder\, reg_file|registers[6][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][26]\, reg_file|registers[6][26], mips_processor, 1
instance = comp, \reg_file|registers[7][26]~feeder\, reg_file|registers[7][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][26]\, reg_file|registers[7][26], mips_processor, 1
instance = comp, \sreaddata1_IDEX~239\, sreaddata1_IDEX~239, mips_processor, 1
instance = comp, \sreaddata1_IDEX~240\, sreaddata1_IDEX~240, mips_processor, 1
instance = comp, \reg_file|registers[22][26]~feeder\, reg_file|registers[22][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][26]\, reg_file|registers[22][26], mips_processor, 1
instance = comp, \reg_file|registers[26][26]~feeder\, reg_file|registers[26][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][26]\, reg_file|registers[26][26], mips_processor, 1
instance = comp, \reg_file|registers[30][26]~feeder\, reg_file|registers[30][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][26]\, reg_file|registers[30][26], mips_processor, 1
instance = comp, \reg_file|registers[18][26]~feeder\, reg_file|registers[18][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][26]\, reg_file|registers[18][26], mips_processor, 1
instance = comp, \sreaddata1_IDEX~233\, sreaddata1_IDEX~233, mips_processor, 1
instance = comp, \reg_file|registers[16][26]~feeder\, reg_file|registers[16][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][26]\, reg_file|registers[16][26], mips_processor, 1
instance = comp, \reg_file|registers[28][26]\, reg_file|registers[28][26], mips_processor, 1
instance = comp, \reg_file|registers[24][26]\, reg_file|registers[24][26], mips_processor, 1
instance = comp, \reg_file|registers[20][26]\, reg_file|registers[20][26], mips_processor, 1
instance = comp, \sreaddata1_IDEX~231\, sreaddata1_IDEX~231, mips_processor, 1
instance = comp, \reg_file|registers[31][26]~feeder\, reg_file|registers[31][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][26]\, reg_file|registers[31][26], mips_processor, 1
instance = comp, \reg_file|registers[19][26]~feeder\, reg_file|registers[19][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][26]\, reg_file|registers[19][26], mips_processor, 1
instance = comp, \reg_file|registers[23][26]\, reg_file|registers[23][26], mips_processor, 1
instance = comp, \reg_file|registers[27][26]~DUPLICATE\, reg_file|registers[27][26]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~234\, sreaddata1_IDEX~234, mips_processor, 1
instance = comp, \reg_file|registers[29][26]\, reg_file|registers[29][26], mips_processor, 1
instance = comp, \reg_file|registers[21][26]\, reg_file|registers[21][26], mips_processor, 1
instance = comp, \reg_file|registers[17][26]~DUPLICATE\, reg_file|registers[17][26]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][26]~DUPLICATE\, reg_file|registers[25][26]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~232\, sreaddata1_IDEX~232, mips_processor, 1
instance = comp, \sreaddata1_IDEX~235\, sreaddata1_IDEX~235, mips_processor, 1
instance = comp, \sreaddata1_IDEX~241\, sreaddata1_IDEX~241, mips_processor, 1
instance = comp, \sreaddata1_IDEX[26]\, sreaddata1_IDEX[26], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[26]~feeder\, sreaddata1_EXMEM[26]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[26]\, sreaddata1_EXMEM[26], mips_processor, 1
instance = comp, \mux_jr|output[26]~27\, mux_jr|output[26]~27, mips_processor, 1
instance = comp, \pc_mips|pc_output[26]\, pc_mips|pc_output[26], mips_processor, 1
instance = comp, \Add0~97\, Add0~97, mips_processor, 1
instance = comp, \spc_IFID[26]\, spc_IFID[26], mips_processor, 1
instance = comp, \spc_IDEX[26]\, spc_IDEX[26], mips_processor, 1
instance = comp, \spc_EXMEM[26]\, spc_EXMEM[26], mips_processor, 1
instance = comp, \spc_MEMWB[26]\, spc_MEMWB[26], mips_processor, 1
instance = comp, \alu_main|Mux22~3\, alu_main|Mux22~3, mips_processor, 1
instance = comp, \reg_file|registers[22][29]\, reg_file|registers[22][29], mips_processor, 1
instance = comp, \reg_file|registers[18][29]\, reg_file|registers[18][29], mips_processor, 1
instance = comp, \reg_file|registers[30][29]~DUPLICATE\, reg_file|registers[30][29]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][29]\, reg_file|registers[26][29], mips_processor, 1
instance = comp, \sreaddata1_IDEX~134\, sreaddata1_IDEX~134, mips_processor, 1
instance = comp, \reg_file|registers[20][29]~feeder\, reg_file|registers[20][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][29]\, reg_file|registers[20][29], mips_processor, 1
instance = comp, \reg_file|registers[24][29]~feeder\, reg_file|registers[24][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][29]\, reg_file|registers[24][29], mips_processor, 1
instance = comp, \reg_file|registers[16][29]~feeder\, reg_file|registers[16][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][29]~DUPLICATE\, reg_file|registers[16][29]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[28][29]~feeder\, reg_file|registers[28][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][29]~DUPLICATE\, reg_file|registers[28][29]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~132\, sreaddata1_IDEX~132, mips_processor, 1
instance = comp, \reg_file|registers[21][29]\, reg_file|registers[21][29], mips_processor, 1
instance = comp, \reg_file|registers[25][29]\, reg_file|registers[25][29], mips_processor, 1
instance = comp, \reg_file|registers[17][29]\, reg_file|registers[17][29], mips_processor, 1
instance = comp, \reg_file|registers[29][29]\, reg_file|registers[29][29], mips_processor, 1
instance = comp, \sreaddata1_IDEX~133\, sreaddata1_IDEX~133, mips_processor, 1
instance = comp, \reg_file|registers[19][29]~feeder\, reg_file|registers[19][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][29]\, reg_file|registers[19][29], mips_processor, 1
instance = comp, \reg_file|registers[31][29]~feeder\, reg_file|registers[31][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][29]\, reg_file|registers[31][29], mips_processor, 1
instance = comp, \reg_file|registers[23][29]\, reg_file|registers[23][29], mips_processor, 1
instance = comp, \reg_file|registers[27][29]~feeder\, reg_file|registers[27][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][29]~DUPLICATE\, reg_file|registers[27][29]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~135\, sreaddata1_IDEX~135, mips_processor, 1
instance = comp, \sreaddata1_IDEX~136\, sreaddata1_IDEX~136, mips_processor, 1
instance = comp, \reg_file|registers[3][29]\, reg_file|registers[3][29], mips_processor, 1
instance = comp, \reg_file|registers[0][29]~feeder\, reg_file|registers[0][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][29]\, reg_file|registers[0][29], mips_processor, 1
instance = comp, \reg_file|registers[2][29]\, reg_file|registers[2][29], mips_processor, 1
instance = comp, \reg_file|registers[1][29]~feeder\, reg_file|registers[1][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][29]\, reg_file|registers[1][29], mips_processor, 1
instance = comp, \sreaddata1_IDEX~138\, sreaddata1_IDEX~138, mips_processor, 1
instance = comp, \reg_file|registers[14][29]~feeder\, reg_file|registers[14][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][29]\, reg_file|registers[14][29], mips_processor, 1
instance = comp, \reg_file|registers[12][29]~feeder\, reg_file|registers[12][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][29]\, reg_file|registers[12][29], mips_processor, 1
instance = comp, \reg_file|registers[15][29]\, reg_file|registers[15][29], mips_processor, 1
instance = comp, \reg_file|registers[13][29]~feeder\, reg_file|registers[13][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][29]\, reg_file|registers[13][29], mips_processor, 1
instance = comp, \sreaddata1_IDEX~139\, sreaddata1_IDEX~139, mips_processor, 1
instance = comp, \reg_file|registers[8][29]\, reg_file|registers[8][29], mips_processor, 1
instance = comp, \reg_file|registers[10][29]\, reg_file|registers[10][29], mips_processor, 1
instance = comp, \reg_file|registers[9][29]\, reg_file|registers[9][29], mips_processor, 1
instance = comp, \sreaddata1_IDEX~137\, sreaddata1_IDEX~137, mips_processor, 1
instance = comp, \reg_file|registers[6][29]\, reg_file|registers[6][29], mips_processor, 1
instance = comp, \reg_file|registers[5][29]\, reg_file|registers[5][29], mips_processor, 1
instance = comp, \reg_file|registers[7][29]\, reg_file|registers[7][29], mips_processor, 1
instance = comp, \reg_file|registers[4][29]\, reg_file|registers[4][29], mips_processor, 1
instance = comp, \sreaddata1_IDEX~140\, sreaddata1_IDEX~140, mips_processor, 1
instance = comp, \sreaddata1_IDEX~141\, sreaddata1_IDEX~141, mips_processor, 1
instance = comp, \sreaddata1_IDEX~142\, sreaddata1_IDEX~142, mips_processor, 1
instance = comp, \sreaddata1_IDEX[29]\, sreaddata1_IDEX[29], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[29]\, sreaddata1_EXMEM[29], mips_processor, 1
instance = comp, \reg_file|registers[15][27]\, reg_file|registers[15][27], mips_processor, 1
instance = comp, \reg_file|registers[14][27]~feeder\, reg_file|registers[14][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][27]~DUPLICATE\, reg_file|registers[14][27]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[13][27]~feeder\, reg_file|registers[13][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][27]\, reg_file|registers[13][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~249\, sreaddata1_IDEX~249, mips_processor, 1
instance = comp, \reg_file|registers[0][27]\, reg_file|registers[0][27], mips_processor, 1
instance = comp, \reg_file|registers[1][27]\, reg_file|registers[1][27], mips_processor, 1
instance = comp, \reg_file|registers[3][27]\, reg_file|registers[3][27], mips_processor, 1
instance = comp, \reg_file|registers[2][27]\, reg_file|registers[2][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~248\, sreaddata1_IDEX~248, mips_processor, 1
instance = comp, \reg_file|registers[9][27]~feeder\, reg_file|registers[9][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][27]\, reg_file|registers[9][27], mips_processor, 1
instance = comp, \reg_file|registers[8][27]~DUPLICATE\, reg_file|registers[8][27]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[11][27]\, reg_file|registers[11][27], mips_processor, 1
instance = comp, \reg_file|registers[10][27]~feeder\, reg_file|registers[10][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][27]~DUPLICATE\, reg_file|registers[10][27]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~247\, sreaddata1_IDEX~247, mips_processor, 1
instance = comp, \reg_file|registers[7][27]~DUPLICATE\, reg_file|registers[7][27]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[6][27]\, reg_file|registers[6][27], mips_processor, 1
instance = comp, \reg_file|registers[4][27]~feeder\, reg_file|registers[4][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][27]\, reg_file|registers[4][27], mips_processor, 1
instance = comp, \reg_file|registers[5][27]~feeder\, reg_file|registers[5][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][27]\, reg_file|registers[5][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~250\, sreaddata1_IDEX~250, mips_processor, 1
instance = comp, \sreaddata1_IDEX~251\, sreaddata1_IDEX~251, mips_processor, 1
instance = comp, \reg_file|registers[25][27]\, reg_file|registers[25][27], mips_processor, 1
instance = comp, \reg_file|registers[17][27]\, reg_file|registers[17][27], mips_processor, 1
instance = comp, \reg_file|registers[29][27]~feeder\, reg_file|registers[29][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][27]\, reg_file|registers[29][27], mips_processor, 1
instance = comp, \reg_file|registers[21][27]\, reg_file|registers[21][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~243\, sreaddata1_IDEX~243, mips_processor, 1
instance = comp, \reg_file|registers[20][27]\, reg_file|registers[20][27], mips_processor, 1
instance = comp, \reg_file|registers[16][27]\, reg_file|registers[16][27], mips_processor, 1
instance = comp, \reg_file|registers[28][27]\, reg_file|registers[28][27], mips_processor, 1
instance = comp, \reg_file|registers[24][27]\, reg_file|registers[24][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~242\, sreaddata1_IDEX~242, mips_processor, 1
instance = comp, \reg_file|registers[27][27]\, reg_file|registers[27][27], mips_processor, 1
instance = comp, \reg_file|registers[23][27]\, reg_file|registers[23][27], mips_processor, 1
instance = comp, \reg_file|registers[31][27]\, reg_file|registers[31][27], mips_processor, 1
instance = comp, \reg_file|registers[19][27]~feeder\, reg_file|registers[19][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][27]\, reg_file|registers[19][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~245\, sreaddata1_IDEX~245, mips_processor, 1
instance = comp, \reg_file|registers[30][27]\, reg_file|registers[30][27], mips_processor, 1
instance = comp, \reg_file|registers[26][27]\, reg_file|registers[26][27], mips_processor, 1
instance = comp, \reg_file|registers[18][27]~feeder\, reg_file|registers[18][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][27]\, reg_file|registers[18][27], mips_processor, 1
instance = comp, \reg_file|registers[22][27]\, reg_file|registers[22][27], mips_processor, 1
instance = comp, \sreaddata1_IDEX~244\, sreaddata1_IDEX~244, mips_processor, 1
instance = comp, \sreaddata1_IDEX~246\, sreaddata1_IDEX~246, mips_processor, 1
instance = comp, \sreaddata1_IDEX~252\, sreaddata1_IDEX~252, mips_processor, 1
instance = comp, \sreaddata1_IDEX[27]\, sreaddata1_IDEX[27], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[27]\, sreaddata1_EXMEM[27], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[27]\, sjumpaddress_EXMEM[27], mips_processor, 1
instance = comp, \spc_IFID[27]\, spc_IFID[27], mips_processor, 1
instance = comp, \spc_IDEX[27]\, spc_IDEX[27], mips_processor, 1
instance = comp, \spc_EXMEM[27]\, spc_EXMEM[27], mips_processor, 1
instance = comp, \alu_branch|Add0~101\, alu_branch|Add0~101, mips_processor, 1
instance = comp, \mux_jr|output[27]~28\, mux_jr|output[27]~28, mips_processor, 1
instance = comp, \pc_mips|pc_output[27]\, pc_mips|pc_output[27], mips_processor, 1
instance = comp, \Add0~101\, Add0~101, mips_processor, 1
instance = comp, \alu_branch|Add0~105\, alu_branch|Add0~105, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[28]\, sjumpaddress_IDEX[28], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[28]~feeder\, sjumpaddress_EXMEM[28]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[28]\, sjumpaddress_EXMEM[28], mips_processor, 1
instance = comp, \reg_file|registers[25][28]\, reg_file|registers[25][28], mips_processor, 1
instance = comp, \reg_file|registers[29][28]~feeder\, reg_file|registers[29][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][28]\, reg_file|registers[29][28], mips_processor, 1
instance = comp, \reg_file|registers[17][28]\, reg_file|registers[17][28], mips_processor, 1
instance = comp, \reg_file|registers[21][28]\, reg_file|registers[21][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~254\, sreaddata1_IDEX~254, mips_processor, 1
instance = comp, \reg_file|registers[28][28]\, reg_file|registers[28][28], mips_processor, 1
instance = comp, \reg_file|registers[20][28]\, reg_file|registers[20][28], mips_processor, 1
instance = comp, \reg_file|registers[24][28]~feeder\, reg_file|registers[24][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][28]\, reg_file|registers[24][28], mips_processor, 1
instance = comp, \reg_file|registers[16][28]\, reg_file|registers[16][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~253\, sreaddata1_IDEX~253, mips_processor, 1
instance = comp, \reg_file|registers[26][28]\, reg_file|registers[26][28], mips_processor, 1
instance = comp, \reg_file|registers[30][28]\, reg_file|registers[30][28], mips_processor, 1
instance = comp, \reg_file|registers[18][28]~feeder\, reg_file|registers[18][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][28]\, reg_file|registers[18][28], mips_processor, 1
instance = comp, \reg_file|registers[22][28]~feeder\, reg_file|registers[22][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][28]\, reg_file|registers[22][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~255\, sreaddata1_IDEX~255, mips_processor, 1
instance = comp, \reg_file|registers[31][28]\, reg_file|registers[31][28], mips_processor, 1
instance = comp, \reg_file|registers[27][28]\, reg_file|registers[27][28], mips_processor, 1
instance = comp, \reg_file|registers[23][28]\, reg_file|registers[23][28], mips_processor, 1
instance = comp, \reg_file|registers[19][28]~feeder\, reg_file|registers[19][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][28]\, reg_file|registers[19][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~256\, sreaddata1_IDEX~256, mips_processor, 1
instance = comp, \sreaddata1_IDEX~257\, sreaddata1_IDEX~257, mips_processor, 1
instance = comp, \reg_file|registers[6][28]~feeder\, reg_file|registers[6][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][28]\, reg_file|registers[6][28], mips_processor, 1
instance = comp, \reg_file|registers[5][28]~DUPLICATE\, reg_file|registers[5][28]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[7][28]~DUPLICATE\, reg_file|registers[7][28]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[4][28]\, reg_file|registers[4][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~261\, sreaddata1_IDEX~261, mips_processor, 1
instance = comp, \reg_file|registers[3][28]\, reg_file|registers[3][28], mips_processor, 1
instance = comp, \reg_file|registers[0][28]~feeder\, reg_file|registers[0][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][28]\, reg_file|registers[0][28], mips_processor, 1
instance = comp, \reg_file|registers[1][28]\, reg_file|registers[1][28], mips_processor, 1
instance = comp, \reg_file|registers[2][28]\, reg_file|registers[2][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~259\, sreaddata1_IDEX~259, mips_processor, 1
instance = comp, \reg_file|registers[10][28]\, reg_file|registers[10][28], mips_processor, 1
instance = comp, \reg_file|registers[8][28]\, reg_file|registers[8][28], mips_processor, 1
instance = comp, \reg_file|registers[11][28]\, reg_file|registers[11][28], mips_processor, 1
instance = comp, \reg_file|registers[9][28]~feeder\, reg_file|registers[9][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][28]\, reg_file|registers[9][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~258\, sreaddata1_IDEX~258, mips_processor, 1
instance = comp, \reg_file|registers[12][28]\, reg_file|registers[12][28], mips_processor, 1
instance = comp, \reg_file|registers[14][28]\, reg_file|registers[14][28], mips_processor, 1
instance = comp, \reg_file|registers[15][28]\, reg_file|registers[15][28], mips_processor, 1
instance = comp, \reg_file|registers[13][28]~feeder\, reg_file|registers[13][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][28]\, reg_file|registers[13][28], mips_processor, 1
instance = comp, \sreaddata1_IDEX~260\, sreaddata1_IDEX~260, mips_processor, 1
instance = comp, \sreaddata1_IDEX~262\, sreaddata1_IDEX~262, mips_processor, 1
instance = comp, \sreaddata1_IDEX~263\, sreaddata1_IDEX~263, mips_processor, 1
instance = comp, \sreaddata1_IDEX[28]\, sreaddata1_IDEX[28], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[28]~feeder\, sreaddata1_EXMEM[28]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[28]\, sreaddata1_EXMEM[28], mips_processor, 1
instance = comp, \spc_EXMEM[28]\, spc_EXMEM[28], mips_processor, 1
instance = comp, \mux_jr|output[28]~29\, mux_jr|output[28]~29, mips_processor, 1
instance = comp, \pc_mips|pc_output[28]\, pc_mips|pc_output[28], mips_processor, 1
instance = comp, \Add0~105\, Add0~105, mips_processor, 1
instance = comp, \alu_branch|Add0~109\, alu_branch|Add0~109, mips_processor, 1
instance = comp, \mux_jr|output[29]~30\, mux_jr|output[29]~30, mips_processor, 1
instance = comp, \pc_mips|pc_output[29]\, pc_mips|pc_output[29], mips_processor, 1
instance = comp, \Add0~109\, Add0~109, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[29]\, sjumpaddress_IDEX[29], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[29]~feeder\, sjumpaddress_EXMEM[29]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[29]\, sjumpaddress_EXMEM[29], mips_processor, 1
instance = comp, \spc_EXMEM[29]~feeder\, spc_EXMEM[29]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[29]\, spc_EXMEM[29], mips_processor, 1
instance = comp, \spc_MEMWB[29]\, spc_MEMWB[29], mips_processor, 1
instance = comp, \salumainresult_MEMWB[29]\, salumainresult_MEMWB[29], mips_processor, 1
instance = comp, \mux_jal|output[29]~29\, mux_jal|output[29]~29, mips_processor, 1
instance = comp, \reg_file|registers[11][29]\, reg_file|registers[11][29], mips_processor, 1
instance = comp, \sreaddata2_IDEX~324\, sreaddata2_IDEX~324, mips_processor, 1
instance = comp, \sreaddata2_IDEX~326\, sreaddata2_IDEX~326, mips_processor, 1
instance = comp, \reg_file|registers[3][29]~DUPLICATE\, reg_file|registers[3][29]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~325\, sreaddata2_IDEX~325, mips_processor, 1
instance = comp, \sreaddata2_IDEX~327\, sreaddata2_IDEX~327, mips_processor, 1
instance = comp, \sreaddata2_IDEX~328\, sreaddata2_IDEX~328, mips_processor, 1
instance = comp, \sreaddata2_IDEX~320\, sreaddata2_IDEX~320, mips_processor, 1
instance = comp, \reg_file|registers[30][29]\, reg_file|registers[30][29], mips_processor, 1
instance = comp, \reg_file|registers[22][29]~DUPLICATE\, reg_file|registers[22][29]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~321\, sreaddata2_IDEX~321, mips_processor, 1
instance = comp, \reg_file|registers[16][29]\, reg_file|registers[16][29], mips_processor, 1
instance = comp, \reg_file|registers[20][29]~DUPLICATE\, reg_file|registers[20][29]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[28][29]\, reg_file|registers[28][29], mips_processor, 1
instance = comp, \reg_file|registers[24][29]~DUPLICATE\, reg_file|registers[24][29]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~319\, sreaddata2_IDEX~319, mips_processor, 1
instance = comp, \reg_file|registers[19][29]~DUPLICATE\, reg_file|registers[19][29]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[27][29]\, reg_file|registers[27][29], mips_processor, 1
instance = comp, \sreaddata2_IDEX~322\, sreaddata2_IDEX~322, mips_processor, 1
instance = comp, \sreaddata2_IDEX~323\, sreaddata2_IDEX~323, mips_processor, 1
instance = comp, \sreaddata2_IDEX~329\, sreaddata2_IDEX~329, mips_processor, 1
instance = comp, \sreaddata2_IDEX[29]\, sreaddata2_IDEX[29], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[29]\, sreaddata2_EXMEM[29], mips_processor, 1
instance = comp, \reg_file|registers[21][31]\, reg_file|registers[21][31], mips_processor, 1
instance = comp, \reg_file|registers[17][31]\, reg_file|registers[17][31], mips_processor, 1
instance = comp, \reg_file|registers[25][31]\, reg_file|registers[25][31], mips_processor, 1
instance = comp, \reg_file|registers[29][31]~feeder\, reg_file|registers[29][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][31]\, reg_file|registers[29][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~342\, sreaddata1_IDEX~342, mips_processor, 1
instance = comp, \reg_file|registers[31][31]\, reg_file|registers[31][31], mips_processor, 1
instance = comp, \reg_file|registers[19][31]~feeder\, reg_file|registers[19][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][31]\, reg_file|registers[19][31], mips_processor, 1
instance = comp, \reg_file|registers[23][31]\, reg_file|registers[23][31], mips_processor, 1
instance = comp, \reg_file|registers[27][31]\, reg_file|registers[27][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~344\, sreaddata1_IDEX~344, mips_processor, 1
instance = comp, \reg_file|registers[26][31]~feeder\, reg_file|registers[26][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][31]\, reg_file|registers[26][31], mips_processor, 1
instance = comp, \reg_file|registers[18][31]~feeder\, reg_file|registers[18][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][31]\, reg_file|registers[18][31], mips_processor, 1
instance = comp, \reg_file|registers[30][31]~feeder\, reg_file|registers[30][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][31]\, reg_file|registers[30][31], mips_processor, 1
instance = comp, \reg_file|registers[22][31]~feeder\, reg_file|registers[22][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][31]\, reg_file|registers[22][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~343\, sreaddata1_IDEX~343, mips_processor, 1
instance = comp, \reg_file|registers[20][31]\, reg_file|registers[20][31], mips_processor, 1
instance = comp, \reg_file|registers[16][31]\, reg_file|registers[16][31], mips_processor, 1
instance = comp, \reg_file|registers[24][31]\, reg_file|registers[24][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~341\, sreaddata1_IDEX~341, mips_processor, 1
instance = comp, \sreaddata1_IDEX~345\, sreaddata1_IDEX~345, mips_processor, 1
instance = comp, \reg_file|registers[7][31]\, reg_file|registers[7][31], mips_processor, 1
instance = comp, \reg_file|registers[4][31]\, reg_file|registers[4][31], mips_processor, 1
instance = comp, \reg_file|registers[5][31]\, reg_file|registers[5][31], mips_processor, 1
instance = comp, \reg_file|registers[6][31]\, reg_file|registers[6][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~349\, sreaddata1_IDEX~349, mips_processor, 1
instance = comp, \reg_file|registers[1][31]~feeder\, reg_file|registers[1][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][31]\, reg_file|registers[1][31], mips_processor, 1
instance = comp, \reg_file|registers[2][31]\, reg_file|registers[2][31], mips_processor, 1
instance = comp, \reg_file|registers[3][31]\, reg_file|registers[3][31], mips_processor, 1
instance = comp, \reg_file|registers[0][31]~feeder\, reg_file|registers[0][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][31]\, reg_file|registers[0][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~347\, sreaddata1_IDEX~347, mips_processor, 1
instance = comp, \reg_file|registers[12][31]\, reg_file|registers[12][31], mips_processor, 1
instance = comp, \reg_file|registers[15][31]\, reg_file|registers[15][31], mips_processor, 1
instance = comp, \reg_file|registers[14][31]\, reg_file|registers[14][31], mips_processor, 1
instance = comp, \reg_file|registers[13][31]~feeder\, reg_file|registers[13][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][31]\, reg_file|registers[13][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~348\, sreaddata1_IDEX~348, mips_processor, 1
instance = comp, \reg_file|registers[9][31]~feeder\, reg_file|registers[9][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][31]\, reg_file|registers[9][31], mips_processor, 1
instance = comp, \reg_file|registers[10][31]\, reg_file|registers[10][31], mips_processor, 1
instance = comp, \reg_file|registers[8][31]~feeder\, reg_file|registers[8][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][31]\, reg_file|registers[8][31], mips_processor, 1
instance = comp, \reg_file|registers[11][31]\, reg_file|registers[11][31], mips_processor, 1
instance = comp, \sreaddata1_IDEX~346\, sreaddata1_IDEX~346, mips_processor, 1
instance = comp, \sreaddata1_IDEX~350\, sreaddata1_IDEX~350, mips_processor, 1
instance = comp, \sreaddata1_IDEX~351\, sreaddata1_IDEX~351, mips_processor, 1
instance = comp, \sreaddata1_IDEX[31]\, sreaddata1_IDEX[31], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[31]\, sreaddata1_EXMEM[31], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[30]\, sjumpaddress_IDEX[30], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[30]\, sjumpaddress_EXMEM[30], mips_processor, 1
instance = comp, \spc_EXMEM[30]\, spc_EXMEM[30], mips_processor, 1
instance = comp, \alu_branch|Add0~113\, alu_branch|Add0~113, mips_processor, 1
instance = comp, \reg_file|registers[3][30]~feeder\, reg_file|registers[3][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][30]\, reg_file|registers[3][30], mips_processor, 1
instance = comp, \reg_file|registers[2][30]\, reg_file|registers[2][30], mips_processor, 1
instance = comp, \reg_file|registers[0][30]~feeder\, reg_file|registers[0][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][30]\, reg_file|registers[0][30], mips_processor, 1
instance = comp, \reg_file|registers[1][30]\, reg_file|registers[1][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~149\, sreaddata1_IDEX~149, mips_processor, 1
instance = comp, \reg_file|registers[11][30]\, reg_file|registers[11][30], mips_processor, 1
instance = comp, \reg_file|registers[8][30]\, reg_file|registers[8][30], mips_processor, 1
instance = comp, \reg_file|registers[9][30]\, reg_file|registers[9][30], mips_processor, 1
instance = comp, \reg_file|registers[10][30]\, reg_file|registers[10][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~148\, sreaddata1_IDEX~148, mips_processor, 1
instance = comp, \reg_file|registers[15][30]\, reg_file|registers[15][30], mips_processor, 1
instance = comp, \reg_file|registers[12][30]\, reg_file|registers[12][30], mips_processor, 1
instance = comp, \reg_file|registers[14][30]\, reg_file|registers[14][30], mips_processor, 1
instance = comp, \reg_file|registers[13][30]~feeder\, reg_file|registers[13][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][30]\, reg_file|registers[13][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~150\, sreaddata1_IDEX~150, mips_processor, 1
instance = comp, \reg_file|registers[6][30]\, reg_file|registers[6][30], mips_processor, 1
instance = comp, \reg_file|registers[5][30]\, reg_file|registers[5][30], mips_processor, 1
instance = comp, \reg_file|registers[4][30]\, reg_file|registers[4][30], mips_processor, 1
instance = comp, \reg_file|registers[7][30]~feeder\, reg_file|registers[7][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][30]\, reg_file|registers[7][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~151\, sreaddata1_IDEX~151, mips_processor, 1
instance = comp, \sreaddata1_IDEX~152\, sreaddata1_IDEX~152, mips_processor, 1
instance = comp, \reg_file|registers[19][30]\, reg_file|registers[19][30], mips_processor, 1
instance = comp, \reg_file|registers[23][30]\, reg_file|registers[23][30], mips_processor, 1
instance = comp, \reg_file|registers[27][30]\, reg_file|registers[27][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~146\, sreaddata1_IDEX~146, mips_processor, 1
instance = comp, \reg_file|registers[16][30]\, reg_file|registers[16][30], mips_processor, 1
instance = comp, \reg_file|registers[20][30]\, reg_file|registers[20][30], mips_processor, 1
instance = comp, \reg_file|registers[28][30]\, reg_file|registers[28][30], mips_processor, 1
instance = comp, \reg_file|registers[24][30]\, reg_file|registers[24][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~143\, sreaddata1_IDEX~143, mips_processor, 1
instance = comp, \reg_file|registers[18][30]\, reg_file|registers[18][30], mips_processor, 1
instance = comp, \reg_file|registers[26][30]\, reg_file|registers[26][30], mips_processor, 1
instance = comp, \reg_file|registers[30][30]\, reg_file|registers[30][30], mips_processor, 1
instance = comp, \reg_file|registers[22][30]~feeder\, reg_file|registers[22][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][30]\, reg_file|registers[22][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~145\, sreaddata1_IDEX~145, mips_processor, 1
instance = comp, \reg_file|registers[17][30]\, reg_file|registers[17][30], mips_processor, 1
instance = comp, \reg_file|registers[21][30]\, reg_file|registers[21][30], mips_processor, 1
instance = comp, \reg_file|registers[25][30]~feeder\, reg_file|registers[25][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][30]\, reg_file|registers[25][30], mips_processor, 1
instance = comp, \reg_file|registers[29][30]~feeder\, reg_file|registers[29][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][30]\, reg_file|registers[29][30], mips_processor, 1
instance = comp, \sreaddata1_IDEX~144\, sreaddata1_IDEX~144, mips_processor, 1
instance = comp, \sreaddata1_IDEX~147\, sreaddata1_IDEX~147, mips_processor, 1
instance = comp, \sreaddata1_IDEX~153\, sreaddata1_IDEX~153, mips_processor, 1
instance = comp, \sreaddata1_IDEX[30]\, sreaddata1_IDEX[30], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[30]\, sreaddata1_EXMEM[30], mips_processor, 1
instance = comp, \mux_jr|output[30]~31\, mux_jr|output[30]~31, mips_processor, 1
instance = comp, \pc_mips|pc_output[30]\, pc_mips|pc_output[30], mips_processor, 1
instance = comp, \Add0~113\, Add0~113, mips_processor, 1
instance = comp, \alu_branch|Add0~117\, alu_branch|Add0~117, mips_processor, 1
instance = comp, \mux_jr|output[31]~32\, mux_jr|output[31]~32, mips_processor, 1
instance = comp, \pc_mips|pc_output[31]\, pc_mips|pc_output[31], mips_processor, 1
instance = comp, \Add0~117\, Add0~117, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[31]\, sjumpaddress_IDEX[31], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[31]\, sjumpaddress_EXMEM[31], mips_processor, 1
instance = comp, \spc_EXMEM[31]\, spc_EXMEM[31], mips_processor, 1
instance = comp, \spc_MEMWB[31]\, spc_MEMWB[31], mips_processor, 1
instance = comp, \salumainresult_EXMEM[31]\, salumainresult_EXMEM[31], mips_processor, 1
instance = comp, \salumainresult_MEMWB[31]\, salumainresult_MEMWB[31], mips_processor, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a12\, mem|altsyncram_component|auto_generated|ram_block1a12, mips_processor, 1
instance = comp, \smemreaddata_MEMWB[31]\, smemreaddata_MEMWB[31], mips_processor, 1
instance = comp, \mux_jal|output[31]~31\, mux_jal|output[31]~31, mips_processor, 1
instance = comp, \reg_file|registers[28][31]\, reg_file|registers[28][31], mips_processor, 1
instance = comp, \sreaddata2_IDEX~341\, sreaddata2_IDEX~341, mips_processor, 1
instance = comp, \sreaddata2_IDEX~342\, sreaddata2_IDEX~342, mips_processor, 1
instance = comp, \sreaddata2_IDEX~343\, sreaddata2_IDEX~343, mips_processor, 1
instance = comp, \sreaddata2_IDEX~344\, sreaddata2_IDEX~344, mips_processor, 1
instance = comp, \sreaddata2_IDEX~345\, sreaddata2_IDEX~345, mips_processor, 1
instance = comp, \reg_file|registers[7][31]~DUPLICATE\, reg_file|registers[7][31]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~349\, sreaddata2_IDEX~349, mips_processor, 1
instance = comp, \sreaddata2_IDEX~347\, sreaddata2_IDEX~347, mips_processor, 1
instance = comp, \sreaddata2_IDEX~346\, sreaddata2_IDEX~346, mips_processor, 1
instance = comp, \sreaddata2_IDEX~348\, sreaddata2_IDEX~348, mips_processor, 1
instance = comp, \sreaddata2_IDEX~350\, sreaddata2_IDEX~350, mips_processor, 1
instance = comp, \sreaddata2_IDEX~351\, sreaddata2_IDEX~351, mips_processor, 1
instance = comp, \sreaddata2_IDEX[31]\, sreaddata2_IDEX[31], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[31]\, sreaddata2_EXMEM[31], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[30]~feeder\, smemreaddata_MEMWB[30]~feeder, mips_processor, 1
instance = comp, \smemreaddata_MEMWB[30]\, smemreaddata_MEMWB[30], mips_processor, 1
instance = comp, \spc_MEMWB[30]\, spc_MEMWB[30], mips_processor, 1
instance = comp, \mux_memory|output[30]~30\, mux_memory|output[30]~30, mips_processor, 1
instance = comp, \forward|Mux33~0\, forward|Mux33~0, mips_processor, 1
instance = comp, \alu_main|Mux2~0\, alu_main|Mux2~0, mips_processor, 1
instance = comp, \alu_main|Mux2~1\, alu_main|Mux2~1, mips_processor, 1
instance = comp, \alu_main|Mux28~1\, alu_main|Mux28~1, mips_processor, 1
instance = comp, \forward|Mux1~0\, forward|Mux1~0, mips_processor, 1
instance = comp, \alu_main|Result~0\, alu_main|Result~0, mips_processor, 1
instance = comp, \alu_main|Mux30~0\, alu_main|Mux30~0, mips_processor, 1
instance = comp, \alu_main|Mux22~1\, alu_main|Mux22~1, mips_processor, 1
instance = comp, \forward|Mux1~1\, forward|Mux1~1, mips_processor, 1
instance = comp, \forward|Mux2~1\, forward|Mux2~1, mips_processor, 1
instance = comp, \forward|Mux3~1\, forward|Mux3~1, mips_processor, 1
instance = comp, \forward|Mux35~3\, forward|Mux35~3, mips_processor, 1
instance = comp, \forward|Mux35~2\, forward|Mux35~2, mips_processor, 1
instance = comp, \forward|Mux4~1\, forward|Mux4~1, mips_processor, 1
instance = comp, \forward|Mux36~0\, forward|Mux36~0, mips_processor, 1
instance = comp, \forward|Mux5~1\, forward|Mux5~1, mips_processor, 1
instance = comp, \forward|Mux6~1\, forward|Mux6~1, mips_processor, 1
instance = comp, \forward|Mux7~1\, forward|Mux7~1, mips_processor, 1
instance = comp, \forward|Mux8~0\, forward|Mux8~0, mips_processor, 1
instance = comp, \forward|Mux40~0\, forward|Mux40~0, mips_processor, 1
instance = comp, \forward|Mux9~1\, forward|Mux9~1, mips_processor, 1
instance = comp, \forward|Mux42~0\, forward|Mux42~0, mips_processor, 1
instance = comp, \forward|Mux10~0\, forward|Mux10~0, mips_processor, 1
instance = comp, \forward|Mux11~1\, forward|Mux11~1, mips_processor, 1
instance = comp, \forward|Mux12~0\, forward|Mux12~0, mips_processor, 1
instance = comp, \forward|Mux44~0\, forward|Mux44~0, mips_processor, 1
instance = comp, \forward|Mux13~1\, forward|Mux13~1, mips_processor, 1
instance = comp, \forward|Mux45~0\, forward|Mux45~0, mips_processor, 1
instance = comp, \salumainresult_MEMWB[17]\, salumainresult_MEMWB[17], mips_processor, 1
instance = comp, \mux_memory|output[17]~17\, mux_memory|output[17]~17, mips_processor, 1
instance = comp, \forward|Mux46~0\, forward|Mux46~0, mips_processor, 1
instance = comp, \forward|Mux14~0\, forward|Mux14~0, mips_processor, 1
instance = comp, \forward|Mux47~0\, forward|Mux47~0, mips_processor, 1
instance = comp, \forward|Mux48~0\, forward|Mux48~0, mips_processor, 1
instance = comp, \forward|Mux17~0\, forward|Mux17~0, mips_processor, 1
instance = comp, \forward|Mux50~0\, forward|Mux50~0, mips_processor, 1
instance = comp, \salumainresult_MEMWB[12]\, salumainresult_MEMWB[12], mips_processor, 1
instance = comp, \mux_memory|output[12]~12\, mux_memory|output[12]~12, mips_processor, 1
instance = comp, \forward|Mux51~2\, forward|Mux51~2, mips_processor, 1
instance = comp, \forward|Mux51~1\, forward|Mux51~1, mips_processor, 1
instance = comp, \forward|Mux19~0\, forward|Mux19~0, mips_processor, 1
instance = comp, \alu_main|Result~4\, alu_main|Result~4, mips_processor, 1
instance = comp, \forward|Mux51~0\, forward|Mux51~0, mips_processor, 1
instance = comp, \alu_main|Add0~125\, alu_main|Add0~125, mips_processor, 1
instance = comp, \alu_main|Add0~57\, alu_main|Add0~57, mips_processor, 1
instance = comp, \forward|Mux57~2\, forward|Mux57~2, mips_processor, 1
instance = comp, \forward|Mux57~1\, forward|Mux57~1, mips_processor, 1
instance = comp, \forward|Mux58~8\, forward|Mux58~8, mips_processor, 1
instance = comp, \forward|Mux58~5\, forward|Mux58~5, mips_processor, 1
instance = comp, \forward|Mux56~2\, forward|Mux56~2, mips_processor, 1
instance = comp, \forward|Mux56~1\, forward|Mux56~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~24\, alu_main|ShiftLeft1~24, mips_processor, 1
instance = comp, \forward|Mux63~1\, forward|Mux63~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~22\, alu_main|ShiftLeft1~22, mips_processor, 1
instance = comp, \forward|Mux61~2\, forward|Mux61~2, mips_processor, 1
instance = comp, \forward|Mux61~1\, forward|Mux61~1, mips_processor, 1
instance = comp, \forward|Mux59~2\, forward|Mux59~2, mips_processor, 1
instance = comp, \forward|Mux59~1\, forward|Mux59~1, mips_processor, 1
instance = comp, \forward|Mux62~4\, forward|Mux62~4, mips_processor, 1
instance = comp, \forward|Mux62~0\, forward|Mux62~0, mips_processor, 1
instance = comp, \forward|Mux62~2\, forward|Mux62~2, mips_processor, 1
instance = comp, \forward|Mux60~2\, forward|Mux60~2, mips_processor, 1
instance = comp, \forward|Mux60~1\, forward|Mux60~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~23\, alu_main|ShiftLeft1~23, mips_processor, 1
instance = comp, \forward|Mux53~2\, forward|Mux53~2, mips_processor, 1
instance = comp, \forward|Mux53~1\, forward|Mux53~1, mips_processor, 1
instance = comp, \forward|Mux52~2\, forward|Mux52~2, mips_processor, 1
instance = comp, \forward|Mux52~1\, forward|Mux52~1, mips_processor, 1
instance = comp, \forward|Mux54~2\, forward|Mux54~2, mips_processor, 1
instance = comp, \forward|Mux54~1\, forward|Mux54~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~29\, alu_main|ShiftLeft1~29, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~40\, alu_main|ShiftLeft1~40, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~22\, alu_main|ShiftLeft0~22, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~21\, alu_main|ShiftLeft0~21, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~23\, alu_main|ShiftLeft0~23, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~20\, alu_main|ShiftLeft0~20, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~35\, alu_main|ShiftLeft0~35, mips_processor, 1
instance = comp, \alu_main|Mux2~7\, alu_main|Mux2~7, mips_processor, 1
instance = comp, \alu_main|Mux12~6\, alu_main|Mux12~6, mips_processor, 1
instance = comp, \alu_main|Mux11~0\, alu_main|Mux11~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~25\, alu_main|ShiftRight0~25, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~2\, alu_main|ShiftRight0~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~18\, alu_main|ShiftRight0~18, mips_processor, 1
instance = comp, \forward|Mux49~2\, forward|Mux49~2, mips_processor, 1
instance = comp, \forward|Mux49~1\, forward|Mux49~1, mips_processor, 1
instance = comp, \forward|Mux48~2\, forward|Mux48~2, mips_processor, 1
instance = comp, \forward|Mux48~1\, forward|Mux48~1, mips_processor, 1
instance = comp, \forward|Mux50~2\, forward|Mux50~2, mips_processor, 1
instance = comp, \forward|Mux50~1\, forward|Mux50~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~24\, alu_main|ShiftRight0~24, mips_processor, 1
instance = comp, \alu_main|Mux12~0\, alu_main|Mux12~0, mips_processor, 1
instance = comp, \alu_main|Mux4~10\, alu_main|Mux4~10, mips_processor, 1
instance = comp, \forward|Mux5~0\, forward|Mux5~0, mips_processor, 1
instance = comp, \forward|Mux6~0\, forward|Mux6~0, mips_processor, 1
instance = comp, \forward|Mux7~0\, forward|Mux7~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~2\, alu_main|ShiftLeft1~2, mips_processor, 1
instance = comp, \forward|Mux11~0\, forward|Mux11~0, mips_processor, 1
instance = comp, \forward|Mux9~0\, forward|Mux9~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~3\, alu_main|ShiftLeft1~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~1\, alu_main|ShiftLeft1~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~0\, alu_main|ShiftLeft1~0, mips_processor, 1
instance = comp, \alu_main|Mux4~1\, alu_main|Mux4~1, mips_processor, 1
instance = comp, \alu_main|Mux11~1\, alu_main|Mux11~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~18\, alu_main|ShiftRight1~18, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~25\, alu_main|ShiftRight1~25, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~2\, alu_main|ShiftRight1~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~24\, alu_main|ShiftRight1~24, mips_processor, 1
instance = comp, \alu_main|Mux12~3\, alu_main|Mux12~3, mips_processor, 1
instance = comp, \alu_main|Mux12~4\, alu_main|Mux12~4, mips_processor, 1
instance = comp, \alu_main|Mux12~9\, alu_main|Mux12~9, mips_processor, 1
instance = comp, \alu_main|Mux12~8\, alu_main|Mux12~8, mips_processor, 1
instance = comp, \alu_main|Mux12~1\, alu_main|Mux12~1, mips_processor, 1
instance = comp, \mux_memory|output[31]~31\, mux_memory|output[31]~31, mips_processor, 1
instance = comp, \forward|Mux32~0\, forward|Mux32~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~3\, alu_main|ShiftRight0~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~3\, alu_main|ShiftRight1~3, mips_processor, 1
instance = comp, \alu_main|Mux12~10\, alu_main|Mux12~10, mips_processor, 1
instance = comp, \alu_main|Mux12~2\, alu_main|Mux12~2, mips_processor, 1
instance = comp, \alu_main|Mux12~5\, alu_main|Mux12~5, mips_processor, 1
instance = comp, \alu_main|Mux12~7\, alu_main|Mux12~7, mips_processor, 1
instance = comp, \alu_main|Result[12]\, alu_main|Result[12], mips_processor, 1
instance = comp, \salumainresult_EXMEM[12]\, salumainresult_EXMEM[12], mips_processor, 1
instance = comp, \alu_main|Add0~61\, alu_main|Add0~61, mips_processor, 1
instance = comp, \alu_main|Add0~65\, alu_main|Add0~65, mips_processor, 1
instance = comp, \alu_main|Add0~69\, alu_main|Add0~69, mips_processor, 1
instance = comp, \alu_main|Add0~73\, alu_main|Add0~73, mips_processor, 1
instance = comp, \alu_main|Add0~77\, alu_main|Add0~77, mips_processor, 1
instance = comp, \alu_main|Mux17~4\, alu_main|Mux17~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~28\, alu_main|ShiftLeft0~28, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~30\, alu_main|ShiftLeft0~30, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~27\, alu_main|ShiftLeft0~27, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~31\, alu_main|ShiftLeft0~31, mips_processor, 1
instance = comp, \alu_main|Mux17~0\, alu_main|Mux17~0, mips_processor, 1
instance = comp, \alu_main|Mux22~7\, alu_main|Mux22~7, mips_processor, 1
instance = comp, \alu_main|Mux22~6\, alu_main|Mux22~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~6\, alu_main|ShiftRight0~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~20\, alu_main|ShiftRight0~20, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~27\, alu_main|ShiftRight0~27, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~5\, alu_main|ShiftRight0~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~31\, alu_main|ShiftRight0~31, mips_processor, 1
instance = comp, \forward|Mux62~1\, forward|Mux62~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~29\, alu_main|ShiftLeft0~29, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~44\, alu_main|ShiftLeft0~44, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~30\, alu_main|ShiftLeft1~30, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~32\, alu_main|ShiftLeft1~32, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~37\, alu_main|ShiftLeft1~37, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~36\, alu_main|ShiftLeft1~36, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~31\, alu_main|ShiftLeft1~31, mips_processor, 1
instance = comp, \alu_main|Mux17~1\, alu_main|Mux17~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~27\, alu_main|ShiftRight1~27, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~6\, alu_main|ShiftRight1~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~5\, alu_main|ShiftRight1~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~20\, alu_main|ShiftRight1~20, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~31\, alu_main|ShiftRight1~31, mips_processor, 1
instance = comp, \alu_main|Mux22~15\, alu_main|Mux22~15, mips_processor, 1
instance = comp, \alu_main|Mux22~5\, alu_main|Mux22~5, mips_processor, 1
instance = comp, \alu_main|Mux22~14\, alu_main|Mux22~14, mips_processor, 1
instance = comp, \alu_main|Mux22~4\, alu_main|Mux22~4, mips_processor, 1
instance = comp, \alu_main|Mux17~2\, alu_main|Mux17~2, mips_processor, 1
instance = comp, \alu_main|Mux17~3\, alu_main|Mux17~3, mips_processor, 1
instance = comp, \alu_main|Mux17~5\, alu_main|Mux17~5, mips_processor, 1
instance = comp, \alu_main|Result[17]\, alu_main|Result[17], mips_processor, 1
instance = comp, \salumainresult_EXMEM[17]\, salumainresult_EXMEM[17], mips_processor, 1
instance = comp, \forward|Mux14~1\, forward|Mux14~1, mips_processor, 1
instance = comp, \alu_main|Add0~33\, alu_main|Add0~33, mips_processor, 1
instance = comp, \alu_main|Add0~37\, alu_main|Add0~37, mips_processor, 1
instance = comp, \alu_main|Mux19~4\, alu_main|Mux19~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~16\, alu_main|ShiftLeft0~16, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~11\, alu_main|ShiftLeft0~11, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~10\, alu_main|ShiftLeft0~10, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~9\, alu_main|ShiftLeft0~9, mips_processor, 1
instance = comp, \alu_main|Mux19~0\, alu_main|Mux19~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~16\, alu_main|ShiftRight0~16, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~1\, alu_main|ShiftRight0~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~10\, alu_main|ShiftRight0~10, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~15\, alu_main|ShiftRight0~15, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~17\, alu_main|ShiftRight0~17, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~12\, alu_main|ShiftLeft0~12, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~38\, alu_main|ShiftLeft0~38, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~17\, alu_main|ShiftLeft1~17, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~1\, alu_main|ShiftRight1~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~10\, alu_main|ShiftRight1~10, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~16\, alu_main|ShiftRight1~16, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~15\, alu_main|ShiftRight1~15, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~17\, alu_main|ShiftRight1~17, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~16\, alu_main|ShiftLeft1~16, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~21\, alu_main|ShiftLeft1~21, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~14\, alu_main|ShiftLeft1~14, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~15\, alu_main|ShiftLeft1~15, mips_processor, 1
instance = comp, \alu_main|Mux19~1\, alu_main|Mux19~1, mips_processor, 1
instance = comp, \alu_main|Mux19~2\, alu_main|Mux19~2, mips_processor, 1
instance = comp, \alu_main|Mux19~3\, alu_main|Mux19~3, mips_processor, 1
instance = comp, \alu_main|Mux19~5\, alu_main|Mux19~5, mips_processor, 1
instance = comp, \alu_main|Result[19]\, alu_main|Result[19], mips_processor, 1
instance = comp, \salumainresult_EXMEM[19]\, salumainresult_EXMEM[19], mips_processor, 1
instance = comp, \salumainresult_MEMWB[19]\, salumainresult_MEMWB[19], mips_processor, 1
instance = comp, \mux_memory|output[19]~19\, mux_memory|output[19]~19, mips_processor, 1
instance = comp, \forward|Mux12~1\, forward|Mux12~1, mips_processor, 1
instance = comp, \alu_main|Add0~41\, alu_main|Add0~41, mips_processor, 1
instance = comp, \alu_main|Add0~45\, alu_main|Add0~45, mips_processor, 1
instance = comp, \alu_main|Mux21~4\, alu_main|Mux21~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~26\, alu_main|ShiftLeft0~26, mips_processor, 1
instance = comp, \alu_main|Mux21~0\, alu_main|Mux21~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~40\, alu_main|ShiftLeft0~40, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~21\, alu_main|ShiftRight0~21, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~21\, alu_main|ShiftRight1~21, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~35\, alu_main|ShiftLeft1~35, mips_processor, 1
instance = comp, \alu_main|Mux21~1\, alu_main|Mux21~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~43\, alu_main|ShiftLeft1~43, mips_processor, 1
instance = comp, \alu_main|Mux21~2\, alu_main|Mux21~2, mips_processor, 1
instance = comp, \alu_main|Mux21~3\, alu_main|Mux21~3, mips_processor, 1
instance = comp, \alu_main|Mux21~5\, alu_main|Mux21~5, mips_processor, 1
instance = comp, \alu_main|Result[21]\, alu_main|Result[21], mips_processor, 1
instance = comp, \salumainresult_EXMEM[21]\, salumainresult_EXMEM[21], mips_processor, 1
instance = comp, \salumainresult_MEMWB[21]\, salumainresult_MEMWB[21], mips_processor, 1
instance = comp, \mux_memory|output[21]~21\, mux_memory|output[21]~21, mips_processor, 1
instance = comp, \forward|Mux10~1\, forward|Mux10~1, mips_processor, 1
instance = comp, \alu_main|Add0~49\, alu_main|Add0~49, mips_processor, 1
instance = comp, \alu_main|Add0~53\, alu_main|Add0~53, mips_processor, 1
instance = comp, \alu_main|Mux23~4\, alu_main|Mux23~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~14\, alu_main|ShiftLeft0~14, mips_processor, 1
instance = comp, \alu_main|Mux23~0\, alu_main|Mux23~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~42\, alu_main|ShiftLeft0~42, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~23\, alu_main|ShiftRight0~23, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~19\, alu_main|ShiftLeft1~19, mips_processor, 1
instance = comp, \alu_main|Mux23~1\, alu_main|Mux23~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~45\, alu_main|ShiftLeft1~45, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~23\, alu_main|ShiftRight1~23, mips_processor, 1
instance = comp, \alu_main|Mux23~2\, alu_main|Mux23~2, mips_processor, 1
instance = comp, \alu_main|Mux23~3\, alu_main|Mux23~3, mips_processor, 1
instance = comp, \alu_main|Mux23~5\, alu_main|Mux23~5, mips_processor, 1
instance = comp, \alu_main|Result[23]\, alu_main|Result[23], mips_processor, 1
instance = comp, \salumainresult_EXMEM[23]\, salumainresult_EXMEM[23], mips_processor, 1
instance = comp, \salumainresult_MEMWB[23]\, salumainresult_MEMWB[23], mips_processor, 1
instance = comp, \mux_memory|output[23]~23\, mux_memory|output[23]~23, mips_processor, 1
instance = comp, \forward|Mux8~1\, forward|Mux8~1, mips_processor, 1
instance = comp, \alu_main|Add0~9\, alu_main|Add0~9, mips_processor, 1
instance = comp, \alu_main|Add0~13\, alu_main|Add0~13, mips_processor, 1
instance = comp, \alu_main|Add0~17\, alu_main|Add0~17, mips_processor, 1
instance = comp, \alu_main|Add0~21\, alu_main|Add0~21, mips_processor, 1
instance = comp, \alu_main|Add0~25\, alu_main|Add0~25, mips_processor, 1
instance = comp, \alu_main|Add0~29\, alu_main|Add0~29, mips_processor, 1
instance = comp, \alu_main|Add0~1\, alu_main|Add0~1, mips_processor, 1
instance = comp, \alu_main|Mux30~7\, alu_main|Mux30~7, mips_processor, 1
instance = comp, \alu_main|Mux30~1\, alu_main|Mux30~1, mips_processor, 1
instance = comp, \alu_main|Mux31~3\, alu_main|Mux31~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~6\, alu_main|ShiftLeft0~6, mips_processor, 1
instance = comp, \alu_main|Mux2~4\, alu_main|Mux2~4, mips_processor, 1
instance = comp, \alu_main|Mux2~5\, alu_main|Mux2~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~7\, alu_main|ShiftLeft0~7, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~8\, alu_main|ShiftLeft0~8, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~3\, alu_main|ShiftLeft0~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~1\, alu_main|ShiftLeft0~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~4\, alu_main|ShiftLeft0~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~2\, alu_main|ShiftLeft0~2, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~5\, alu_main|ShiftLeft0~5, mips_processor, 1
instance = comp, \alu_main|Mux30~5\, alu_main|Mux30~5, mips_processor, 1
instance = comp, \alu_main|Mux31~2\, alu_main|Mux31~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~0\, alu_main|ShiftRight0~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~0\, alu_main|ShiftRight1~0, mips_processor, 1
instance = comp, \alu_main|Mux28~13\, alu_main|Mux28~13, mips_processor, 1
instance = comp, \alu_main|Mux28~2\, alu_main|Mux28~2, mips_processor, 1
instance = comp, \alu_main|Mux28~14\, alu_main|Mux28~14, mips_processor, 1
instance = comp, \alu_main|Mux30~3\, alu_main|Mux30~3, mips_processor, 1
instance = comp, \alu_main|Mux22~0\, alu_main|Mux22~0, mips_processor, 1
instance = comp, \alu_main|Mux2~2\, alu_main|Mux2~2, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~12\, alu_main|ShiftLeft1~12, mips_processor, 1
instance = comp, \alu_main|Mux2~3\, alu_main|Mux2~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~11\, alu_main|ShiftLeft1~11, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~13\, alu_main|ShiftLeft1~13, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~8\, alu_main|ShiftLeft1~8, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~9\, alu_main|ShiftLeft1~9, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~6\, alu_main|ShiftLeft1~6, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~7\, alu_main|ShiftLeft1~7, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~10\, alu_main|ShiftLeft1~10, mips_processor, 1
instance = comp, \alu_main|Mux30~2\, alu_main|Mux30~2, mips_processor, 1
instance = comp, \alu_main|Mux30~4\, alu_main|Mux30~4, mips_processor, 1
instance = comp, \alu_main|Mux30~6\, alu_main|Mux30~6, mips_processor, 1
instance = comp, \alu_main|Mux30~8\, alu_main|Mux30~8, mips_processor, 1
instance = comp, \alu_main|Result[30]\, alu_main|Result[30], mips_processor, 1
instance = comp, \salumainresult_EXMEM[30]\, salumainresult_EXMEM[30], mips_processor, 1
instance = comp, \salumainresult_MEMWB[30]\, salumainresult_MEMWB[30], mips_processor, 1
instance = comp, \mux_jal|output[30]~30\, mux_jal|output[30]~30, mips_processor, 1
instance = comp, \reg_file|registers[31][30]\, reg_file|registers[31][30], mips_processor, 1
instance = comp, \reg_file|registers[19][30]~DUPLICATE\, reg_file|registers[19][30]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~333\, sreaddata2_IDEX~333, mips_processor, 1
instance = comp, \sreaddata2_IDEX~330\, sreaddata2_IDEX~330, mips_processor, 1
instance = comp, \sreaddata2_IDEX~331\, sreaddata2_IDEX~331, mips_processor, 1
instance = comp, \sreaddata2_IDEX~332\, sreaddata2_IDEX~332, mips_processor, 1
instance = comp, \sreaddata2_IDEX~334\, sreaddata2_IDEX~334, mips_processor, 1
instance = comp, \sreaddata2_IDEX~336\, sreaddata2_IDEX~336, mips_processor, 1
instance = comp, \sreaddata2_IDEX~338\, sreaddata2_IDEX~338, mips_processor, 1
instance = comp, \reg_file|registers[11][30]~DUPLICATE\, reg_file|registers[11][30]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~335\, sreaddata2_IDEX~335, mips_processor, 1
instance = comp, \sreaddata2_IDEX~337\, sreaddata2_IDEX~337, mips_processor, 1
instance = comp, \sreaddata2_IDEX~339\, sreaddata2_IDEX~339, mips_processor, 1
instance = comp, \sreaddata2_IDEX~340\, sreaddata2_IDEX~340, mips_processor, 1
instance = comp, \sreaddata2_IDEX[30]\, sreaddata2_IDEX[30], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[30]\, sreaddata2_EXMEM[30], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[28]\, smemreaddata_MEMWB[28], mips_processor, 1
instance = comp, \mux_memory|output[28]~28\, mux_memory|output[28]~28, mips_processor, 1
instance = comp, \forward|Mux3~0\, forward|Mux3~0, mips_processor, 1
instance = comp, \alu_main|Result~2\, alu_main|Result~2, mips_processor, 1
instance = comp, \alu_main|Mux28~4\, alu_main|Mux28~4, mips_processor, 1
instance = comp, \alu_main|Mux28~5\, alu_main|Mux28~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~18\, alu_main|ShiftLeft0~18, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~19\, alu_main|ShiftLeft0~19, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~17\, alu_main|ShiftLeft0~17, mips_processor, 1
instance = comp, \alu_main|Mux28~9\, alu_main|Mux28~9, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~26\, alu_main|ShiftLeft1~26, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~27\, alu_main|ShiftLeft1~27, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~28\, alu_main|ShiftLeft1~28, mips_processor, 1
instance = comp, \alu_main|Mux28~6\, alu_main|Mux28~6, mips_processor, 1
instance = comp, \alu_main|Mux28~7\, alu_main|Mux28~7, mips_processor, 1
instance = comp, \alu_main|Mux28~8\, alu_main|Mux28~8, mips_processor, 1
instance = comp, \alu_main|Mux28~10\, alu_main|Mux28~10, mips_processor, 1
instance = comp, \alu_main|Mux28~11\, alu_main|Mux28~11, mips_processor, 1
instance = comp, \alu_main|Mux28~12\, alu_main|Mux28~12, mips_processor, 1
instance = comp, \alu_main|Result[28]\, alu_main|Result[28], mips_processor, 1
instance = comp, \salumainresult_EXMEM[28]\, salumainresult_EXMEM[28], mips_processor, 1
instance = comp, \salumainresult_MEMWB[28]\, salumainresult_MEMWB[28], mips_processor, 1
instance = comp, \spc_MEMWB[28]~feeder\, spc_MEMWB[28]~feeder, mips_processor, 1
instance = comp, \spc_MEMWB[28]\, spc_MEMWB[28], mips_processor, 1
instance = comp, \mux_jal|output[28]~28\, mux_jal|output[28]~28, mips_processor, 1
instance = comp, \reg_file|registers[5][28]\, reg_file|registers[5][28], mips_processor, 1
instance = comp, \reg_file|registers[7][28]\, reg_file|registers[7][28], mips_processor, 1
instance = comp, \reg_file|registers[4][28]~DUPLICATE\, reg_file|registers[4][28]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~316\, sreaddata2_IDEX~316, mips_processor, 1
instance = comp, \sreaddata2_IDEX~314\, sreaddata2_IDEX~314, mips_processor, 1
instance = comp, \sreaddata2_IDEX~315\, sreaddata2_IDEX~315, mips_processor, 1
instance = comp, \sreaddata2_IDEX~313\, sreaddata2_IDEX~313, mips_processor, 1
instance = comp, \sreaddata2_IDEX~317\, sreaddata2_IDEX~317, mips_processor, 1
instance = comp, \sreaddata2_IDEX~309\, sreaddata2_IDEX~309, mips_processor, 1
instance = comp, \sreaddata2_IDEX~308\, sreaddata2_IDEX~308, mips_processor, 1
instance = comp, \sreaddata2_IDEX~311\, sreaddata2_IDEX~311, mips_processor, 1
instance = comp, \sreaddata2_IDEX~310\, sreaddata2_IDEX~310, mips_processor, 1
instance = comp, \sreaddata2_IDEX~312\, sreaddata2_IDEX~312, mips_processor, 1
instance = comp, \sreaddata2_IDEX~318\, sreaddata2_IDEX~318, mips_processor, 1
instance = comp, \sreaddata2_IDEX[28]\, sreaddata2_IDEX[28], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[28]~feeder\, sreaddata2_EXMEM[28]~feeder, mips_processor, 1
instance = comp, \sreaddata2_EXMEM[28]\, sreaddata2_EXMEM[28], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[27]\, smemreaddata_MEMWB[27], mips_processor, 1
instance = comp, \mux_memory|output[27]~27\, mux_memory|output[27]~27, mips_processor, 1
instance = comp, \forward|Mux4~0\, forward|Mux4~0, mips_processor, 1
instance = comp, \alu_main|Mux27~4\, alu_main|Mux27~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~15\, alu_main|ShiftLeft0~15, mips_processor, 1
instance = comp, \alu_main|Mux27~0\, alu_main|Mux27~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~34\, alu_main|ShiftLeft0~34, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~11\, alu_main|ShiftRight0~11, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~39\, alu_main|ShiftLeft1~39, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~20\, alu_main|ShiftLeft1~20, mips_processor, 1
instance = comp, \alu_main|Mux27~1\, alu_main|Mux27~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~11\, alu_main|ShiftRight1~11, mips_processor, 1
instance = comp, \alu_main|Mux27~2\, alu_main|Mux27~2, mips_processor, 1
instance = comp, \alu_main|Mux27~3\, alu_main|Mux27~3, mips_processor, 1
instance = comp, \alu_main|Mux27~5\, alu_main|Mux27~5, mips_processor, 1
instance = comp, \alu_main|Result[27]\, alu_main|Result[27], mips_processor, 1
instance = comp, \salumainresult_EXMEM[27]\, salumainresult_EXMEM[27], mips_processor, 1
instance = comp, \salumainresult_MEMWB[27]\, salumainresult_MEMWB[27], mips_processor, 1
instance = comp, \spc_MEMWB[27]\, spc_MEMWB[27], mips_processor, 1
instance = comp, \mux_jal|output[27]~27\, mux_jal|output[27]~27, mips_processor, 1
instance = comp, \reg_file|registers[12][27]~feeder\, reg_file|registers[12][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][27]\, reg_file|registers[12][27], mips_processor, 1
instance = comp, \reg_file|registers[14][27]\, reg_file|registers[14][27], mips_processor, 1
instance = comp, \sreaddata2_IDEX~304\, sreaddata2_IDEX~304, mips_processor, 1
instance = comp, \reg_file|registers[6][27]~DUPLICATE\, reg_file|registers[6][27]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[7][27]\, reg_file|registers[7][27], mips_processor, 1
instance = comp, \sreaddata2_IDEX~305\, sreaddata2_IDEX~305, mips_processor, 1
instance = comp, \reg_file|registers[10][27]\, reg_file|registers[10][27], mips_processor, 1
instance = comp, \reg_file|registers[8][27]\, reg_file|registers[8][27], mips_processor, 1
instance = comp, \sreaddata2_IDEX~302\, sreaddata2_IDEX~302, mips_processor, 1
instance = comp, \sreaddata2_IDEX~303\, sreaddata2_IDEX~303, mips_processor, 1
instance = comp, \sreaddata2_IDEX~306\, sreaddata2_IDEX~306, mips_processor, 1
instance = comp, \sreaddata2_IDEX~298\, sreaddata2_IDEX~298, mips_processor, 1
instance = comp, \sreaddata2_IDEX~299\, sreaddata2_IDEX~299, mips_processor, 1
instance = comp, \sreaddata2_IDEX~300\, sreaddata2_IDEX~300, mips_processor, 1
instance = comp, \sreaddata2_IDEX~297\, sreaddata2_IDEX~297, mips_processor, 1
instance = comp, \sreaddata2_IDEX~301\, sreaddata2_IDEX~301, mips_processor, 1
instance = comp, \sreaddata2_IDEX~307\, sreaddata2_IDEX~307, mips_processor, 1
instance = comp, \sreaddata2_IDEX[27]\, sreaddata2_IDEX[27], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[27]\, sreaddata2_EXMEM[27], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[26]\, smemreaddata_MEMWB[26], mips_processor, 1
instance = comp, \mux_memory|output[26]~26\, mux_memory|output[26]~26, mips_processor, 1
instance = comp, \forward|Mux37~0\, forward|Mux37~0, mips_processor, 1
instance = comp, \alu_main|Mux26~4\, alu_main|Mux26~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~8\, alu_main|ShiftRight0~8, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~9\, alu_main|ShiftRight0~9, mips_processor, 1
instance = comp, \alu_main|Mux26~0\, alu_main|Mux26~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~33\, alu_main|ShiftLeft0~33, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~8\, alu_main|ShiftRight1~8, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~9\, alu_main|ShiftRight1~9, mips_processor, 1
instance = comp, \alu_main|Mux26~1\, alu_main|Mux26~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~38\, alu_main|ShiftLeft1~38, mips_processor, 1
instance = comp, \alu_main|Mux26~2\, alu_main|Mux26~2, mips_processor, 1
instance = comp, \alu_main|Mux26~3\, alu_main|Mux26~3, mips_processor, 1
instance = comp, \alu_main|Mux26~5\, alu_main|Mux26~5, mips_processor, 1
instance = comp, \alu_main|Result[26]\, alu_main|Result[26], mips_processor, 1
instance = comp, \salumainresult_EXMEM[26]\, salumainresult_EXMEM[26], mips_processor, 1
instance = comp, \salumainresult_MEMWB[26]\, salumainresult_MEMWB[26], mips_processor, 1
instance = comp, \mux_jal|output[26]~26\, mux_jal|output[26]~26, mips_processor, 1
instance = comp, \reg_file|registers[10][26]\, reg_file|registers[10][26], mips_processor, 1
instance = comp, \reg_file|registers[11][26]~DUPLICATE\, reg_file|registers[11][26]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~291\, sreaddata2_IDEX~291, mips_processor, 1
instance = comp, \sreaddata2_IDEX~294\, sreaddata2_IDEX~294, mips_processor, 1
instance = comp, \sreaddata2_IDEX~293\, sreaddata2_IDEX~293, mips_processor, 1
instance = comp, \reg_file|registers[3][26]~DUPLICATE\, reg_file|registers[3][26]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~292\, sreaddata2_IDEX~292, mips_processor, 1
instance = comp, \sreaddata2_IDEX~295\, sreaddata2_IDEX~295, mips_processor, 1
instance = comp, \sreaddata2_IDEX~288\, sreaddata2_IDEX~288, mips_processor, 1
instance = comp, \reg_file|registers[25][26]\, reg_file|registers[25][26], mips_processor, 1
instance = comp, \reg_file|registers[17][26]\, reg_file|registers[17][26], mips_processor, 1
instance = comp, \reg_file|registers[29][26]~DUPLICATE\, reg_file|registers[29][26]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~287\, sreaddata2_IDEX~287, mips_processor, 1
instance = comp, \reg_file|registers[27][26]\, reg_file|registers[27][26], mips_processor, 1
instance = comp, \reg_file|registers[19][26]~DUPLICATE\, reg_file|registers[19][26]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[31][26]~DUPLICATE\, reg_file|registers[31][26]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~289\, sreaddata2_IDEX~289, mips_processor, 1
instance = comp, \sreaddata2_IDEX~286\, sreaddata2_IDEX~286, mips_processor, 1
instance = comp, \sreaddata2_IDEX~290\, sreaddata2_IDEX~290, mips_processor, 1
instance = comp, \sreaddata2_IDEX~296\, sreaddata2_IDEX~296, mips_processor, 1
instance = comp, \sreaddata2_IDEX[26]\, sreaddata2_IDEX[26], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[26]\, sreaddata2_EXMEM[26], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[25]\, smemreaddata_MEMWB[25], mips_processor, 1
instance = comp, \mux_memory|output[25]~25\, mux_memory|output[25]~25, mips_processor, 1
instance = comp, \forward|Mux38~0\, forward|Mux38~0, mips_processor, 1
instance = comp, \alu_main|Mux25~4\, alu_main|Mux25~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~7\, alu_main|ShiftRight0~7, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~32\, alu_main|ShiftLeft0~32, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~25\, alu_main|ShiftLeft0~25, mips_processor, 1
instance = comp, \alu_main|Mux25~0\, alu_main|Mux25~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~7\, alu_main|ShiftRight1~7, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~33\, alu_main|ShiftLeft1~33, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~34\, alu_main|ShiftLeft1~34, mips_processor, 1
instance = comp, \alu_main|Mux25~1\, alu_main|Mux25~1, mips_processor, 1
instance = comp, \alu_main|Mux25~2\, alu_main|Mux25~2, mips_processor, 1
instance = comp, \alu_main|Mux25~3\, alu_main|Mux25~3, mips_processor, 1
instance = comp, \alu_main|Mux25~5\, alu_main|Mux25~5, mips_processor, 1
instance = comp, \alu_main|Result[25]\, alu_main|Result[25], mips_processor, 1
instance = comp, \salumainresult_EXMEM[25]\, salumainresult_EXMEM[25], mips_processor, 1
instance = comp, \salumainresult_MEMWB[25]\, salumainresult_MEMWB[25], mips_processor, 1
instance = comp, \mux_jal|output[25]~25\, mux_jal|output[25]~25, mips_processor, 1
instance = comp, \reg_file|registers[13][25]~feeder\, reg_file|registers[13][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][25]\, reg_file|registers[13][25], mips_processor, 1
instance = comp, \sreaddata2_IDEX~282\, sreaddata2_IDEX~282, mips_processor, 1
instance = comp, \sreaddata2_IDEX~280\, sreaddata2_IDEX~280, mips_processor, 1
instance = comp, \reg_file|registers[1][25]\, reg_file|registers[1][25], mips_processor, 1
instance = comp, \reg_file|registers[0][25]~DUPLICATE\, reg_file|registers[0][25]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~281\, sreaddata2_IDEX~281, mips_processor, 1
instance = comp, \reg_file|registers[4][25]~DUPLICATE\, reg_file|registers[4][25]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~283\, sreaddata2_IDEX~283, mips_processor, 1
instance = comp, \sreaddata2_IDEX~284\, sreaddata2_IDEX~284, mips_processor, 1
instance = comp, \reg_file|registers[26][25]\, reg_file|registers[26][25], mips_processor, 1
instance = comp, \reg_file|registers[22][25]~DUPLICATE\, reg_file|registers[22][25]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~277\, sreaddata2_IDEX~277, mips_processor, 1
instance = comp, \sreaddata2_IDEX~278\, sreaddata2_IDEX~278, mips_processor, 1
instance = comp, \sreaddata2_IDEX~275\, sreaddata2_IDEX~275, mips_processor, 1
instance = comp, \reg_file|registers[17][25]\, reg_file|registers[17][25], mips_processor, 1
instance = comp, \sreaddata2_IDEX~276\, sreaddata2_IDEX~276, mips_processor, 1
instance = comp, \sreaddata2_IDEX~279\, sreaddata2_IDEX~279, mips_processor, 1
instance = comp, \sreaddata2_IDEX~285\, sreaddata2_IDEX~285, mips_processor, 1
instance = comp, \sreaddata2_IDEX[25]\, sreaddata2_IDEX[25], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[25]\, sreaddata2_EXMEM[25], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[24]\, smemreaddata_MEMWB[24], mips_processor, 1
instance = comp, \mux_memory|output[24]~24\, mux_memory|output[24]~24, mips_processor, 1
instance = comp, \forward|Mux39~1\, forward|Mux39~1, mips_processor, 1
instance = comp, \forward|Mux39~0\, forward|Mux39~0, mips_processor, 1
instance = comp, \alu_main|Mux24~4\, alu_main|Mux24~4, mips_processor, 1
instance = comp, \alu_main|Mux24~0\, alu_main|Mux24~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~24\, alu_main|ShiftLeft0~24, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~4\, alu_main|ShiftRight0~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~4\, alu_main|ShiftRight1~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~25\, alu_main|ShiftLeft1~25, mips_processor, 1
instance = comp, \alu_main|Mux24~1\, alu_main|Mux24~1, mips_processor, 1
instance = comp, \alu_main|Mux24~2\, alu_main|Mux24~2, mips_processor, 1
instance = comp, \alu_main|Mux24~3\, alu_main|Mux24~3, mips_processor, 1
instance = comp, \alu_main|Mux24~5\, alu_main|Mux24~5, mips_processor, 1
instance = comp, \alu_main|Result[24]\, alu_main|Result[24], mips_processor, 1
instance = comp, \salumainresult_EXMEM[24]\, salumainresult_EXMEM[24], mips_processor, 1
instance = comp, \salumainresult_MEMWB[24]\, salumainresult_MEMWB[24], mips_processor, 1
instance = comp, \mux_jal|output[24]~24\, mux_jal|output[24]~24, mips_processor, 1
instance = comp, \reg_file|registers[17][24]~feeder\, reg_file|registers[17][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][24]\, reg_file|registers[17][24], mips_processor, 1
instance = comp, \sreaddata2_IDEX~265\, sreaddata2_IDEX~265, mips_processor, 1
instance = comp, \reg_file|registers[30][24]\, reg_file|registers[30][24], mips_processor, 1
instance = comp, \reg_file|registers[18][24]~DUPLICATE\, reg_file|registers[18][24]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~266\, sreaddata2_IDEX~266, mips_processor, 1
instance = comp, \sreaddata2_IDEX~264\, sreaddata2_IDEX~264, mips_processor, 1
instance = comp, \reg_file|registers[27][24]\, reg_file|registers[27][24], mips_processor, 1
instance = comp, \reg_file|registers[19][24]\, reg_file|registers[19][24], mips_processor, 1
instance = comp, \sreaddata2_IDEX~267\, sreaddata2_IDEX~267, mips_processor, 1
instance = comp, \sreaddata2_IDEX~268\, sreaddata2_IDEX~268, mips_processor, 1
instance = comp, \reg_file|registers[3][24]\, reg_file|registers[3][24], mips_processor, 1
instance = comp, \sreaddata2_IDEX~270\, sreaddata2_IDEX~270, mips_processor, 1
instance = comp, \reg_file|registers[14][24]~DUPLICATE\, reg_file|registers[14][24]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~271\, sreaddata2_IDEX~271, mips_processor, 1
instance = comp, \sreaddata2_IDEX~272\, sreaddata2_IDEX~272, mips_processor, 1
instance = comp, \sreaddata2_IDEX~269\, sreaddata2_IDEX~269, mips_processor, 1
instance = comp, \sreaddata2_IDEX~273\, sreaddata2_IDEX~273, mips_processor, 1
instance = comp, \sreaddata2_IDEX~274\, sreaddata2_IDEX~274, mips_processor, 1
instance = comp, \sreaddata2_IDEX[24]\, sreaddata2_IDEX[24], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[24]\, sreaddata2_EXMEM[24], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[23]\, smemreaddata_MEMWB[23], mips_processor, 1
instance = comp, \spc_MEMWB[23]\, spc_MEMWB[23], mips_processor, 1
instance = comp, \mux_jal|output[23]~23\, mux_jal|output[23]~23, mips_processor, 1
instance = comp, \reg_file|registers[21][23]\, reg_file|registers[21][23], mips_processor, 1
instance = comp, \sreaddata2_IDEX~254\, sreaddata2_IDEX~254, mips_processor, 1
instance = comp, \sreaddata2_IDEX~256\, sreaddata2_IDEX~256, mips_processor, 1
instance = comp, \sreaddata2_IDEX~253\, sreaddata2_IDEX~253, mips_processor, 1
instance = comp, \sreaddata2_IDEX~255\, sreaddata2_IDEX~255, mips_processor, 1
instance = comp, \sreaddata2_IDEX~257\, sreaddata2_IDEX~257, mips_processor, 1
instance = comp, \sreaddata2_IDEX~259\, sreaddata2_IDEX~259, mips_processor, 1
instance = comp, \sreaddata2_IDEX~260\, sreaddata2_IDEX~260, mips_processor, 1
instance = comp, \sreaddata2_IDEX~261\, sreaddata2_IDEX~261, mips_processor, 1
instance = comp, \sreaddata2_IDEX~258\, sreaddata2_IDEX~258, mips_processor, 1
instance = comp, \sreaddata2_IDEX~262\, sreaddata2_IDEX~262, mips_processor, 1
instance = comp, \sreaddata2_IDEX~263\, sreaddata2_IDEX~263, mips_processor, 1
instance = comp, \sreaddata2_IDEX[23]\, sreaddata2_IDEX[23], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[23]\, sreaddata2_EXMEM[23], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[22]\, smemreaddata_MEMWB[22], mips_processor, 1
instance = comp, \mux_memory|output[22]~22\, mux_memory|output[22]~22, mips_processor, 1
instance = comp, \forward|Mux41~0\, forward|Mux41~0, mips_processor, 1
instance = comp, \alu_main|Mux22~12\, alu_main|Mux22~12, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~13\, alu_main|ShiftRight0~13, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~22\, alu_main|ShiftRight0~22, mips_processor, 1
instance = comp, \alu_main|Mux22~8\, alu_main|Mux22~8, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~41\, alu_main|ShiftLeft0~41, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~44\, alu_main|ShiftLeft1~44, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~13\, alu_main|ShiftRight1~13, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~22\, alu_main|ShiftRight1~22, mips_processor, 1
instance = comp, \alu_main|Mux22~9\, alu_main|Mux22~9, mips_processor, 1
instance = comp, \alu_main|Mux22~10\, alu_main|Mux22~10, mips_processor, 1
instance = comp, \alu_main|Mux22~11\, alu_main|Mux22~11, mips_processor, 1
instance = comp, \alu_main|Mux22~13\, alu_main|Mux22~13, mips_processor, 1
instance = comp, \alu_main|Result[22]\, alu_main|Result[22], mips_processor, 1
instance = comp, \salumainresult_EXMEM[22]\, salumainresult_EXMEM[22], mips_processor, 1
instance = comp, \salumainresult_MEMWB[22]\, salumainresult_MEMWB[22], mips_processor, 1
instance = comp, \spc_MEMWB[22]\, spc_MEMWB[22], mips_processor, 1
instance = comp, \mux_jal|output[22]~22\, mux_jal|output[22]~22, mips_processor, 1
instance = comp, \reg_file|registers[2][22]~feeder\, reg_file|registers[2][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][22]\, reg_file|registers[2][22], mips_processor, 1
instance = comp, \sreaddata2_IDEX~248\, sreaddata2_IDEX~248, mips_processor, 1
instance = comp, \reg_file|registers[15][22]\, reg_file|registers[15][22], mips_processor, 1
instance = comp, \sreaddata2_IDEX~249\, sreaddata2_IDEX~249, mips_processor, 1
instance = comp, \sreaddata2_IDEX~250\, sreaddata2_IDEX~250, mips_processor, 1
instance = comp, \sreaddata2_IDEX~247\, sreaddata2_IDEX~247, mips_processor, 1
instance = comp, \sreaddata2_IDEX~251\, sreaddata2_IDEX~251, mips_processor, 1
instance = comp, \reg_file|registers[19][22]\, reg_file|registers[19][22], mips_processor, 1
instance = comp, \sreaddata2_IDEX~245\, sreaddata2_IDEX~245, mips_processor, 1
instance = comp, \sreaddata2_IDEX~242\, sreaddata2_IDEX~242, mips_processor, 1
instance = comp, \reg_file|registers[26][22]~DUPLICATE\, reg_file|registers[26][22]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[30][22]\, reg_file|registers[30][22], mips_processor, 1
instance = comp, \reg_file|registers[22][22]~DUPLICATE\, reg_file|registers[22][22]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~244\, sreaddata2_IDEX~244, mips_processor, 1
instance = comp, \sreaddata2_IDEX~243\, sreaddata2_IDEX~243, mips_processor, 1
instance = comp, \sreaddata2_IDEX~246\, sreaddata2_IDEX~246, mips_processor, 1
instance = comp, \sreaddata2_IDEX~252\, sreaddata2_IDEX~252, mips_processor, 1
instance = comp, \sreaddata2_IDEX[22]\, sreaddata2_IDEX[22], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[22]\, sreaddata2_EXMEM[22], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[21]\, smemreaddata_MEMWB[21], mips_processor, 1
instance = comp, \mux_jal|output[21]~21\, mux_jal|output[21]~21, mips_processor, 1
instance = comp, \reg_file|registers[16][21]\, reg_file|registers[16][21], mips_processor, 1
instance = comp, \reg_file|registers[24][21]~DUPLICATE\, reg_file|registers[24][21]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[28][21]\, reg_file|registers[28][21], mips_processor, 1
instance = comp, \sreaddata2_IDEX~231\, sreaddata2_IDEX~231, mips_processor, 1
instance = comp, \reg_file|registers[17][21]~DUPLICATE\, reg_file|registers[17][21]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][21]\, reg_file|registers[25][21], mips_processor, 1
instance = comp, \sreaddata2_IDEX~232\, sreaddata2_IDEX~232, mips_processor, 1
instance = comp, \sreaddata2_IDEX~233\, sreaddata2_IDEX~233, mips_processor, 1
instance = comp, \sreaddata2_IDEX~234\, sreaddata2_IDEX~234, mips_processor, 1
instance = comp, \sreaddata2_IDEX~235\, sreaddata2_IDEX~235, mips_processor, 1
instance = comp, \reg_file|registers[4][21]~DUPLICATE\, reg_file|registers[4][21]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[6][21]~DUPLICATE\, reg_file|registers[6][21]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~239\, sreaddata2_IDEX~239, mips_processor, 1
instance = comp, \sreaddata2_IDEX~237\, sreaddata2_IDEX~237, mips_processor, 1
instance = comp, \sreaddata2_IDEX~236\, sreaddata2_IDEX~236, mips_processor, 1
instance = comp, \sreaddata2_IDEX~238\, sreaddata2_IDEX~238, mips_processor, 1
instance = comp, \sreaddata2_IDEX~240\, sreaddata2_IDEX~240, mips_processor, 1
instance = comp, \sreaddata2_IDEX~241\, sreaddata2_IDEX~241, mips_processor, 1
instance = comp, \sreaddata2_IDEX[21]\, sreaddata2_IDEX[21], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[21]\, sreaddata2_EXMEM[21], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[20]\, smemreaddata_MEMWB[20], mips_processor, 1
instance = comp, \mux_memory|output[20]~20\, mux_memory|output[20]~20, mips_processor, 1
instance = comp, \forward|Mux43~2\, forward|Mux43~2, mips_processor, 1
instance = comp, \alu_main|Mux20~4\, alu_main|Mux20~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~19\, alu_main|ShiftRight0~19, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~39\, alu_main|ShiftLeft0~39, mips_processor, 1
instance = comp, \alu_main|Mux20~0\, alu_main|Mux20~0, mips_processor, 1
instance = comp, \alu_main|Mux20~1\, alu_main|Mux20~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~42\, alu_main|ShiftLeft1~42, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~19\, alu_main|ShiftRight1~19, mips_processor, 1
instance = comp, \alu_main|Mux20~2\, alu_main|Mux20~2, mips_processor, 1
instance = comp, \alu_main|Mux20~3\, alu_main|Mux20~3, mips_processor, 1
instance = comp, \alu_main|Mux20~5\, alu_main|Mux20~5, mips_processor, 1
instance = comp, \alu_main|Result[20]\, alu_main|Result[20], mips_processor, 1
instance = comp, \salumainresult_EXMEM[20]\, salumainresult_EXMEM[20], mips_processor, 1
instance = comp, \salumainresult_MEMWB[20]\, salumainresult_MEMWB[20], mips_processor, 1
instance = comp, \spc_MEMWB[20]\, spc_MEMWB[20], mips_processor, 1
instance = comp, \mux_jal|output[20]~20\, mux_jal|output[20]~20, mips_processor, 1
instance = comp, \reg_file|registers[11][20]\, reg_file|registers[11][20], mips_processor, 1
instance = comp, \sreaddata2_IDEX~225\, sreaddata2_IDEX~225, mips_processor, 1
instance = comp, \sreaddata2_IDEX~226\, sreaddata2_IDEX~226, mips_processor, 1
instance = comp, \sreaddata2_IDEX~227\, sreaddata2_IDEX~227, mips_processor, 1
instance = comp, \sreaddata2_IDEX~228\, sreaddata2_IDEX~228, mips_processor, 1
instance = comp, \sreaddata2_IDEX~229\, sreaddata2_IDEX~229, mips_processor, 1
instance = comp, \reg_file|registers[28][20]\, reg_file|registers[28][20], mips_processor, 1
instance = comp, \reg_file|registers[20][20]~DUPLICATE\, reg_file|registers[20][20]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~220\, sreaddata2_IDEX~220, mips_processor, 1
instance = comp, \reg_file|registers[27][20]\, reg_file|registers[27][20], mips_processor, 1
instance = comp, \reg_file|registers[23][20]~DUPLICATE\, reg_file|registers[23][20]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[31][20]~DUPLICATE\, reg_file|registers[31][20]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~223\, sreaddata2_IDEX~223, mips_processor, 1
instance = comp, \reg_file|registers[30][20]~DUPLICATE\, reg_file|registers[30][20]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~222\, sreaddata2_IDEX~222, mips_processor, 1
instance = comp, \reg_file|registers[17][20]\, reg_file|registers[17][20], mips_processor, 1
instance = comp, \reg_file|registers[25][20]\, reg_file|registers[25][20], mips_processor, 1
instance = comp, \reg_file|registers[21][20]~DUPLICATE\, reg_file|registers[21][20]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~221\, sreaddata2_IDEX~221, mips_processor, 1
instance = comp, \sreaddata2_IDEX~224\, sreaddata2_IDEX~224, mips_processor, 1
instance = comp, \sreaddata2_IDEX~230\, sreaddata2_IDEX~230, mips_processor, 1
instance = comp, \sreaddata2_IDEX[20]\, sreaddata2_IDEX[20], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[20]\, sreaddata2_EXMEM[20], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[19]\, smemreaddata_MEMWB[19], mips_processor, 1
instance = comp, \spc_MEMWB[19]\, spc_MEMWB[19], mips_processor, 1
instance = comp, \mux_jal|output[19]~19\, mux_jal|output[19]~19, mips_processor, 1
instance = comp, \reg_file|registers[14][19]\, reg_file|registers[14][19], mips_processor, 1
instance = comp, \sreaddata2_IDEX~216\, sreaddata2_IDEX~216, mips_processor, 1
instance = comp, \reg_file|registers[1][19]\, reg_file|registers[1][19], mips_processor, 1
instance = comp, \sreaddata2_IDEX~215\, sreaddata2_IDEX~215, mips_processor, 1
instance = comp, \sreaddata2_IDEX~217\, sreaddata2_IDEX~217, mips_processor, 1
instance = comp, \reg_file|registers[11][19]~DUPLICATE\, reg_file|registers[11][19]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~214\, sreaddata2_IDEX~214, mips_processor, 1
instance = comp, \sreaddata2_IDEX~218\, sreaddata2_IDEX~218, mips_processor, 1
instance = comp, \reg_file|registers[30][19]~DUPLICATE\, reg_file|registers[30][19]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[18][19]\, reg_file|registers[18][19], mips_processor, 1
instance = comp, \reg_file|registers[22][19]~DUPLICATE\, reg_file|registers[22][19]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~211\, sreaddata2_IDEX~211, mips_processor, 1
instance = comp, \reg_file|registers[25][19]~DUPLICATE\, reg_file|registers[25][19]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[29][19]~DUPLICATE\, reg_file|registers[29][19]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~210\, sreaddata2_IDEX~210, mips_processor, 1
instance = comp, \sreaddata2_IDEX~209\, sreaddata2_IDEX~209, mips_processor, 1
instance = comp, \reg_file|registers[31][19]\, reg_file|registers[31][19], mips_processor, 1
instance = comp, \reg_file|registers[23][19]~DUPLICATE\, reg_file|registers[23][19]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~212\, sreaddata2_IDEX~212, mips_processor, 1
instance = comp, \sreaddata2_IDEX~213\, sreaddata2_IDEX~213, mips_processor, 1
instance = comp, \sreaddata2_IDEX~219\, sreaddata2_IDEX~219, mips_processor, 1
instance = comp, \sreaddata2_IDEX[19]\, sreaddata2_IDEX[19], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[19]\, sreaddata2_EXMEM[19], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[18]\, smemreaddata_MEMWB[18], mips_processor, 1
instance = comp, \mux_memory|output[18]~18\, mux_memory|output[18]~18, mips_processor, 1
instance = comp, \forward|Mux13~0\, forward|Mux13~0, mips_processor, 1
instance = comp, \alu_main|Mux18~4\, alu_main|Mux18~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~12\, alu_main|ShiftRight0~12, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~14\, alu_main|ShiftRight0~14, mips_processor, 1
instance = comp, \alu_main|Mux18~0\, alu_main|Mux18~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~37\, alu_main|ShiftLeft0~37, mips_processor, 1
instance = comp, \alu_main|Mux18~1\, alu_main|Mux18~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~12\, alu_main|ShiftRight1~12, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~14\, alu_main|ShiftRight1~14, mips_processor, 1
instance = comp, \alu_main|Mux18~2\, alu_main|Mux18~2, mips_processor, 1
instance = comp, \alu_main|Mux18~3\, alu_main|Mux18~3, mips_processor, 1
instance = comp, \alu_main|Mux18~5\, alu_main|Mux18~5, mips_processor, 1
instance = comp, \alu_main|Result[18]\, alu_main|Result[18], mips_processor, 1
instance = comp, \salumainresult_EXMEM[18]\, salumainresult_EXMEM[18], mips_processor, 1
instance = comp, \salumainresult_MEMWB[18]\, salumainresult_MEMWB[18], mips_processor, 1
instance = comp, \mux_jal|output[18]~18\, mux_jal|output[18]~18, mips_processor, 1
instance = comp, \reg_file|registers[5][18]\, reg_file|registers[5][18], mips_processor, 1
instance = comp, \sreaddata2_IDEX~206\, sreaddata2_IDEX~206, mips_processor, 1
instance = comp, \reg_file|registers[15][18]~DUPLICATE\, reg_file|registers[15][18]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~205\, sreaddata2_IDEX~205, mips_processor, 1
instance = comp, \sreaddata2_IDEX~203\, sreaddata2_IDEX~203, mips_processor, 1
instance = comp, \reg_file|registers[0][18]~DUPLICATE\, reg_file|registers[0][18]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~204\, sreaddata2_IDEX~204, mips_processor, 1
instance = comp, \sreaddata2_IDEX~207\, sreaddata2_IDEX~207, mips_processor, 1
instance = comp, \reg_file|registers[19][18]~DUPLICATE\, reg_file|registers[19][18]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~201\, sreaddata2_IDEX~201, mips_processor, 1
instance = comp, \reg_file|registers[21][18]~DUPLICATE\, reg_file|registers[21][18]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~199\, sreaddata2_IDEX~199, mips_processor, 1
instance = comp, \reg_file|registers[16][18]~DUPLICATE\, reg_file|registers[16][18]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[28][18]\, reg_file|registers[28][18], mips_processor, 1
instance = comp, \sreaddata2_IDEX~198\, sreaddata2_IDEX~198, mips_processor, 1
instance = comp, \reg_file|registers[30][18]\, reg_file|registers[30][18], mips_processor, 1
instance = comp, \sreaddata2_IDEX~200\, sreaddata2_IDEX~200, mips_processor, 1
instance = comp, \sreaddata2_IDEX~202\, sreaddata2_IDEX~202, mips_processor, 1
instance = comp, \sreaddata2_IDEX~208\, sreaddata2_IDEX~208, mips_processor, 1
instance = comp, \sreaddata2_IDEX[18]\, sreaddata2_IDEX[18], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[18]\, sreaddata2_EXMEM[18], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[17]\, smemreaddata_MEMWB[17], mips_processor, 1
instance = comp, \spc_MEMWB[17]\, spc_MEMWB[17], mips_processor, 1
instance = comp, \mux_jal|output[17]~17\, mux_jal|output[17]~17, mips_processor, 1
instance = comp, \reg_file|registers[2][17]\, reg_file|registers[2][17], mips_processor, 1
instance = comp, \sreaddata2_IDEX~193\, sreaddata2_IDEX~193, mips_processor, 1
instance = comp, \sreaddata2_IDEX~194\, sreaddata2_IDEX~194, mips_processor, 1
instance = comp, \sreaddata2_IDEX~192\, sreaddata2_IDEX~192, mips_processor, 1
instance = comp, \sreaddata2_IDEX~195\, sreaddata2_IDEX~195, mips_processor, 1
instance = comp, \sreaddata2_IDEX~196\, sreaddata2_IDEX~196, mips_processor, 1
instance = comp, \sreaddata2_IDEX~188\, sreaddata2_IDEX~188, mips_processor, 1
instance = comp, \sreaddata2_IDEX~190\, sreaddata2_IDEX~190, mips_processor, 1
instance = comp, \reg_file|registers[22][17]~DUPLICATE\, reg_file|registers[22][17]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~189\, sreaddata2_IDEX~189, mips_processor, 1
instance = comp, \sreaddata2_IDEX~187\, sreaddata2_IDEX~187, mips_processor, 1
instance = comp, \sreaddata2_IDEX~191\, sreaddata2_IDEX~191, mips_processor, 1
instance = comp, \sreaddata2_IDEX~197\, sreaddata2_IDEX~197, mips_processor, 1
instance = comp, \sreaddata2_IDEX[17]\, sreaddata2_IDEX[17], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[17]\, sreaddata2_EXMEM[17], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[15]\, smemreaddata_MEMWB[15], mips_processor, 1
instance = comp, \mux_memory|output[15]~15\, mux_memory|output[15]~15, mips_processor, 1
instance = comp, \forward|Mux16~0\, forward|Mux16~0, mips_processor, 1
instance = comp, \alu_main|Result~7\, alu_main|Result~7, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~29\, alu_main|ShiftRight0~29, mips_processor, 1
instance = comp, \alu_main|Mux15~0\, alu_main|Mux15~0, mips_processor, 1
instance = comp, \alu_main|Mux15~7\, alu_main|Mux15~7, mips_processor, 1
instance = comp, \alu_main|Mux15~1\, alu_main|Mux15~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~29\, alu_main|ShiftRight1~29, mips_processor, 1
instance = comp, \alu_main|Mux15~2\, alu_main|Mux15~2, mips_processor, 1
instance = comp, \alu_main|Mux15~3\, alu_main|Mux15~3, mips_processor, 1
instance = comp, \alu_main|Mux15~4\, alu_main|Mux15~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~18\, alu_main|ShiftLeft1~18, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~13\, alu_main|ShiftLeft0~13, mips_processor, 1
instance = comp, \alu_main|Mux15~5\, alu_main|Mux15~5, mips_processor, 1
instance = comp, \alu_main|Mux15~6\, alu_main|Mux15~6, mips_processor, 1
instance = comp, \alu_main|Result[15]\, alu_main|Result[15], mips_processor, 1
instance = comp, \salumainresult_EXMEM[15]\, salumainresult_EXMEM[15], mips_processor, 1
instance = comp, \salumainresult_MEMWB[15]\, salumainresult_MEMWB[15], mips_processor, 1
instance = comp, \spc_MEMWB[15]\, spc_MEMWB[15], mips_processor, 1
instance = comp, \mux_jal|output[15]~15\, mux_jal|output[15]~15, mips_processor, 1
instance = comp, \reg_file|registers[18][15]~feeder\, reg_file|registers[18][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][15]\, reg_file|registers[18][15], mips_processor, 1
instance = comp, \sreaddata2_IDEX~167\, sreaddata2_IDEX~167, mips_processor, 1
instance = comp, \reg_file|registers[16][15]\, reg_file|registers[16][15], mips_processor, 1
instance = comp, \reg_file|registers[20][15]~DUPLICATE\, reg_file|registers[20][15]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~165\, sreaddata2_IDEX~165, mips_processor, 1
instance = comp, \sreaddata2_IDEX~166\, sreaddata2_IDEX~166, mips_processor, 1
instance = comp, \sreaddata2_IDEX~168\, sreaddata2_IDEX~168, mips_processor, 1
instance = comp, \sreaddata2_IDEX~169\, sreaddata2_IDEX~169, mips_processor, 1
instance = comp, \sreaddata2_IDEX~173\, sreaddata2_IDEX~173, mips_processor, 1
instance = comp, \sreaddata2_IDEX~171\, sreaddata2_IDEX~171, mips_processor, 1
instance = comp, \sreaddata2_IDEX~170\, sreaddata2_IDEX~170, mips_processor, 1
instance = comp, \sreaddata2_IDEX~172\, sreaddata2_IDEX~172, mips_processor, 1
instance = comp, \sreaddata2_IDEX~174\, sreaddata2_IDEX~174, mips_processor, 1
instance = comp, \sreaddata2_IDEX~175\, sreaddata2_IDEX~175, mips_processor, 1
instance = comp, \sreaddata2_IDEX[15]\, sreaddata2_IDEX[15], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[15]\, sreaddata2_EXMEM[15], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[14]\, smemreaddata_MEMWB[14], mips_processor, 1
instance = comp, \mux_memory|output[14]~14\, mux_memory|output[14]~14, mips_processor, 1
instance = comp, \forward|Mux49~0\, forward|Mux49~0, mips_processor, 1
instance = comp, \alu_main|Result~6\, alu_main|Result~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~28\, alu_main|ShiftRight0~28, mips_processor, 1
instance = comp, \alu_main|Mux14~0\, alu_main|Mux14~0, mips_processor, 1
instance = comp, \alu_main|Mux14~7\, alu_main|Mux14~7, mips_processor, 1
instance = comp, \alu_main|Mux14~1\, alu_main|Mux14~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~28\, alu_main|ShiftRight1~28, mips_processor, 1
instance = comp, \alu_main|Mux14~2\, alu_main|Mux14~2, mips_processor, 1
instance = comp, \alu_main|Mux14~3\, alu_main|Mux14~3, mips_processor, 1
instance = comp, \alu_main|Mux14~4\, alu_main|Mux14~4, mips_processor, 1
instance = comp, \alu_main|Mux14~5\, alu_main|Mux14~5, mips_processor, 1
instance = comp, \alu_main|Mux14~6\, alu_main|Mux14~6, mips_processor, 1
instance = comp, \alu_main|Result[14]\, alu_main|Result[14], mips_processor, 1
instance = comp, \salumainresult_EXMEM[14]\, salumainresult_EXMEM[14], mips_processor, 1
instance = comp, \salumainresult_MEMWB[14]\, salumainresult_MEMWB[14], mips_processor, 1
instance = comp, \mux_jal|output[14]~14\, mux_jal|output[14]~14, mips_processor, 1
instance = comp, \reg_file|registers[15][14]\, reg_file|registers[15][14], mips_processor, 1
instance = comp, \sreaddata2_IDEX~161\, sreaddata2_IDEX~161, mips_processor, 1
instance = comp, \sreaddata2_IDEX~162\, sreaddata2_IDEX~162, mips_processor, 1
instance = comp, \sreaddata2_IDEX~160\, sreaddata2_IDEX~160, mips_processor, 1
instance = comp, \reg_file|registers[11][14]\, reg_file|registers[11][14], mips_processor, 1
instance = comp, \sreaddata2_IDEX~159\, sreaddata2_IDEX~159, mips_processor, 1
instance = comp, \sreaddata2_IDEX~163\, sreaddata2_IDEX~163, mips_processor, 1
instance = comp, \reg_file|registers[29][14]~DUPLICATE\, reg_file|registers[29][14]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[21][14]~DUPLICATE\, reg_file|registers[21][14]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~155\, sreaddata2_IDEX~155, mips_processor, 1
instance = comp, \sreaddata2_IDEX~156\, sreaddata2_IDEX~156, mips_processor, 1
instance = comp, \sreaddata2_IDEX~157\, sreaddata2_IDEX~157, mips_processor, 1
instance = comp, \sreaddata2_IDEX~154\, sreaddata2_IDEX~154, mips_processor, 1
instance = comp, \sreaddata2_IDEX~158\, sreaddata2_IDEX~158, mips_processor, 1
instance = comp, \sreaddata2_IDEX~164\, sreaddata2_IDEX~164, mips_processor, 1
instance = comp, \sreaddata2_IDEX[14]\, sreaddata2_IDEX[14], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[14]\, sreaddata2_EXMEM[14], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[13]\, smemreaddata_MEMWB[13], mips_processor, 1
instance = comp, \mux_memory|output[13]~13\, mux_memory|output[13]~13, mips_processor, 1
instance = comp, \forward|Mux18~0\, forward|Mux18~0, mips_processor, 1
instance = comp, \alu_main|Result~5\, alu_main|Result~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~26\, alu_main|ShiftRight1~26, mips_processor, 1
instance = comp, \alu_main|Mux13~2\, alu_main|Mux13~2, mips_processor, 1
instance = comp, \alu_main|Mux13~3\, alu_main|Mux13~3, mips_processor, 1
instance = comp, \alu_main|Mux13~7\, alu_main|Mux13~7, mips_processor, 1
instance = comp, \alu_main|Mux13~1\, alu_main|Mux13~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~26\, alu_main|ShiftRight0~26, mips_processor, 1
instance = comp, \alu_main|Mux13~0\, alu_main|Mux13~0, mips_processor, 1
instance = comp, \alu_main|Mux13~4\, alu_main|Mux13~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~36\, alu_main|ShiftLeft0~36, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~41\, alu_main|ShiftLeft1~41, mips_processor, 1
instance = comp, \alu_main|Mux13~5\, alu_main|Mux13~5, mips_processor, 1
instance = comp, \alu_main|Mux13~6\, alu_main|Mux13~6, mips_processor, 1
instance = comp, \alu_main|Result[13]\, alu_main|Result[13], mips_processor, 1
instance = comp, \salumainresult_EXMEM[13]\, salumainresult_EXMEM[13], mips_processor, 1
instance = comp, \salumainresult_MEMWB[13]\, salumainresult_MEMWB[13], mips_processor, 1
instance = comp, \mux_jal|output[13]~13\, mux_jal|output[13]~13, mips_processor, 1
instance = comp, \reg_file|registers[30][13]~feeder\, reg_file|registers[30][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][13]\, reg_file|registers[30][13], mips_processor, 1
instance = comp, \reg_file|registers[26][13]\, reg_file|registers[26][13], mips_processor, 1
instance = comp, \sreaddata2_IDEX~145\, sreaddata2_IDEX~145, mips_processor, 1
instance = comp, \sreaddata2_IDEX~143\, sreaddata2_IDEX~143, mips_processor, 1
instance = comp, \sreaddata2_IDEX~146\, sreaddata2_IDEX~146, mips_processor, 1
instance = comp, \sreaddata2_IDEX~144\, sreaddata2_IDEX~144, mips_processor, 1
instance = comp, \sreaddata2_IDEX~147\, sreaddata2_IDEX~147, mips_processor, 1
instance = comp, \reg_file|registers[5][13]\, reg_file|registers[5][13], mips_processor, 1
instance = comp, \sreaddata2_IDEX~151\, sreaddata2_IDEX~151, mips_processor, 1
instance = comp, \sreaddata2_IDEX~150\, sreaddata2_IDEX~150, mips_processor, 1
instance = comp, \sreaddata2_IDEX~149\, sreaddata2_IDEX~149, mips_processor, 1
instance = comp, \reg_file|registers[9][13]\, reg_file|registers[9][13], mips_processor, 1
instance = comp, \reg_file|registers[8][13]\, reg_file|registers[8][13], mips_processor, 1
instance = comp, \sreaddata2_IDEX~148\, sreaddata2_IDEX~148, mips_processor, 1
instance = comp, \sreaddata2_IDEX~152\, sreaddata2_IDEX~152, mips_processor, 1
instance = comp, \sreaddata2_IDEX~153\, sreaddata2_IDEX~153, mips_processor, 1
instance = comp, \sreaddata2_IDEX[13]\, sreaddata2_IDEX[13], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[13]\, sreaddata2_EXMEM[13], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[29]\, smemreaddata_MEMWB[29], mips_processor, 1
instance = comp, \mux_memory|output[29]~29\, mux_memory|output[29]~29, mips_processor, 1
instance = comp, \forward|Mux34~0\, forward|Mux34~0, mips_processor, 1
instance = comp, \alu_main|Result~3\, alu_main|Result~3, mips_processor, 1
instance = comp, \alu_main|Mux29~0\, alu_main|Mux29~0, mips_processor, 1
instance = comp, \alu_main|Mux29~7\, alu_main|Mux29~7, mips_processor, 1
instance = comp, \alu_main|Mux29~1\, alu_main|Mux29~1, mips_processor, 1
instance = comp, \alu_main|Mux29~5\, alu_main|Mux29~5, mips_processor, 1
instance = comp, \alu_main|Mux29~2\, alu_main|Mux29~2, mips_processor, 1
instance = comp, \alu_main|Mux29~3\, alu_main|Mux29~3, mips_processor, 1
instance = comp, \alu_main|Mux29~4\, alu_main|Mux29~4, mips_processor, 1
instance = comp, \alu_main|Mux29~6\, alu_main|Mux29~6, mips_processor, 1
instance = comp, \alu_main|Mux29~8\, alu_main|Mux29~8, mips_processor, 1
instance = comp, \alu_main|Result[29]\, alu_main|Result[29], mips_processor, 1
instance = comp, \salumainresult_EXMEM[29]\, salumainresult_EXMEM[29], mips_processor, 1
instance = comp, \forward|Mux2~0\, forward|Mux2~0, mips_processor, 1
instance = comp, \forward|Mux0~6\, forward|Mux0~6, mips_processor, 1
instance = comp, \forward|Mux0~7\, forward|Mux0~7, mips_processor, 1
instance = comp, \alu_main|Mux0~4\, alu_main|Mux0~4, mips_processor, 1
instance = comp, \forward|Mux35~0\, forward|Mux35~0, mips_processor, 1
instance = comp, \forward|Mux35~1\, forward|Mux35~1, mips_processor, 1
instance = comp, \alu_main|LessThan0~34\, alu_main|LessThan0~34, mips_processor, 1
instance = comp, \alu_main|LessThan0~41\, alu_main|LessThan0~41, mips_processor, 1
instance = comp, \alu_main|LessThan0~42\, alu_main|LessThan0~42, mips_processor, 1
instance = comp, \alu_main|LessThan0~37\, alu_main|LessThan0~37, mips_processor, 1
instance = comp, \alu_main|LessThan0~36\, alu_main|LessThan0~36, mips_processor, 1
instance = comp, \alu_main|LessThan0~35\, alu_main|LessThan0~35, mips_processor, 1
instance = comp, \alu_main|LessThan0~38\, alu_main|LessThan0~38, mips_processor, 1
instance = comp, \alu_main|LessThan0~43\, alu_main|LessThan0~43, mips_processor, 1
instance = comp, \alu_main|LessThan0~44\, alu_main|LessThan0~44, mips_processor, 1
instance = comp, \alu_main|LessThan0~45\, alu_main|LessThan0~45, mips_processor, 1
instance = comp, \alu_main|Mux0~3\, alu_main|Mux0~3, mips_processor, 1
instance = comp, \forward|Mux43~1\, forward|Mux43~1, mips_processor, 1
instance = comp, \forward|Mux43~0\, forward|Mux43~0, mips_processor, 1
instance = comp, \alu_main|LessThan0~23\, alu_main|LessThan0~23, mips_processor, 1
instance = comp, \alu_main|LessThan0~47\, alu_main|LessThan0~47, mips_processor, 1
instance = comp, \alu_main|LessThan0~26\, alu_main|LessThan0~26, mips_processor, 1
instance = comp, \alu_main|LessThan0~25\, alu_main|LessThan0~25, mips_processor, 1
instance = comp, \alu_main|LessThan0~24\, alu_main|LessThan0~24, mips_processor, 1
instance = comp, \alu_main|LessThan0~28\, alu_main|LessThan0~28, mips_processor, 1
instance = comp, \alu_main|LessThan0~48\, alu_main|LessThan0~48, mips_processor, 1
instance = comp, \alu_main|LessThan0~39\, alu_main|LessThan0~39, mips_processor, 1
instance = comp, \alu_main|LessThan0~29\, alu_main|LessThan0~29, mips_processor, 1
instance = comp, \alu_main|LessThan0~30\, alu_main|LessThan0~30, mips_processor, 1
instance = comp, \alu_main|LessThan0~31\, alu_main|LessThan0~31, mips_processor, 1
instance = comp, \alu_main|LessThan0~32\, alu_main|LessThan0~32, mips_processor, 1
instance = comp, \alu_main|LessThan0~27\, alu_main|LessThan0~27, mips_processor, 1
instance = comp, \alu_main|LessThan0~33\, alu_main|LessThan0~33, mips_processor, 1
instance = comp, \alu_main|LessThan0~3\, alu_main|LessThan0~3, mips_processor, 1
instance = comp, \alu_main|LessThan0~2\, alu_main|LessThan0~2, mips_processor, 1
instance = comp, \alu_main|LessThan0~1\, alu_main|LessThan0~1, mips_processor, 1
instance = comp, \alu_main|LessThan0~0\, alu_main|LessThan0~0, mips_processor, 1
instance = comp, \alu_main|LessThan0~4\, alu_main|LessThan0~4, mips_processor, 1
instance = comp, \alu_main|LessThan0~5\, alu_main|LessThan0~5, mips_processor, 1
instance = comp, \alu_main|LessThan0~6\, alu_main|LessThan0~6, mips_processor, 1
instance = comp, \alu_main|LessThan0~14\, alu_main|LessThan0~14, mips_processor, 1
instance = comp, \alu_main|LessThan0~8\, alu_main|LessThan0~8, mips_processor, 1
instance = comp, \alu_main|LessThan0~9\, alu_main|LessThan0~9, mips_processor, 1
instance = comp, \alu_main|LessThan0~7\, alu_main|LessThan0~7, mips_processor, 1
instance = comp, \alu_main|LessThan0~10\, alu_main|LessThan0~10, mips_processor, 1
instance = comp, \alu_main|LessThan0~11\, alu_main|LessThan0~11, mips_processor, 1
instance = comp, \alu_main|LessThan0~12\, alu_main|LessThan0~12, mips_processor, 1
instance = comp, \alu_main|LessThan0~46\, alu_main|LessThan0~46, mips_processor, 1
instance = comp, \alu_main|LessThan0~13\, alu_main|LessThan0~13, mips_processor, 1
instance = comp, \alu_main|LessThan0~15\, alu_main|LessThan0~15, mips_processor, 1
instance = comp, \alu_main|LessThan0~18\, alu_main|LessThan0~18, mips_processor, 1
instance = comp, \alu_main|LessThan0~16\, alu_main|LessThan0~16, mips_processor, 1
instance = comp, \alu_main|LessThan0~17\, alu_main|LessThan0~17, mips_processor, 1
instance = comp, \alu_main|LessThan0~20\, alu_main|LessThan0~20, mips_processor, 1
instance = comp, \alu_main|LessThan0~21\, alu_main|LessThan0~21, mips_processor, 1
instance = comp, \alu_main|LessThan0~19\, alu_main|LessThan0~19, mips_processor, 1
instance = comp, \alu_main|LessThan0~22\, alu_main|LessThan0~22, mips_processor, 1
instance = comp, \alu_main|LessThan0~40\, alu_main|LessThan0~40, mips_processor, 1
instance = comp, \alu_main|Mux0~5\, alu_main|Mux0~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~43\, alu_main|ShiftLeft0~43, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~45\, alu_main|ShiftLeft0~45, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~46\, alu_main|ShiftLeft1~46, mips_processor, 1
instance = comp, \alu_main|Mux0~11\, alu_main|Mux0~11, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~30\, alu_main|ShiftRight1~30, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~34\, alu_main|ShiftRight0~34, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~32\, alu_main|ShiftRight0~32, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~33\, alu_main|ShiftRight0~33, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~35\, alu_main|ShiftRight0~35, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~30\, alu_main|ShiftRight0~30, mips_processor, 1
instance = comp, \alu_main|Mux0~1\, alu_main|Mux0~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~32\, alu_main|ShiftRight1~32, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~34\, alu_main|ShiftRight1~34, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~33\, alu_main|ShiftRight1~33, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~35\, alu_main|ShiftRight1~35, mips_processor, 1
instance = comp, \alu_main|Mux0~7\, alu_main|Mux0~7, mips_processor, 1
instance = comp, \alu_main|Mux0~6\, alu_main|Mux0~6, mips_processor, 1
instance = comp, \alu_main|Result[0]\, alu_main|Result[0], mips_processor, 1
instance = comp, \salumainresult_EXMEM[0]~feeder\, salumainresult_EXMEM[0]~feeder, mips_processor, 1
instance = comp, \salumainresult_EXMEM[0]\, salumainresult_EXMEM[0], mips_processor, 1
instance = comp, \alu_main|Add0~85\, alu_main|Add0~85, mips_processor, 1
instance = comp, \alu_main|Add0~89\, alu_main|Add0~89, mips_processor, 1
instance = comp, \alu_main|Add0~93\, alu_main|Add0~93, mips_processor, 1
instance = comp, \alu_main|Add0~97\, alu_main|Add0~97, mips_processor, 1
instance = comp, \alu_main|Add0~101\, alu_main|Add0~101, mips_processor, 1
instance = comp, \alu_main|Add0~105\, alu_main|Add0~105, mips_processor, 1
instance = comp, \alu_main|Add0~109\, alu_main|Add0~109, mips_processor, 1
instance = comp, \alu_main|Add0~113\, alu_main|Add0~113, mips_processor, 1
instance = comp, \alu_main|Add0~117\, alu_main|Add0~117, mips_processor, 1
instance = comp, \alu_main|Add0~121\, alu_main|Add0~121, mips_processor, 1
instance = comp, \alu_main|Result~15\, alu_main|Result~15, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~40\, alu_main|ShiftRight0~40, mips_processor, 1
instance = comp, \alu_main|Mux11~4\, alu_main|Mux11~4, mips_processor, 1
instance = comp, \alu_main|Mux4~0\, alu_main|Mux4~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~40\, alu_main|ShiftRight1~40, mips_processor, 1
instance = comp, \alu_main|Mux11~5\, alu_main|Mux11~5, mips_processor, 1
instance = comp, \alu_main|Mux11~11\, alu_main|Mux11~11, mips_processor, 1
instance = comp, \alu_main|Mux11~9\, alu_main|Mux11~9, mips_processor, 1
instance = comp, \alu_main|Mux11~3\, alu_main|Mux11~3, mips_processor, 1
instance = comp, \alu_main|Mux11~10\, alu_main|Mux11~10, mips_processor, 1
instance = comp, \alu_main|Mux11~6\, alu_main|Mux11~6, mips_processor, 1
instance = comp, \alu_main|Mux11~7\, alu_main|Mux11~7, mips_processor, 1
instance = comp, \alu_main|Mux11~8\, alu_main|Mux11~8, mips_processor, 1
instance = comp, \alu_main|Result[11]\, alu_main|Result[11], mips_processor, 1
instance = comp, \salumainresult_EXMEM[11]\, salumainresult_EXMEM[11], mips_processor, 1
instance = comp, \salumainresult_MEMWB[11]\, salumainresult_MEMWB[11], mips_processor, 1
instance = comp, \spc_MEMWB[11]\, spc_MEMWB[11], mips_processor, 1
instance = comp, \mux_jal|output[11]~11\, mux_jal|output[11]~11, mips_processor, 1
instance = comp, \reg_file|registers[2][11]\, reg_file|registers[2][11], mips_processor, 1
instance = comp, \sreaddata2_IDEX~127\, sreaddata2_IDEX~127, mips_processor, 1
instance = comp, \sreaddata2_IDEX~126\, sreaddata2_IDEX~126, mips_processor, 1
instance = comp, \sreaddata2_IDEX~128\, sreaddata2_IDEX~128, mips_processor, 1
instance = comp, \sreaddata2_IDEX~129\, sreaddata2_IDEX~129, mips_processor, 1
instance = comp, \sreaddata2_IDEX~130\, sreaddata2_IDEX~130, mips_processor, 1
instance = comp, \reg_file|registers[22][11]~DUPLICATE\, reg_file|registers[22][11]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[30][11]~DUPLICATE\, reg_file|registers[30][11]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~123\, sreaddata2_IDEX~123, mips_processor, 1
instance = comp, \reg_file|registers[21][11]~DUPLICATE\, reg_file|registers[21][11]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~122\, sreaddata2_IDEX~122, mips_processor, 1
instance = comp, \reg_file|registers[28][11]\, reg_file|registers[28][11], mips_processor, 1
instance = comp, \reg_file|registers[20][11]~DUPLICATE\, reg_file|registers[20][11]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~121\, sreaddata2_IDEX~121, mips_processor, 1
instance = comp, \sreaddata2_IDEX~124\, sreaddata2_IDEX~124, mips_processor, 1
instance = comp, \sreaddata2_IDEX~125\, sreaddata2_IDEX~125, mips_processor, 1
instance = comp, \sreaddata2_IDEX~131\, sreaddata2_IDEX~131, mips_processor, 1
instance = comp, \sreaddata2_IDEX[11]\, sreaddata2_IDEX[11], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[11]\, sreaddata2_EXMEM[11], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[10]\, smemreaddata_MEMWB[10], mips_processor, 1
instance = comp, \mux_memory|output[10]~10\, mux_memory|output[10]~10, mips_processor, 1
instance = comp, \forward|Mux21~0\, forward|Mux21~0, mips_processor, 1
instance = comp, \alu_main|Result~14\, alu_main|Result~14, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~38\, alu_main|ShiftRight0~38, mips_processor, 1
instance = comp, \alu_main|Mux10~0\, alu_main|Mux10~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~38\, alu_main|ShiftRight1~38, mips_processor, 1
instance = comp, \alu_main|Mux10~1\, alu_main|Mux10~1, mips_processor, 1
instance = comp, \alu_main|Mux10~6\, alu_main|Mux10~6, mips_processor, 1
instance = comp, \alu_main|Mux10~5\, alu_main|Mux10~5, mips_processor, 1
instance = comp, \alu_main|Mux10~2\, alu_main|Mux10~2, mips_processor, 1
instance = comp, \alu_main|Mux10~3\, alu_main|Mux10~3, mips_processor, 1
instance = comp, \alu_main|Mux10~4\, alu_main|Mux10~4, mips_processor, 1
instance = comp, \alu_main|Result[10]\, alu_main|Result[10], mips_processor, 1
instance = comp, \salumainresult_EXMEM[10]\, salumainresult_EXMEM[10], mips_processor, 1
instance = comp, \salumainresult_MEMWB[10]\, salumainresult_MEMWB[10], mips_processor, 1
instance = comp, \mux_jal|output[10]~10\, mux_jal|output[10]~10, mips_processor, 1
instance = comp, \reg_file|registers[8][10]\, reg_file|registers[8][10], mips_processor, 1
instance = comp, \sreaddata2_IDEX~115\, sreaddata2_IDEX~115, mips_processor, 1
instance = comp, \sreaddata2_IDEX~118\, sreaddata2_IDEX~118, mips_processor, 1
instance = comp, \reg_file|registers[12][10]\, reg_file|registers[12][10], mips_processor, 1
instance = comp, \sreaddata2_IDEX~117\, sreaddata2_IDEX~117, mips_processor, 1
instance = comp, \reg_file|registers[3][10]\, reg_file|registers[3][10], mips_processor, 1
instance = comp, \reg_file|registers[1][10]\, reg_file|registers[1][10], mips_processor, 1
instance = comp, \sreaddata2_IDEX~116\, sreaddata2_IDEX~116, mips_processor, 1
instance = comp, \sreaddata2_IDEX~119\, sreaddata2_IDEX~119, mips_processor, 1
instance = comp, \reg_file|registers[30][10]~DUPLICATE\, reg_file|registers[30][10]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][10]\, reg_file|registers[26][10], mips_processor, 1
instance = comp, \sreaddata2_IDEX~112\, sreaddata2_IDEX~112, mips_processor, 1
instance = comp, \reg_file|registers[21][10]\, reg_file|registers[21][10], mips_processor, 1
instance = comp, \reg_file|registers[17][10]\, reg_file|registers[17][10], mips_processor, 1
instance = comp, \reg_file|registers[29][10]\, reg_file|registers[29][10], mips_processor, 1
instance = comp, \sreaddata2_IDEX~111\, sreaddata2_IDEX~111, mips_processor, 1
instance = comp, \reg_file|registers[19][10]\, reg_file|registers[19][10], mips_processor, 1
instance = comp, \sreaddata2_IDEX~113\, sreaddata2_IDEX~113, mips_processor, 1
instance = comp, \sreaddata2_IDEX~110\, sreaddata2_IDEX~110, mips_processor, 1
instance = comp, \sreaddata2_IDEX~114\, sreaddata2_IDEX~114, mips_processor, 1
instance = comp, \sreaddata2_IDEX~120\, sreaddata2_IDEX~120, mips_processor, 1
instance = comp, \sreaddata2_IDEX[10]\, sreaddata2_IDEX[10], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[10]\, sreaddata2_EXMEM[10], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[9]\, smemreaddata_MEMWB[9], mips_processor, 1
instance = comp, \mux_memory|output[9]~9\, mux_memory|output[9]~9, mips_processor, 1
instance = comp, \forward|Mux22~0\, forward|Mux22~0, mips_processor, 1
instance = comp, \alu_main|Result~13\, alu_main|Result~13, mips_processor, 1
instance = comp, \alu_main|Mux9~3\, alu_main|Mux9~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~36\, alu_main|ShiftRight0~36, mips_processor, 1
instance = comp, \alu_main|Mux9~0\, alu_main|Mux9~0, mips_processor, 1
instance = comp, \alu_main|Mux9~5\, alu_main|Mux9~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~36\, alu_main|ShiftRight1~36, mips_processor, 1
instance = comp, \alu_main|Mux9~1\, alu_main|Mux9~1, mips_processor, 1
instance = comp, \alu_main|Mux9~6\, alu_main|Mux9~6, mips_processor, 1
instance = comp, \alu_main|Mux9~2\, alu_main|Mux9~2, mips_processor, 1
instance = comp, \alu_main|Mux9~4\, alu_main|Mux9~4, mips_processor, 1
instance = comp, \alu_main|Result[9]\, alu_main|Result[9], mips_processor, 1
instance = comp, \salumainresult_EXMEM[9]\, salumainresult_EXMEM[9], mips_processor, 1
instance = comp, \salumainresult_MEMWB[9]\, salumainresult_MEMWB[9], mips_processor, 1
instance = comp, \spc_MEMWB[9]\, spc_MEMWB[9], mips_processor, 1
instance = comp, \mux_jal|output[9]~9\, mux_jal|output[9]~9, mips_processor, 1
instance = comp, \reg_file|registers[5][9]\, reg_file|registers[5][9], mips_processor, 1
instance = comp, \reg_file|registers[6][9]\, reg_file|registers[6][9], mips_processor, 1
instance = comp, \sreaddata2_IDEX~107\, sreaddata2_IDEX~107, mips_processor, 1
instance = comp, \sreaddata2_IDEX~105\, sreaddata2_IDEX~105, mips_processor, 1
instance = comp, \sreaddata2_IDEX~106\, sreaddata2_IDEX~106, mips_processor, 1
instance = comp, \sreaddata2_IDEX~104\, sreaddata2_IDEX~104, mips_processor, 1
instance = comp, \sreaddata2_IDEX~108\, sreaddata2_IDEX~108, mips_processor, 1
instance = comp, \reg_file|registers[28][9]~DUPLICATE\, reg_file|registers[28][9]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~99\, sreaddata2_IDEX~99, mips_processor, 1
instance = comp, \sreaddata2_IDEX~100\, sreaddata2_IDEX~100, mips_processor, 1
instance = comp, \sreaddata2_IDEX~101\, sreaddata2_IDEX~101, mips_processor, 1
instance = comp, \sreaddata2_IDEX~102\, sreaddata2_IDEX~102, mips_processor, 1
instance = comp, \sreaddata2_IDEX~103\, sreaddata2_IDEX~103, mips_processor, 1
instance = comp, \sreaddata2_IDEX~109\, sreaddata2_IDEX~109, mips_processor, 1
instance = comp, \sreaddata2_IDEX[9]\, sreaddata2_IDEX[9], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[9]\, sreaddata2_EXMEM[9], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[8]\, smemreaddata_MEMWB[8], mips_processor, 1
instance = comp, \mux_memory|output[8]~8\, mux_memory|output[8]~8, mips_processor, 1
instance = comp, \forward|Mux55~1\, forward|Mux55~1, mips_processor, 1
instance = comp, \alu_main|Result~12\, alu_main|Result~12, mips_processor, 1
instance = comp, \alu_main|Mux8~0\, alu_main|Mux8~0, mips_processor, 1
instance = comp, \alu_main|Mux8~1\, alu_main|Mux8~1, mips_processor, 1
instance = comp, \alu_main|Mux8~6\, alu_main|Mux8~6, mips_processor, 1
instance = comp, \alu_main|Mux8~5\, alu_main|Mux8~5, mips_processor, 1
instance = comp, \alu_main|Mux8~2\, alu_main|Mux8~2, mips_processor, 1
instance = comp, \alu_main|Mux8~3\, alu_main|Mux8~3, mips_processor, 1
instance = comp, \alu_main|Mux8~4\, alu_main|Mux8~4, mips_processor, 1
instance = comp, \alu_main|Result[8]\, alu_main|Result[8], mips_processor, 1
instance = comp, \salumainresult_EXMEM[8]\, salumainresult_EXMEM[8], mips_processor, 1
instance = comp, \salumainresult_MEMWB[8]\, salumainresult_MEMWB[8], mips_processor, 1
instance = comp, \spc_MEMWB[8]\, spc_MEMWB[8], mips_processor, 1
instance = comp, \mux_jal|output[8]~8\, mux_jal|output[8]~8, mips_processor, 1
instance = comp, \reg_file|registers[7][8]~feeder\, reg_file|registers[7][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][8]\, reg_file|registers[7][8], mips_processor, 1
instance = comp, \sreaddata2_IDEX~96\, sreaddata2_IDEX~96, mips_processor, 1
instance = comp, \reg_file|registers[0][8]\, reg_file|registers[0][8], mips_processor, 1
instance = comp, \sreaddata2_IDEX~94\, sreaddata2_IDEX~94, mips_processor, 1
instance = comp, \sreaddata2_IDEX~95\, sreaddata2_IDEX~95, mips_processor, 1
instance = comp, \sreaddata2_IDEX~93\, sreaddata2_IDEX~93, mips_processor, 1
instance = comp, \sreaddata2_IDEX~97\, sreaddata2_IDEX~97, mips_processor, 1
instance = comp, \reg_file|registers[22][8]~DUPLICATE\, reg_file|registers[22][8]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~90\, sreaddata2_IDEX~90, mips_processor, 1
instance = comp, \reg_file|registers[17][8]\, reg_file|registers[17][8], mips_processor, 1
instance = comp, \reg_file|registers[25][8]~DUPLICATE\, reg_file|registers[25][8]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~89\, sreaddata2_IDEX~89, mips_processor, 1
instance = comp, \sreaddata2_IDEX~91\, sreaddata2_IDEX~91, mips_processor, 1
instance = comp, \sreaddata2_IDEX~88\, sreaddata2_IDEX~88, mips_processor, 1
instance = comp, \sreaddata2_IDEX~92\, sreaddata2_IDEX~92, mips_processor, 1
instance = comp, \sreaddata2_IDEX~98\, sreaddata2_IDEX~98, mips_processor, 1
instance = comp, \sreaddata2_IDEX[8]\, sreaddata2_IDEX[8], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[8]\, sreaddata2_EXMEM[8], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[1]\, smemreaddata_MEMWB[1], mips_processor, 1
instance = comp, \mux_memory|output[1]~1\, mux_memory|output[1]~1, mips_processor, 1
instance = comp, \forward|Mux30~0\, forward|Mux30~0, mips_processor, 1
instance = comp, \alu_main|Mux1~0\, alu_main|Mux1~0, mips_processor, 1
instance = comp, \alu_main|Mux2~8\, alu_main|Mux2~8, mips_processor, 1
instance = comp, \alu_main|Mux1~1\, alu_main|Mux1~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~37\, alu_main|ShiftRight0~37, mips_processor, 1
instance = comp, \alu_main|Mux1~4\, alu_main|Mux1~4, mips_processor, 1
instance = comp, \alu_main|Mux1~5\, alu_main|Mux1~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~37\, alu_main|ShiftRight1~37, mips_processor, 1
instance = comp, \alu_main|Mux1~3\, alu_main|Mux1~3, mips_processor, 1
instance = comp, \alu_main|Mux1~6\, alu_main|Mux1~6, mips_processor, 1
instance = comp, \alu_main|Mux1~2\, alu_main|Mux1~2, mips_processor, 1
instance = comp, \alu_main|Mux1~7\, alu_main|Mux1~7, mips_processor, 1
instance = comp, \alu_main|Result[1]\, alu_main|Result[1], mips_processor, 1
instance = comp, \salumainresult_EXMEM[1]\, salumainresult_EXMEM[1], mips_processor, 1
instance = comp, \salumainresult_MEMWB[1]\, salumainresult_MEMWB[1], mips_processor, 1
instance = comp, \mux_jal|output[1]~1\, mux_jal|output[1]~1, mips_processor, 1
instance = comp, \reg_file|registers[9][1]\, reg_file|registers[9][1], mips_processor, 1
instance = comp, \sreaddata2_IDEX~16\, sreaddata2_IDEX~16, mips_processor, 1
instance = comp, \reg_file|registers[7][1]\, reg_file|registers[7][1], mips_processor, 1
instance = comp, \reg_file|registers[6][1]~DUPLICATE\, reg_file|registers[6][1]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~19\, sreaddata2_IDEX~19, mips_processor, 1
instance = comp, \sreaddata2_IDEX~17\, sreaddata2_IDEX~17, mips_processor, 1
instance = comp, \sreaddata2_IDEX~18\, sreaddata2_IDEX~18, mips_processor, 1
instance = comp, \sreaddata2_IDEX~20\, sreaddata2_IDEX~20, mips_processor, 1
instance = comp, \reg_file|registers[18][1]\, reg_file|registers[18][1], mips_processor, 1
instance = comp, \sreaddata2_IDEX~13\, sreaddata2_IDEX~13, mips_processor, 1
instance = comp, \sreaddata2_IDEX~14\, sreaddata2_IDEX~14, mips_processor, 1
instance = comp, \reg_file|registers[21][1]\, reg_file|registers[21][1], mips_processor, 1
instance = comp, \reg_file|registers[29][1]\, reg_file|registers[29][1], mips_processor, 1
instance = comp, \sreaddata2_IDEX~12\, sreaddata2_IDEX~12, mips_processor, 1
instance = comp, \sreaddata2_IDEX~11\, sreaddata2_IDEX~11, mips_processor, 1
instance = comp, \sreaddata2_IDEX~15\, sreaddata2_IDEX~15, mips_processor, 1
instance = comp, \sreaddata2_IDEX~21\, sreaddata2_IDEX~21, mips_processor, 1
instance = comp, \sreaddata2_IDEX[1]\, sreaddata2_IDEX[1], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[1]\, sreaddata2_EXMEM[1], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[6]~feeder\, smemreaddata_MEMWB[6]~feeder, mips_processor, 1
instance = comp, \smemreaddata_MEMWB[6]\, smemreaddata_MEMWB[6], mips_processor, 1
instance = comp, \mux_memory|output[6]~6\, mux_memory|output[6]~6, mips_processor, 1
instance = comp, \sreaddata1_IDEX~172\, sreaddata1_IDEX~172, mips_processor, 1
instance = comp, \sreaddata1_IDEX~171\, sreaddata1_IDEX~171, mips_processor, 1
instance = comp, \reg_file|registers[10][6]~DUPLICATE\, reg_file|registers[10][6]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[8][6]~DUPLICATE\, reg_file|registers[8][6]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[9][6]~DUPLICATE\, reg_file|registers[9][6]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~170\, sreaddata1_IDEX~170, mips_processor, 1
instance = comp, \sreaddata1_IDEX~173\, sreaddata1_IDEX~173, mips_processor, 1
instance = comp, \sreaddata1_IDEX~174\, sreaddata1_IDEX~174, mips_processor, 1
instance = comp, \reg_file|registers[30][6]\, reg_file|registers[30][6], mips_processor, 1
instance = comp, \sreaddata1_IDEX~167\, sreaddata1_IDEX~167, mips_processor, 1
instance = comp, \sreaddata1_IDEX~168\, sreaddata1_IDEX~168, mips_processor, 1
instance = comp, \sreaddata1_IDEX~166\, sreaddata1_IDEX~166, mips_processor, 1
instance = comp, \sreaddata1_IDEX~165\, sreaddata1_IDEX~165, mips_processor, 1
instance = comp, \sreaddata1_IDEX~169\, sreaddata1_IDEX~169, mips_processor, 1
instance = comp, \sreaddata1_IDEX~175\, sreaddata1_IDEX~175, mips_processor, 1
instance = comp, \sreaddata1_IDEX[6]\, sreaddata1_IDEX[6], mips_processor, 1
instance = comp, \forward|Mux25~0\, forward|Mux25~0, mips_processor, 1
instance = comp, \alu_main|Result~10\, alu_main|Result~10, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~39\, alu_main|ShiftRight1~39, mips_processor, 1
instance = comp, \alu_main|Mux6~0\, alu_main|Mux6~0, mips_processor, 1
instance = comp, \alu_main|Mux6~3\, alu_main|Mux6~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~39\, alu_main|ShiftRight0~39, mips_processor, 1
instance = comp, \alu_main|Mux6~2\, alu_main|Mux6~2, mips_processor, 1
instance = comp, \alu_main|Mux6~4\, alu_main|Mux6~4, mips_processor, 1
instance = comp, \alu_main|Mux6~1\, alu_main|Mux6~1, mips_processor, 1
instance = comp, \alu_main|Mux6~5\, alu_main|Mux6~5, mips_processor, 1
instance = comp, \alu_main|Mux6~6\, alu_main|Mux6~6, mips_processor, 1
instance = comp, \alu_main|Mux6~7\, alu_main|Mux6~7, mips_processor, 1
instance = comp, \alu_main|Result[6]\, alu_main|Result[6], mips_processor, 1
instance = comp, \salumainresult_EXMEM[6]\, salumainresult_EXMEM[6], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[5]\, smemreaddata_MEMWB[5], mips_processor, 1
instance = comp, \mux_memory|output[5]~5\, mux_memory|output[5]~5, mips_processor, 1
instance = comp, \sreaddata1_IDEX~161\, sreaddata1_IDEX~161, mips_processor, 1
instance = comp, \sreaddata1_IDEX~159\, sreaddata1_IDEX~159, mips_processor, 1
instance = comp, \reg_file|registers[0][5]\, reg_file|registers[0][5], mips_processor, 1
instance = comp, \sreaddata1_IDEX~160\, sreaddata1_IDEX~160, mips_processor, 1
instance = comp, \sreaddata1_IDEX~162\, sreaddata1_IDEX~162, mips_processor, 1
instance = comp, \sreaddata1_IDEX~163\, sreaddata1_IDEX~163, mips_processor, 1
instance = comp, \sreaddata1_IDEX~157\, sreaddata1_IDEX~157, mips_processor, 1
instance = comp, \sreaddata1_IDEX~154\, sreaddata1_IDEX~154, mips_processor, 1
instance = comp, \reg_file|registers[30][5]\, reg_file|registers[30][5], mips_processor, 1
instance = comp, \reg_file|registers[22][5]~DUPLICATE\, reg_file|registers[22][5]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~156\, sreaddata1_IDEX~156, mips_processor, 1
instance = comp, \reg_file|registers[25][5]~DUPLICATE\, reg_file|registers[25][5]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~155\, sreaddata1_IDEX~155, mips_processor, 1
instance = comp, \sreaddata1_IDEX~158\, sreaddata1_IDEX~158, mips_processor, 1
instance = comp, \sreaddata1_IDEX~164\, sreaddata1_IDEX~164, mips_processor, 1
instance = comp, \sreaddata1_IDEX[5]\, sreaddata1_IDEX[5], mips_processor, 1
instance = comp, \forward|Mux26~0\, forward|Mux26~0, mips_processor, 1
instance = comp, \alu_main|Result~9\, alu_main|Result~9, mips_processor, 1
instance = comp, \alu_main|Mux5~0\, alu_main|Mux5~0, mips_processor, 1
instance = comp, \alu_main|Mux5~1\, alu_main|Mux5~1, mips_processor, 1
instance = comp, \alu_main|Mux5~2\, alu_main|Mux5~2, mips_processor, 1
instance = comp, \alu_main|Mux5~3\, alu_main|Mux5~3, mips_processor, 1
instance = comp, \alu_main|Mux5~4\, alu_main|Mux5~4, mips_processor, 1
instance = comp, \alu_main|Mux5~5\, alu_main|Mux5~5, mips_processor, 1
instance = comp, \alu_main|Mux5~6\, alu_main|Mux5~6, mips_processor, 1
instance = comp, \alu_main|Mux5~7\, alu_main|Mux5~7, mips_processor, 1
instance = comp, \alu_main|Result[5]\, alu_main|Result[5], mips_processor, 1
instance = comp, \salumainresult_EXMEM[5]\, salumainresult_EXMEM[5], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[4]\, smemreaddata_MEMWB[4], mips_processor, 1
instance = comp, \spc_IFID[4]\, spc_IFID[4], mips_processor, 1
instance = comp, \spc_IDEX[4]\, spc_IDEX[4], mips_processor, 1
instance = comp, \spc_EXMEM[4]\, spc_EXMEM[4], mips_processor, 1
instance = comp, \spc_MEMWB[4]\, spc_MEMWB[4], mips_processor, 1
instance = comp, \mux_jal|output[4]~4\, mux_jal|output[4]~4, mips_processor, 1
instance = comp, \reg_file|registers[9][4]~feeder\, reg_file|registers[9][4]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][4]\, reg_file|registers[9][4], mips_processor, 1
instance = comp, \sreaddata1_IDEX~38\, sreaddata1_IDEX~38, mips_processor, 1
instance = comp, \sreaddata1_IDEX~39\, sreaddata1_IDEX~39, mips_processor, 1
instance = comp, \sreaddata1_IDEX~41\, sreaddata1_IDEX~41, mips_processor, 1
instance = comp, \reg_file|registers[12][4]\, reg_file|registers[12][4], mips_processor, 1
instance = comp, \sreaddata1_IDEX~40\, sreaddata1_IDEX~40, mips_processor, 1
instance = comp, \sreaddata1_IDEX~42\, sreaddata1_IDEX~42, mips_processor, 1
instance = comp, \reg_file|registers[26][4]~DUPLICATE\, reg_file|registers[26][4]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~35\, sreaddata1_IDEX~35, mips_processor, 1
instance = comp, \sreaddata1_IDEX~33\, sreaddata1_IDEX~33, mips_processor, 1
instance = comp, \reg_file|registers[31][4]~DUPLICATE\, reg_file|registers[31][4]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[27][4]~DUPLICATE\, reg_file|registers[27][4]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~36\, sreaddata1_IDEX~36, mips_processor, 1
instance = comp, \reg_file|registers[21][4]\, reg_file|registers[21][4], mips_processor, 1
instance = comp, \reg_file|registers[25][4]\, reg_file|registers[25][4], mips_processor, 1
instance = comp, \reg_file|registers[29][4]\, reg_file|registers[29][4], mips_processor, 1
instance = comp, \sreaddata1_IDEX~34\, sreaddata1_IDEX~34, mips_processor, 1
instance = comp, \sreaddata1_IDEX~37\, sreaddata1_IDEX~37, mips_processor, 1
instance = comp, \sreaddata1_IDEX~43\, sreaddata1_IDEX~43, mips_processor, 1
instance = comp, \sreaddata1_IDEX[4]\, sreaddata1_IDEX[4], mips_processor, 1
instance = comp, \forward|Mux27~0\, forward|Mux27~0, mips_processor, 1
instance = comp, \alu_main|Result~8\, alu_main|Result~8, mips_processor, 1
instance = comp, \alu_main|Mux4~2\, alu_main|Mux4~2, mips_processor, 1
instance = comp, \alu_main|Mux4~5\, alu_main|Mux4~5, mips_processor, 1
instance = comp, \alu_main|Mux4~4\, alu_main|Mux4~4, mips_processor, 1
instance = comp, \alu_main|Mux4~6\, alu_main|Mux4~6, mips_processor, 1
instance = comp, \alu_main|Mux4~3\, alu_main|Mux4~3, mips_processor, 1
instance = comp, \alu_main|Mux4~7\, alu_main|Mux4~7, mips_processor, 1
instance = comp, \alu_main|Mux4~8\, alu_main|Mux4~8, mips_processor, 1
instance = comp, \alu_main|Mux4~9\, alu_main|Mux4~9, mips_processor, 1
instance = comp, \alu_main|Result[4]\, alu_main|Result[4], mips_processor, 1
instance = comp, \salumainresult_EXMEM[4]\, salumainresult_EXMEM[4], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[3]~feeder\, smemreaddata_MEMWB[3]~feeder, mips_processor, 1
instance = comp, \smemreaddata_MEMWB[3]\, smemreaddata_MEMWB[3], mips_processor, 1
instance = comp, \mux_memory|output[3]~3\, mux_memory|output[3]~3, mips_processor, 1
instance = comp, \reg_file|registers[6][3]\, reg_file|registers[6][3], mips_processor, 1
instance = comp, \reg_file|registers[4][3]\, reg_file|registers[4][3], mips_processor, 1
instance = comp, \reg_file|registers[5][3]\, reg_file|registers[5][3], mips_processor, 1
instance = comp, \sreaddata1_IDEX~30\, sreaddata1_IDEX~30, mips_processor, 1
instance = comp, \sreaddata1_IDEX~27\, sreaddata1_IDEX~27, mips_processor, 1
instance = comp, \reg_file|registers[15][3]\, reg_file|registers[15][3], mips_processor, 1
instance = comp, \sreaddata1_IDEX~29\, sreaddata1_IDEX~29, mips_processor, 1
instance = comp, \sreaddata1_IDEX~28\, sreaddata1_IDEX~28, mips_processor, 1
instance = comp, \sreaddata1_IDEX~31\, sreaddata1_IDEX~31, mips_processor, 1
instance = comp, \reg_file|registers[20][3]\, reg_file|registers[20][3], mips_processor, 1
instance = comp, \sreaddata1_IDEX~22\, sreaddata1_IDEX~22, mips_processor, 1
instance = comp, \reg_file|registers[17][3]~DUPLICATE\, reg_file|registers[17][3]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~23\, sreaddata1_IDEX~23, mips_processor, 1
instance = comp, \reg_file|registers[27][3]~DUPLICATE\, reg_file|registers[27][3]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~25\, sreaddata1_IDEX~25, mips_processor, 1
instance = comp, \sreaddata1_IDEX~24\, sreaddata1_IDEX~24, mips_processor, 1
instance = comp, \sreaddata1_IDEX~26\, sreaddata1_IDEX~26, mips_processor, 1
instance = comp, \sreaddata1_IDEX~32\, sreaddata1_IDEX~32, mips_processor, 1
instance = comp, \sreaddata1_IDEX[3]\, sreaddata1_IDEX[3], mips_processor, 1
instance = comp, \forward|Mux28~0\, forward|Mux28~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~5\, alu_main|ShiftLeft1~5, mips_processor, 1
instance = comp, \alu_main|Mux2~10\, alu_main|Mux2~10, mips_processor, 1
instance = comp, \alu_main|Mux3~3\, alu_main|Mux3~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~41\, alu_main|ShiftRight1~41, mips_processor, 1
instance = comp, \alu_main|Mux3~1\, alu_main|Mux3~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~41\, alu_main|ShiftRight0~41, mips_processor, 1
instance = comp, \alu_main|Mux3~2\, alu_main|Mux3~2, mips_processor, 1
instance = comp, \alu_main|Mux3~4\, alu_main|Mux3~4, mips_processor, 1
instance = comp, \alu_main|Mux3~6\, alu_main|Mux3~6, mips_processor, 1
instance = comp, \alu_main|Mux3~0\, alu_main|Mux3~0, mips_processor, 1
instance = comp, \alu_main|Mux3~5\, alu_main|Mux3~5, mips_processor, 1
instance = comp, \alu_main|Result[3]\, alu_main|Result[3], mips_processor, 1
instance = comp, \salumainresult_EXMEM[3]~feeder\, salumainresult_EXMEM[3]~feeder, mips_processor, 1
instance = comp, \salumainresult_EXMEM[3]\, salumainresult_EXMEM[3], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[0]\, smemreaddata_MEMWB[0], mips_processor, 1
instance = comp, \mux_jal|output[0]~0\, mux_jal|output[0]~0, mips_processor, 1
instance = comp, \reg_file|registers[20][0]~DUPLICATE\, reg_file|registers[20][0]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~0\, sreaddata2_IDEX~0, mips_processor, 1
instance = comp, \reg_file|registers[23][0]\, reg_file|registers[23][0], mips_processor, 1
instance = comp, \reg_file|registers[31][0]\, reg_file|registers[31][0], mips_processor, 1
instance = comp, \sreaddata2_IDEX~3\, sreaddata2_IDEX~3, mips_processor, 1
instance = comp, \sreaddata2_IDEX~1\, sreaddata2_IDEX~1, mips_processor, 1
instance = comp, \reg_file|registers[18][0]\, reg_file|registers[18][0], mips_processor, 1
instance = comp, \reg_file|registers[26][0]\, reg_file|registers[26][0], mips_processor, 1
instance = comp, \sreaddata2_IDEX~2\, sreaddata2_IDEX~2, mips_processor, 1
instance = comp, \sreaddata2_IDEX~4\, sreaddata2_IDEX~4, mips_processor, 1
instance = comp, \sreaddata2_IDEX~7\, sreaddata2_IDEX~7, mips_processor, 1
instance = comp, \sreaddata2_IDEX~6\, sreaddata2_IDEX~6, mips_processor, 1
instance = comp, \reg_file|registers[5][0]\, reg_file|registers[5][0], mips_processor, 1
instance = comp, \sreaddata2_IDEX~8\, sreaddata2_IDEX~8, mips_processor, 1
instance = comp, \sreaddata2_IDEX~5\, sreaddata2_IDEX~5, mips_processor, 1
instance = comp, \sreaddata2_IDEX~9\, sreaddata2_IDEX~9, mips_processor, 1
instance = comp, \sreaddata2_IDEX~10\, sreaddata2_IDEX~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[0]\, sreaddata2_IDEX[0], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[0]\, sreaddata2_EXMEM[0], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[2]\, smemreaddata_MEMWB[2], mips_processor, 1
instance = comp, \mux_memory|output[2]~2\, mux_memory|output[2]~2, mips_processor, 1
instance = comp, \reg_file|registers[17][2]~DUPLICATE\, reg_file|registers[17][2]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[21][2]~DUPLICATE\, reg_file|registers[21][2]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[25][2]~DUPLICATE\, reg_file|registers[25][2]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~331\, sreaddata1_IDEX~331, mips_processor, 1
instance = comp, \sreaddata1_IDEX~332\, sreaddata1_IDEX~332, mips_processor, 1
instance = comp, \reg_file|registers[23][2]\, reg_file|registers[23][2], mips_processor, 1
instance = comp, \sreaddata1_IDEX~333\, sreaddata1_IDEX~333, mips_processor, 1
instance = comp, \reg_file|registers[16][2]~DUPLICATE\, reg_file|registers[16][2]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~330\, sreaddata1_IDEX~330, mips_processor, 1
instance = comp, \sreaddata1_IDEX~334\, sreaddata1_IDEX~334, mips_processor, 1
instance = comp, \sreaddata1_IDEX~336\, sreaddata1_IDEX~336, mips_processor, 1
instance = comp, \sreaddata1_IDEX~338\, sreaddata1_IDEX~338, mips_processor, 1
instance = comp, \reg_file|registers[9][2]~DUPLICATE\, reg_file|registers[9][2]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~335\, sreaddata1_IDEX~335, mips_processor, 1
instance = comp, \sreaddata1_IDEX~337\, sreaddata1_IDEX~337, mips_processor, 1
instance = comp, \sreaddata1_IDEX~339\, sreaddata1_IDEX~339, mips_processor, 1
instance = comp, \sreaddata1_IDEX~340\, sreaddata1_IDEX~340, mips_processor, 1
instance = comp, \sreaddata1_IDEX[2]\, sreaddata1_IDEX[2], mips_processor, 1
instance = comp, \forward|Mux29~0\, forward|Mux29~0, mips_processor, 1
instance = comp, \alu_main|Mux2~11\, alu_main|Mux2~11, mips_processor, 1
instance = comp, \alu_main|Mux2~12\, alu_main|Mux2~12, mips_processor, 1
instance = comp, \alu_main|Mux2~16\, alu_main|Mux2~16, mips_processor, 1
instance = comp, \alu_main|Mux2~14\, alu_main|Mux2~14, mips_processor, 1
instance = comp, \alu_main|Mux2~15\, alu_main|Mux2~15, mips_processor, 1
instance = comp, \alu_main|Mux2~17\, alu_main|Mux2~17, mips_processor, 1
instance = comp, \alu_main|Mux2~13\, alu_main|Mux2~13, mips_processor, 1
instance = comp, \alu_main|Mux2~18\, alu_main|Mux2~18, mips_processor, 1
instance = comp, \alu_main|Result[2]\, alu_main|Result[2], mips_processor, 1
instance = comp, \salumainresult_EXMEM[2]\, salumainresult_EXMEM[2], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[12]\, smemreaddata_MEMWB[12], mips_processor, 1
instance = comp, \spc_MEMWB[12]\, spc_MEMWB[12], mips_processor, 1
instance = comp, \mux_jal|output[12]~12\, mux_jal|output[12]~12, mips_processor, 1
instance = comp, \reg_file|registers[10][12]\, reg_file|registers[10][12], mips_processor, 1
instance = comp, \sreaddata2_IDEX~137\, sreaddata2_IDEX~137, mips_processor, 1
instance = comp, \reg_file|registers[7][12]\, reg_file|registers[7][12], mips_processor, 1
instance = comp, \reg_file|registers[5][12]\, reg_file|registers[5][12], mips_processor, 1
instance = comp, \reg_file|registers[4][12]~DUPLICATE\, reg_file|registers[4][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[6][12]~DUPLICATE\, reg_file|registers[6][12]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~140\, sreaddata2_IDEX~140, mips_processor, 1
instance = comp, \sreaddata2_IDEX~139\, sreaddata2_IDEX~139, mips_processor, 1
instance = comp, \sreaddata2_IDEX~138\, sreaddata2_IDEX~138, mips_processor, 1
instance = comp, \sreaddata2_IDEX~141\, sreaddata2_IDEX~141, mips_processor, 1
instance = comp, \reg_file|registers[20][12]~DUPLICATE\, reg_file|registers[20][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[16][12]\, reg_file|registers[16][12], mips_processor, 1
instance = comp, \reg_file|registers[24][12]~DUPLICATE\, reg_file|registers[24][12]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~132\, sreaddata2_IDEX~132, mips_processor, 1
instance = comp, \reg_file|registers[22][12]~DUPLICATE\, reg_file|registers[22][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[26][12]~DUPLICATE\, reg_file|registers[26][12]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[30][12]~DUPLICATE\, reg_file|registers[30][12]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~134\, sreaddata2_IDEX~134, mips_processor, 1
instance = comp, \reg_file|registers[17][12]\, reg_file|registers[17][12], mips_processor, 1
instance = comp, \reg_file|registers[25][12]\, reg_file|registers[25][12], mips_processor, 1
instance = comp, \reg_file|registers[21][12]~DUPLICATE\, reg_file|registers[21][12]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~133\, sreaddata2_IDEX~133, mips_processor, 1
instance = comp, \reg_file|registers[27][12]\, reg_file|registers[27][12], mips_processor, 1
instance = comp, \reg_file|registers[23][12]~DUPLICATE\, reg_file|registers[23][12]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata2_IDEX~135\, sreaddata2_IDEX~135, mips_processor, 1
instance = comp, \sreaddata2_IDEX~136\, sreaddata2_IDEX~136, mips_processor, 1
instance = comp, \sreaddata2_IDEX~142\, sreaddata2_IDEX~142, mips_processor, 1
instance = comp, \sreaddata2_IDEX[12]\, sreaddata2_IDEX[12], mips_processor, 1
instance = comp, \sreaddata2_EXMEM[12]\, sreaddata2_EXMEM[12], mips_processor, 1
instance = comp, \smemreaddata_MEMWB[16]\, smemreaddata_MEMWB[16], mips_processor, 1
instance = comp, \mux_memory|output[16]~16\, mux_memory|output[16]~16, mips_processor, 1
instance = comp, \forward|Mux47~2\, forward|Mux47~2, mips_processor, 1
instance = comp, \forward|Mux47~1\, forward|Mux47~1, mips_processor, 1
instance = comp, \alu_main|Mux16~4\, alu_main|Mux16~4, mips_processor, 1
instance = comp, \alu_main|Mux16~0\, alu_main|Mux16~0, mips_processor, 1
instance = comp, \alu_main|Mux16~1\, alu_main|Mux16~1, mips_processor, 1
instance = comp, \alu_main|Mux16~2\, alu_main|Mux16~2, mips_processor, 1
instance = comp, \alu_main|Mux16~3\, alu_main|Mux16~3, mips_processor, 1
instance = comp, \alu_main|Mux16~5\, alu_main|Mux16~5, mips_processor, 1
instance = comp, \alu_main|Result[16]\, alu_main|Result[16], mips_processor, 1
instance = comp, \salumainresult_EXMEM[16]\, salumainresult_EXMEM[16], mips_processor, 1
instance = comp, \salumainresult_MEMWB[16]\, salumainresult_MEMWB[16], mips_processor, 1
instance = comp, \spc_MEMWB[16]\, spc_MEMWB[16], mips_processor, 1
instance = comp, \mux_jal|output[16]~16\, mux_jal|output[16]~16, mips_processor, 1
instance = comp, \reg_file|registers[7][16]\, reg_file|registers[7][16], mips_processor, 1
instance = comp, \sreaddata1_IDEX~63\, sreaddata1_IDEX~63, mips_processor, 1
instance = comp, \sreaddata1_IDEX~62\, sreaddata1_IDEX~62, mips_processor, 1
instance = comp, \reg_file|registers[0][16]~DUPLICATE\, reg_file|registers[0][16]~DUPLICATE, mips_processor, 1
instance = comp, \reg_file|registers[2][16]\, reg_file|registers[2][16], mips_processor, 1
instance = comp, \sreaddata1_IDEX~61\, sreaddata1_IDEX~61, mips_processor, 1
instance = comp, \reg_file|registers[11][16]\, reg_file|registers[11][16], mips_processor, 1
instance = comp, \sreaddata1_IDEX~60\, sreaddata1_IDEX~60, mips_processor, 1
instance = comp, \sreaddata1_IDEX~64\, sreaddata1_IDEX~64, mips_processor, 1
instance = comp, \sreaddata1_IDEX~57\, sreaddata1_IDEX~57, mips_processor, 1
instance = comp, \reg_file|registers[21][16]\, reg_file|registers[21][16], mips_processor, 1
instance = comp, \reg_file|registers[17][16]~DUPLICATE\, reg_file|registers[17][16]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~56\, sreaddata1_IDEX~56, mips_processor, 1
instance = comp, \reg_file|registers[24][16]\, reg_file|registers[24][16], mips_processor, 1
instance = comp, \reg_file|registers[16][16]~DUPLICATE\, reg_file|registers[16][16]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~55\, sreaddata1_IDEX~55, mips_processor, 1
instance = comp, \reg_file|registers[31][16]\, reg_file|registers[31][16], mips_processor, 1
instance = comp, \reg_file|registers[23][16]~DUPLICATE\, reg_file|registers[23][16]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~58\, sreaddata1_IDEX~58, mips_processor, 1
instance = comp, \sreaddata1_IDEX~59\, sreaddata1_IDEX~59, mips_processor, 1
instance = comp, \sreaddata1_IDEX~65\, sreaddata1_IDEX~65, mips_processor, 1
instance = comp, \sreaddata1_IDEX[16]\, sreaddata1_IDEX[16], mips_processor, 1
instance = comp, \forward|Mux15~0\, forward|Mux15~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~4\, alu_main|ShiftLeft1~4, mips_processor, 1
instance = comp, \alu_main|Mux31~1\, alu_main|Mux31~1, mips_processor, 1
instance = comp, \alu_main|Mux28~0\, alu_main|Mux28~0, mips_processor, 1
instance = comp, \alu_main|Add0~5\, alu_main|Add0~5, mips_processor, 1
instance = comp, \alu_main|Mux31~11\, alu_main|Mux31~11, mips_processor, 1
instance = comp, \alu_main|Result~1\, alu_main|Result~1, mips_processor, 1
instance = comp, \alu_main|Mux31~4\, alu_main|Mux31~4, mips_processor, 1
instance = comp, \alu_main|Mux31~5\, alu_main|Mux31~5, mips_processor, 1
instance = comp, \alu_main|Mux31~9\, alu_main|Mux31~9, mips_processor, 1
instance = comp, \alu_main|Mux31~7\, alu_main|Mux31~7, mips_processor, 1
instance = comp, \alu_main|Mux31~6\, alu_main|Mux31~6, mips_processor, 1
instance = comp, \alu_main|Mux31~8\, alu_main|Mux31~8, mips_processor, 1
instance = comp, \alu_main|Mux31~10\, alu_main|Mux31~10, mips_processor, 1
instance = comp, \alu_main|Mux31~12\, alu_main|Mux31~12, mips_processor, 1
instance = comp, \alu_main|Result[31]\, alu_main|Result[31], mips_processor, 1
instance = comp, \alu_main|Equal0~0\, alu_main|Equal0~0, mips_processor, 1
instance = comp, \alu_main|Equal0~3\, alu_main|Equal0~3, mips_processor, 1
instance = comp, \alu_main|Equal0~5\, alu_main|Equal0~5, mips_processor, 1
instance = comp, \alu_main|Equal0~4\, alu_main|Equal0~4, mips_processor, 1
instance = comp, \alu_main|Equal0~2\, alu_main|Equal0~2, mips_processor, 1
instance = comp, \alu_main|Equal0~1\, alu_main|Equal0~1, mips_processor, 1
instance = comp, \alu_main|Equal0~6\, alu_main|Equal0~6, mips_processor, 1
instance = comp, \control|Mux8~0\, control|Mux8~0, mips_processor, 1
instance = comp, \salucontrol_IDEX~4\, salucontrol_IDEX~4, mips_processor, 1
instance = comp, \salucontrol_IDEX~5\, salucontrol_IDEX~5, mips_processor, 1
instance = comp, \salucontrol_IDEX~0\, salucontrol_IDEX~0, mips_processor, 1
instance = comp, \salucontrol_IDEX[2]\, salucontrol_IDEX[2], mips_processor, 1
instance = comp, \alu_main|Result~11\, alu_main|Result~11, mips_processor, 1
instance = comp, \alu_main|Mux7~0\, alu_main|Mux7~0, mips_processor, 1
instance = comp, \alu_main|Mux7~1\, alu_main|Mux7~1, mips_processor, 1
instance = comp, \alu_main|Mux7~2\, alu_main|Mux7~2, mips_processor, 1
instance = comp, \alu_main|Mux7~3\, alu_main|Mux7~3, mips_processor, 1
instance = comp, \alu_main|Mux7~4\, alu_main|Mux7~4, mips_processor, 1
instance = comp, \alu_main|Mux7~5\, alu_main|Mux7~5, mips_processor, 1
instance = comp, \alu_main|Mux7~6\, alu_main|Mux7~6, mips_processor, 1
instance = comp, \alu_main|Mux7~7\, alu_main|Mux7~7, mips_processor, 1
instance = comp, \alu_main|Result[7]\, alu_main|Result[7], mips_processor, 1
instance = comp, \salumainresult_EXMEM[7]\, salumainresult_EXMEM[7], mips_processor, 1
instance = comp, \salumainresult_MEMWB[7]\, salumainresult_MEMWB[7], mips_processor, 1
instance = comp, \spc_IFID[7]\, spc_IFID[7], mips_processor, 1
instance = comp, \spc_IDEX[7]\, spc_IDEX[7], mips_processor, 1
instance = comp, \spc_EXMEM[7]\, spc_EXMEM[7], mips_processor, 1
instance = comp, \spc_MEMWB[7]\, spc_MEMWB[7], mips_processor, 1
instance = comp, \mux_jal|output[7]~7\, mux_jal|output[7]~7, mips_processor, 1
instance = comp, \reg_file|registers[21][7]\, reg_file|registers[21][7], mips_processor, 1
instance = comp, \sreaddata1_IDEX~177\, sreaddata1_IDEX~177, mips_processor, 1
instance = comp, \sreaddata1_IDEX~178\, sreaddata1_IDEX~178, mips_processor, 1
instance = comp, \reg_file|registers[23][7]\, reg_file|registers[23][7], mips_processor, 1
instance = comp, \reg_file|registers[31][7]\, reg_file|registers[31][7], mips_processor, 1
instance = comp, \reg_file|registers[27][7]~DUPLICATE\, reg_file|registers[27][7]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~179\, sreaddata1_IDEX~179, mips_processor, 1
instance = comp, \sreaddata1_IDEX~176\, sreaddata1_IDEX~176, mips_processor, 1
instance = comp, \sreaddata1_IDEX~180\, sreaddata1_IDEX~180, mips_processor, 1
instance = comp, \reg_file|registers[10][7]\, reg_file|registers[10][7], mips_processor, 1
instance = comp, \sreaddata1_IDEX~181\, sreaddata1_IDEX~181, mips_processor, 1
instance = comp, \reg_file|registers[1][7]~DUPLICATE\, reg_file|registers[1][7]~DUPLICATE, mips_processor, 1
instance = comp, \sreaddata1_IDEX~182\, sreaddata1_IDEX~182, mips_processor, 1
instance = comp, \sreaddata1_IDEX~183\, sreaddata1_IDEX~183, mips_processor, 1
instance = comp, \sreaddata1_IDEX~184\, sreaddata1_IDEX~184, mips_processor, 1
instance = comp, \sreaddata1_IDEX~185\, sreaddata1_IDEX~185, mips_processor, 1
instance = comp, \sreaddata1_IDEX~186\, sreaddata1_IDEX~186, mips_processor, 1
instance = comp, \sreaddata1_IDEX[7]\, sreaddata1_IDEX[7], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[7]\, sreaddata1_EXMEM[7], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[7]\, sjumpaddress_EXMEM[7], mips_processor, 1
instance = comp, \mux_jr|output[7]~7\, mux_jr|output[7]~7, mips_processor, 1
instance = comp, \pc_mips|pc_output[7]\, pc_mips|pc_output[7], mips_processor, 1
instance = comp, \sinstruction_IFID[4]\, sinstruction_IFID[4], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[6]\, sjumpaddress_IDEX[6], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[6]\, sjumpaddress_EXMEM[6], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[6]~feeder\, sreaddata1_EXMEM[6]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[6]\, sreaddata1_EXMEM[6], mips_processor, 1
instance = comp, \mux_jr|output[6]~6\, mux_jr|output[6]~6, mips_processor, 1
instance = comp, \pc_mips|pc_output[6]\, pc_mips|pc_output[6], mips_processor, 1
instance = comp, \sinstruction_IFID[3]\, sinstruction_IFID[3], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[5]\, sreaddata1_EXMEM[5], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[5]\, sjumpaddress_EXMEM[5], mips_processor, 1
instance = comp, \mux_jr|output[5]~5\, mux_jr|output[5]~5, mips_processor, 1
instance = comp, \pc_mips|pc_output[5]\, pc_mips|pc_output[5], mips_processor, 1
instance = comp, \sinstruction_IFID[2]\, sinstruction_IFID[2], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[4]\, sjumpaddress_IDEX[4], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[4]\, sjumpaddress_EXMEM[4], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[4]\, sreaddata1_EXMEM[4], mips_processor, 1
instance = comp, \mux_jr|output[4]~4\, mux_jr|output[4]~4, mips_processor, 1
instance = comp, \pc_mips|pc_output[4]\, pc_mips|pc_output[4], mips_processor, 1
instance = comp, \sinstruction_IFID[26]\, sinstruction_IFID[26], mips_processor, 1
instance = comp, \control|Mux10~0\, control|Mux10~0, mips_processor, 1
instance = comp, \reset_stages~0\, reset_stages~0, mips_processor, 1
instance = comp, \spc_IFID[3]\, spc_IFID[3], mips_processor, 1
instance = comp, \spc_IDEX[3]\, spc_IDEX[3], mips_processor, 1
instance = comp, \spc_EXMEM[3]~feeder\, spc_EXMEM[3]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[3]\, spc_EXMEM[3], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[3]\, sreaddata1_EXMEM[3], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[3]\, sjumpaddress_EXMEM[3], mips_processor, 1
instance = comp, \mux_jr|output[3]~3\, mux_jr|output[3]~3, mips_processor, 1
instance = comp, \pc_mips|pc_output[3]\, pc_mips|pc_output[3], mips_processor, 1
instance = comp, \sinstruction_IFID[31]~feeder\, sinstruction_IFID[31]~feeder, mips_processor, 1
instance = comp, \sinstruction_IFID[31]\, sinstruction_IFID[31], mips_processor, 1
instance = comp, \control|Mux2~0\, control|Mux2~0, mips_processor, 1
instance = comp, \control|Jr~1\, control|Jr~1, mips_processor, 1
instance = comp, \pc_mips|pc_output[25]~1\, pc_mips|pc_output[25]~1, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[2]\, sjumpaddress_EXMEM[2], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[2]\, sreaddata1_EXMEM[2], mips_processor, 1
instance = comp, \mux_jr|output[2]~2\, mux_jr|output[2]~2, mips_processor, 1
instance = comp, \pc_mips|pc_output[2]\, pc_mips|pc_output[2], mips_processor, 1
instance = comp, \sinstruction_IFID[29]\, sinstruction_IFID[29], mips_processor, 1
instance = comp, \control|Mux3~0\, control|Mux3~0, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[0]\, sreaddata1_EXMEM[0], mips_processor, 1
instance = comp, \mux_jr|output[0]~0\, mux_jr|output[0]~0, mips_processor, 1
instance = comp, \pc_mips|pc_output[0]\, pc_mips|pc_output[0], mips_processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_processor, 1
