# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:21 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 15:07:21 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:21 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv 
# -- Compiling module display_logic
# 
# Top level modules:
# 	display_logic
# End time: 15:07:22 on Sep 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:22 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv 
# -- Compiling module lab2_dw
# 
# Top level modules:
# 	lab2_dw
# End time: 15:07:22 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:22 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/led_controller.sv 
# -- Compiling module led_controller
# 
# Top level modules:
# 	led_controller
# End time: 15:07:22 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:28 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv 
# -- Compiling module display_controller_tb
# 
# Top level modules:
# 	display_controller_tb
# End time: 15:07:28 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:28 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv 
# -- Compiling module display_controller_tb
# 
# Top level modules:
# 	display_controller_tb
# End time: 15:07:28 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:28 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv 
# -- Compiling module lab2_dw_tb
# 
# Top level modules:
# 	lab2_dw_tb
# End time: 15:07:28 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:28 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/led_controller_tb.sv 
# -- Compiling module led_controller_tb
# 
# Top level modules:
# 	led_controller_tb
# End time: 15:07:28 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.lab2_dw_tb -voptargs=+acc
# vsim -gui work.lab2_dw_tb -voptargs="+acc" 
# Start time: 15:07:40 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/lab2_dw.sv(14): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'lab2_dw_tb.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 15:07:41 on Sep 08,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -gui -voptargs=+acc work.display_controller_tb
# vsim -gui -voptargs="+acc" work.display_controller_tb 
# Start time: 15:07:56 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
# Loading work.led_controller(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 8, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /display_controller_tb/dut File: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'reset'. The port definition is at: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /display_controller_tb/dut File: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 's1'. The port definition is at: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_controller.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /display_controller_tb/dut File: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv Line: 15
# ** Warning: (vsim-3722) C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(15): [TFMPC] - Missing connection for port 's2'.
# ** Warning: (vsim-3722) C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(15): [TFMPC] - Missing connection for port 't1'.
# ** Warning: (vsim-3722) C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(15): [TFMPC] - Missing connection for port 't2'.
# ** Warning: (vsim-3722) C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(15): [TFMPC] - Missing connection for port 'seg'.
add wave -position insertpoint  \
sim:/display_controller_tb/dut/clk \
sim:/display_controller_tb/dut/s1 \
sim:/display_controller_tb/dut/s2 \
sim:/display_controller_tb/dut/t1 \
sim:/display_controller_tb/dut/t2 \
sim:/display_controller_tb/dut/led \
sim:/display_controller_tb/dut/seg
run 100
# ** Warning: (vsim-7) Failed to open readmem file "display_logic_tv.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(25)
#    Time: 0 ns  Iteration: 0  Instance: /display_controller_tb
#          1 tests completed with          0 errors
# ** Note: $stop    : C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv(45)
#    Time: 25 ns  Iteration: 1  Instance: /display_controller_tb
# Break in Module display_controller_tb at C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv line 45
quit -sim
# End time: 15:10:16 on Sep 08,2025, Elapsed time: 0:02:20
# Errors: 0, Warnings: 10
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:10:20 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_logic_tb.sv 
# -- Compiling module display_logic_tb
# 
# Top level modules:
# 	display_logic_tb
# End time: 15:10:20 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:10:24 on Sep 08,2025
# vlog -reportprogress 300 -work work C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/sim/display_controller_tb.sv 
# -- Compiling module display_controller_tb
# 
# Top level modules:
# 	display_controller_tb
# End time: 15:10:25 on Sep 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -voptargs=+acc work.display_controller_tb
# vsim -gui -voptargs="+acc" work.display_controller_tb 
# Start time: 15:10:37 on Sep 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
# Loading work.led_controller(fast)
add wave -position insertpoint  \
sim:/display_controller_tb/clk \
sim:/display_controller_tb/s1 \
sim:/display_controller_tb/s2 \
sim:/display_controller_tb/t1 \
sim:/display_controller_tb/t2 \
sim:/display_controller_tb/led \
sim:/display_controller_tb/seg
run 100
