Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivada/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6235fa0e405541aeb0dc0d8997c6bd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bist_testmode_tb_behav xil_defaultlib.bist_testmode_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.button
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.functer
Compiling module xil_defaultlib.lfsr1
Compiling module xil_defaultlib.lfsr2
Compiling module xil_defaultlib.crc8
Compiling module xil_defaultlib.bist
Compiling module xil_defaultlib.bist_testmode_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bist_testmode_tb_behav
