// Seed: 132137335
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  assign id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  always_comb @(posedge 1 or posedge id_4) begin
    id_8 <= id_2;
  end
  final $display(id_7,, 1'b0, 1);
  module_0(
      id_5, id_5, id_5
  );
  always @(posedge 1 - 1) id_2 = 1;
endmodule
