0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/04_adder/prj/adder.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/04_adder/prj/adder.srcs/sim_1/new/adder_tb.v,1526907266,verilog,,,,adder_tb,,,,,,,,
F:/FPGA/Basys3/project/04_adder/prj/adder.srcs/sources_1/new/adder.v,1526905866,verilog,,F:/FPGA/Basys3/project/04_adder/prj/adder.srcs/sim_1/new/adder_tb.v,,adder,,,,,,,,
