#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f843fc229e0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7f843fc2fe80 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7f843fc2fec0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7f843fc60dc0 .functor BUFZ 8, L_0x7f843fc60b80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f843fc610b0 .functor BUFZ 8, L_0x7f843fc60e70, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f843fc1cba0_0 .net *"_s0", 7 0, L_0x7f843fc60b80;  1 drivers
v0x7f843fc3c5e0_0 .net *"_s10", 7 0, L_0x7f843fc60f50;  1 drivers
L_0x103169050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc3c680_0 .net *"_s13", 1 0, L_0x103169050;  1 drivers
v0x7f843fc3c730_0 .net *"_s2", 7 0, L_0x7f843fc60c60;  1 drivers
L_0x103169008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc3c7e0_0 .net *"_s5", 1 0, L_0x103169008;  1 drivers
v0x7f843fc3c8d0_0 .net *"_s8", 7 0, L_0x7f843fc60e70;  1 drivers
o0x103137128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7f843fc3c980_0 .net "addr_a", 5 0, o0x103137128;  0 drivers
o0x103137158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7f843fc3ca30_0 .net "addr_b", 5 0, o0x103137158;  0 drivers
o0x103137188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f843fc3cae0_0 .net "clk", 0 0, o0x103137188;  0 drivers
o0x1031371b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f843fc3cbf0_0 .net "din_a", 7 0, o0x1031371b8;  0 drivers
v0x7f843fc3cc90_0 .net "dout_a", 7 0, L_0x7f843fc60dc0;  1 drivers
v0x7f843fc3cd40_0 .net "dout_b", 7 0, L_0x7f843fc610b0;  1 drivers
v0x7f843fc3cdf0_0 .var "q_addr_a", 5 0;
v0x7f843fc3cea0_0 .var "q_addr_b", 5 0;
v0x7f843fc3cf50 .array "ram", 0 63, 7 0;
o0x1031372a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f843fc3cff0_0 .net "we", 0 0, o0x1031372a8;  0 drivers
E_0x7f843fc1a9a0 .event posedge, v0x7f843fc3cae0_0;
L_0x7f843fc60b80 .array/port v0x7f843fc3cf50, L_0x7f843fc60c60;
L_0x7f843fc60c60 .concat [ 6 2 0 0], v0x7f843fc3cdf0_0, L_0x103169008;
L_0x7f843fc60e70 .array/port v0x7f843fc3cf50, L_0x7f843fc60f50;
L_0x7f843fc60f50 .concat [ 6 2 0 0], v0x7f843fc3cea0_0, L_0x103169050;
S_0x7f843fc16b90 .scope module, "testbench" "testbench" 3 7;
 .timescale -9 -12;
v0x7f843fc60a30_0 .var "clk", 0 0;
v0x7f843fc60af0_0 .var "rst", 0 0;
S_0x7f843fc3d100 .scope module, "top" "riscv_top" 3 12, 4 7 0, S_0x7f843fc16b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7f843fc3d2c0 .param/l "RAM_ADDR_WIDTH" 1 4 21, +C4<00000000000000000000000000010001>;
P_0x7f843fc3d300 .param/l "SIM" 0 4 9, +C4<00000000000000000000000000000001>;
P_0x7f843fc3d340 .param/l "SYS_CLK_FREQ" 1 4 19, +C4<00000101111101011110000100000000>;
P_0x7f843fc3d380 .param/l "UART_BAUD_RATE" 1 4 20, +C4<00000000000000011100001000000000>;
L_0x7f843fc61160 .functor BUFZ 1, v0x7f843fc60a30_0, C4<0>, C4<0>, C4<0>;
L_0x7f843fc61870 .functor NOT 1, L_0x7f843fc69a70, C4<0>, C4<0>, C4<0>;
L_0x7f843fc691b0 .functor BUFZ 1, L_0x7f843fc69a70, C4<0>, C4<0>, C4<0>;
L_0x7f843fc692a0 .functor BUFZ 8, L_0x7f843fc69b10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x103169a70 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7f843fc69480 .functor AND 32, L_0x7f843fc69310, L_0x103169a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f843fc69610 .functor BUFZ 1, L_0x7f843fc69530, C4<0>, C4<0>, C4<0>;
L_0x7f843fc69980 .functor BUFZ 8, L_0x7f843fc61750, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f843fc5e730_0 .net "EXCLK", 0 0, v0x7f843fc60a30_0;  1 drivers
o0x10313bcb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f843fc5e7e0_0 .net "Rx", 0 0, o0x10313bcb8;  0 drivers
v0x7f843fc5e880_0 .net "Tx", 0 0, L_0x7f843fc65110;  1 drivers
L_0x1031691b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5e910_0 .net/2u *"_s10", 0 0, L_0x1031691b8;  1 drivers
L_0x103169200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5e9a0_0 .net/2u *"_s12", 0 0, L_0x103169200;  1 drivers
v0x7f843fc5ea80_0 .net *"_s21", 1 0, L_0x7f843fc68dd0;  1 drivers
L_0x103169950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5eb30_0 .net/2u *"_s22", 1 0, L_0x103169950;  1 drivers
v0x7f843fc5ebe0_0 .net *"_s24", 0 0, L_0x7f843fc68ef0;  1 drivers
L_0x103169998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5ec80_0 .net/2u *"_s26", 0 0, L_0x103169998;  1 drivers
L_0x1031699e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5ed90_0 .net/2u *"_s28", 0 0, L_0x1031699e0;  1 drivers
v0x7f843fc5ee40_0 .net *"_s36", 31 0, L_0x7f843fc69310;  1 drivers
L_0x103169a28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5eef0_0 .net *"_s39", 30 0, L_0x103169a28;  1 drivers
v0x7f843fc5efa0_0 .net/2u *"_s40", 31 0, L_0x103169a70;  1 drivers
v0x7f843fc5f050_0 .net *"_s42", 31 0, L_0x7f843fc69480;  1 drivers
L_0x103169ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5f100_0 .net/2u *"_s48", 0 0, L_0x103169ab8;  1 drivers
v0x7f843fc5f1b0_0 .net *"_s5", 1 0, L_0x7f843fc61920;  1 drivers
L_0x103169b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5f260_0 .net/2u *"_s50", 0 0, L_0x103169b00;  1 drivers
v0x7f843fc5f3f0_0 .net *"_s54", 31 0, L_0x7f843fc69800;  1 drivers
L_0x103169b48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5f480_0 .net *"_s57", 14 0, L_0x103169b48;  1 drivers
L_0x103169170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5f530_0 .net/2u *"_s6", 1 0, L_0x103169170;  1 drivers
v0x7f843fc5f5e0_0 .net *"_s8", 0 0, L_0x7f843fc619c0;  1 drivers
v0x7f843fc5f680_0 .net "btnC", 0 0, v0x7f843fc60af0_0;  1 drivers
v0x7f843fc5f720_0 .net "clk", 0 0, L_0x7f843fc61160;  1 drivers
o0x10313d7e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f843fc5f7b0_0 .net "cpu_dbgreg_dout", 31 0, o0x10313d7e8;  0 drivers
v0x7f843fc5f870_0 .net "cpu_ram_a", 31 0, v0x7f843fc46f30_0;  1 drivers
v0x7f843fc5f900_0 .net "cpu_ram_din", 7 0, L_0x7f843fc69cb0;  1 drivers
v0x7f843fc5f9d0_0 .net "cpu_ram_dout", 7 0, v0x7f843fc47440_0;  1 drivers
v0x7f843fc5faa0_0 .net "cpu_ram_wr", 0 0, v0x7f843fc48090_0;  1 drivers
v0x7f843fc5fb70_0 .net "cpu_rdy", 0 0, L_0x7f843fc696c0;  1 drivers
v0x7f843fc5fc40_0 .net "cpumc_a", 31 0, L_0x7f843fc698e0;  1 drivers
v0x7f843fc5fcd0_0 .net "cpumc_din", 7 0, L_0x7f843fc69b10;  1 drivers
v0x7f843fc5fda0_0 .net "cpumc_wr", 0 0, L_0x7f843fc69a70;  1 drivers
v0x7f843fc5fe30_0 .net "hci_active", 0 0, L_0x7f843fc69530;  1 drivers
v0x7f843fc5f2f0_0 .net "hci_active_out", 0 0, L_0x7f843fc64870;  1 drivers
v0x7f843fc600c0_0 .net "hci_io_din", 7 0, L_0x7f843fc692a0;  1 drivers
v0x7f843fc60150_0 .net "hci_io_dout", 7 0, v0x7f843fc5b8d0_0;  1 drivers
v0x7f843fc601e0_0 .net "hci_io_en", 0 0, L_0x7f843fc69010;  1 drivers
v0x7f843fc60270_0 .net "hci_io_sel", 2 0, L_0x7f843fc68d00;  1 drivers
v0x7f843fc60300_0 .net "hci_io_wr", 0 0, L_0x7f843fc691b0;  1 drivers
v0x7f843fc60390_0 .net "hci_ram_a", 16 0, v0x7f843fc5be20_0;  1 drivers
v0x7f843fc60420_0 .net "hci_ram_din", 7 0, L_0x7f843fc69980;  1 drivers
v0x7f843fc604d0_0 .net "hci_ram_dout", 7 0, L_0x7f843fc68c10;  1 drivers
v0x7f843fc60580_0 .net "hci_ram_wr", 0 0, v0x7f843fc5c8c0_0;  1 drivers
v0x7f843fc60630_0 .net "led", 0 0, L_0x7f843fc69610;  1 drivers
v0x7f843fc606c0_0 .net "ram_a", 16 0, L_0x7f843fc61c80;  1 drivers
v0x7f843fc60790_0 .net "ram_dout", 7 0, L_0x7f843fc61750;  1 drivers
v0x7f843fc60820_0 .net "ram_en", 0 0, L_0x7f843fc61ae0;  1 drivers
v0x7f843fc608d0_0 .var "rst", 0 0;
v0x7f843fc60960_0 .var "rst_delay", 0 0;
E_0x7f843fc3d5b0 .event posedge, v0x7f843fc5f680_0, v0x7f843fc3fc60_0;
L_0x7f843fc61920 .part L_0x7f843fc698e0, 16, 2;
L_0x7f843fc619c0 .cmp/eq 2, L_0x7f843fc61920, L_0x103169170;
L_0x7f843fc61ae0 .functor MUXZ 1, L_0x103169200, L_0x1031691b8, L_0x7f843fc619c0, C4<>;
L_0x7f843fc61c80 .part L_0x7f843fc698e0, 0, 17;
L_0x7f843fc68d00 .part L_0x7f843fc698e0, 0, 3;
L_0x7f843fc68dd0 .part L_0x7f843fc698e0, 16, 2;
L_0x7f843fc68ef0 .cmp/eq 2, L_0x7f843fc68dd0, L_0x103169950;
L_0x7f843fc69010 .functor MUXZ 1, L_0x1031699e0, L_0x103169998, L_0x7f843fc68ef0, C4<>;
L_0x7f843fc69310 .concat [ 1 31 0 0], L_0x7f843fc64870, L_0x103169a28;
L_0x7f843fc69530 .part L_0x7f843fc69480, 0, 1;
L_0x7f843fc696c0 .functor MUXZ 1, L_0x103169b00, L_0x103169ab8, L_0x7f843fc69530, C4<>;
L_0x7f843fc69800 .concat [ 17 15 0 0], v0x7f843fc5be20_0, L_0x103169b48;
L_0x7f843fc698e0 .functor MUXZ 32, v0x7f843fc46f30_0, L_0x7f843fc69800, L_0x7f843fc69530, C4<>;
L_0x7f843fc69a70 .functor MUXZ 1, v0x7f843fc48090_0, v0x7f843fc5c8c0_0, L_0x7f843fc69530, C4<>;
L_0x7f843fc69b10 .functor MUXZ 8, v0x7f843fc47440_0, L_0x7f843fc68c10, L_0x7f843fc69530, C4<>;
L_0x7f843fc69cb0 .functor MUXZ 8, L_0x7f843fc61750, v0x7f843fc5b8d0_0, L_0x7f843fc69010, C4<>;
S_0x7f843fc3d600 .scope module, "cpu0" "cpu" 4 82, 5 14 0, S_0x7f843fc3d100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /OUTPUT 1 "ce"
    .port_info 4 /OUTPUT 1 "mem_wr"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 8 "mem_dout"
    .port_info 7 /INPUT 8 "mem_din"
v0x7f843fc4a730_0 .net "branch_addr", 31 0, v0x7f843fc3e790_0;  1 drivers
v0x7f843fc4a820_0 .net "branch_taken", 0 0, v0x7f843fc3e840_0;  1 drivers
v0x7f843fc4a8b0_0 .net "ce", 0 0, v0x7f843fc49150_0;  1 drivers
v0x7f843fc4a940_0 .net "clk_in", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc4a9d0_0 .net "ex_addr_o", 31 0, v0x7f843fc3ea90_0;  1 drivers
v0x7f843fc4aae0_0 .net "ex_base_i", 31 0, v0x7f843fc42f80_0;  1 drivers
v0x7f843fc4abb0_0 .net "ex_data_o", 31 0, v0x7f843fc3eb40_0;  1 drivers
v0x7f843fc4ac80_0 .net "ex_extend_o", 0 0, v0x7f843fc3ebf0_0;  1 drivers
v0x7f843fc4ad50_0 .net "ex_fun3_i", 2 0, v0x7f843fc43010_0;  1 drivers
v0x7f843fc4ae60_0 .net "ex_fun7_i", 0 0, v0x7f843fc430e0_0;  1 drivers
v0x7f843fc4af30_0 .net "ex_offset_i", 31 0, v0x7f843fc43190_0;  1 drivers
v0x7f843fc4b000_0 .net "ex_op_i", 4 0, v0x7f843fc43260_0;  1 drivers
v0x7f843fc4b0d0_0 .net "ex_op_o", 1 0, v0x7f843fc3ec90_0;  1 drivers
v0x7f843fc4b1a0_0 .net "ex_reg1_i", 31 0, v0x7f843fc43310_0;  1 drivers
v0x7f843fc4b270_0 .net "ex_reg2_i", 31 0, v0x7f843fc433c0_0;  1 drivers
v0x7f843fc4b300_0 .net "ex_sel_o", 1 0, v0x7f843fc3eda0_0;  1 drivers
v0x7f843fc4b3d0_0 .net "ex_wd_i", 4 0, v0x7f843fc43470_0;  1 drivers
v0x7f843fc4b5a0_0 .net "ex_wd_o", 4 0, v0x7f843fc3f490_0;  1 drivers
v0x7f843fc4b630_0 .net "ex_wdata_o", 31 0, v0x7f843fc3f520_0;  1 drivers
v0x7f843fc4b6c0_0 .net "ex_wreg_i", 0 0, v0x7f843fc435a0_0;  1 drivers
v0x7f843fc4b750_0 .net "ex_wreg_o", 0 0, v0x7f843fc3f640_0;  1 drivers
v0x7f843fc4b7e0_0 .net "flush", 0 0, v0x7f843fc3dc10_0;  1 drivers
v0x7f843fc4b870_0 .net "id_base_o", 31 0, v0x7f843fc41230_0;  1 drivers
v0x7f843fc4b900_0 .net "id_fun3_o", 2 0, v0x7f843fc41690_0;  1 drivers
v0x7f843fc4b9d0_0 .net "id_fun7_o", 0 0, v0x7f843fc41720_0;  1 drivers
v0x7f843fc4baa0_0 .net "id_inst_i", 31 0, v0x7f843fc44cb0_0;  1 drivers
v0x7f843fc4bb70_0 .net "id_offset_o", 31 0, v0x7f843fc41b90_0;  1 drivers
v0x7f843fc4bc40_0 .net "id_op_o", 4 0, v0x7f843fc41c40_0;  1 drivers
v0x7f843fc4bd10_0 .net "id_pc_i", 31 0, v0x7f843fc44d40_0;  1 drivers
v0x7f843fc4bde0_0 .net "id_reg1_o", 31 0, v0x7f843fc42120_0;  1 drivers
v0x7f843fc4beb0_0 .net "id_reg2_o", 31 0, v0x7f843fc423d0_0;  1 drivers
v0x7f843fc4bf80_0 .net "id_wd_o", 4 0, v0x7f843fc427b0_0;  1 drivers
v0x7f843fc4c050_0 .net "id_wreg_o", 0 0, v0x7f843fc42860_0;  1 drivers
v0x7f843fc4b4a0_0 .net "if_done", 0 0, v0x7f843fc476a0_0;  1 drivers
v0x7f843fc4c2e0_0 .net "if_inst_i", 31 0, v0x7f843fc47750_0;  1 drivers
v0x7f843fc4c3b0_0 .net "if_inst_o", 31 0, v0x7f843fc44460_0;  1 drivers
v0x7f843fc4c480_0 .net "if_pc_o", 31 0, v0x7f843fc445d0_0;  1 drivers
v0x7f843fc4c550_0 .net "mem_a", 31 0, v0x7f843fc46f30_0;  alias, 1 drivers
v0x7f843fc4c5e0_0 .net "mem_addr_i", 31 0, v0x7f843fc40360_0;  1 drivers
v0x7f843fc4c6b0_0 .net "mem_addr_o", 31 0, v0x7f843fc45810_0;  1 drivers
v0x7f843fc4c780_0 .net "mem_data_i", 31 0, v0x7f843fc403f0_0;  1 drivers
v0x7f843fc4c850_0 .net "mem_data_o", 31 0, v0x7f843fc45980_0;  1 drivers
v0x7f843fc4c8e0_0 .net "mem_din", 7 0, L_0x7f843fc69cb0;  alias, 1 drivers
v0x7f843fc4c970_0 .net "mem_done", 0 0, v0x7f843fc47920_0;  1 drivers
v0x7f843fc4ca40_0 .net "mem_dout", 7 0, v0x7f843fc47440_0;  alias, 1 drivers
v0x7f843fc4cad0_0 .net "mem_extend_i", 0 0, v0x7f843fc40480_0;  1 drivers
v0x7f843fc4cba0_0 .net "mem_extend_o", 0 0, v0x7f843fc45ad0_0;  1 drivers
v0x7f843fc4cc70_0 .net "mem_get_data", 31 0, v0x7f843fc47a80_0;  1 drivers
v0x7f843fc4cd40_0 .net "mem_op_i", 1 0, v0x7f843fc40510_0;  1 drivers
v0x7f843fc4ce10_0 .net "mem_op_o", 1 0, v0x7f843fc45ca0_0;  1 drivers
v0x7f843fc4cee0_0 .net "mem_sel_i", 1 0, v0x7f843fc405a0_0;  1 drivers
v0x7f843fc4cfb0_0 .net "mem_sel_o", 1 0, v0x7f843fc45dc0_0;  1 drivers
v0x7f843fc4d080_0 .net "mem_wd_i", 4 0, v0x7f843fc40640_0;  1 drivers
v0x7f843fc4d150_0 .net "mem_wd_o", 4 0, v0x7f843fc46050_0;  1 drivers
v0x7f843fc4d1e0_0 .net "mem_wdata_i", 31 0, v0x7f843fc406f0_0;  1 drivers
v0x7f843fc4d2b0_0 .net "mem_wdata_o", 31 0, v0x7f843fc462b0_0;  1 drivers
v0x7f843fc4d340_0 .net "mem_wr", 0 0, v0x7f843fc48090_0;  alias, 1 drivers
v0x7f843fc4d3d0_0 .net "mem_wreg_i", 0 0, v0x7f843fc407a0_0;  1 drivers
v0x7f843fc4d4a0_0 .net "mem_wreg_o", 0 0, v0x7f843fc463d0_0;  1 drivers
v0x7f843fc4d530_0 .net "pc", 31 0, v0x7f843fc49270_0;  1 drivers
v0x7f843fc4d5c0_0 .net "rdy_in", 0 0, L_0x7f843fc696c0;  alias, 1 drivers
v0x7f843fc4d650_0 .net "reg1_addr", 4 0, v0x7f843fc41fc0_0;  1 drivers
v0x7f843fc4d720_0 .net "reg1_data", 31 0, v0x7f843fc4a0c0_0;  1 drivers
v0x7f843fc4d7f0_0 .net "reg1_read", 0 0, v0x7f843fc421d0_0;  1 drivers
v0x7f843fc4d8c0_0 .net "reg2_addr", 4 0, v0x7f843fc42270_0;  1 drivers
v0x7f843fc4c120_0 .net "reg2_data", 31 0, v0x7f843fc4a170_0;  1 drivers
v0x7f843fc4c1f0_0 .net "reg2_read", 0 0, v0x7f843fc42480_0;  1 drivers
v0x7f843fc4d950_0 .net "restart", 0 0, v0x7f843fc49380_0;  1 drivers
v0x7f843fc4da20_0 .net "rst_in", 0 0, v0x7f843fc608d0_0;  1 drivers
v0x7f843fc4dab0_0 .net "stall", 5 0, v0x7f843fc3deb0_0;  1 drivers
v0x7f843fc4db40_0 .net "stall_req_if", 0 0, v0x7f843fc44750_0;  1 drivers
v0x7f843fc4dc10_0 .net "stall_req_mem", 0 0, v0x7f843fc45ef0_0;  1 drivers
v0x7f843fc4dce0_0 .net "wb_wd_i", 4 0, v0x7f843fc48a80_0;  1 drivers
v0x7f843fc4ddb0_0 .net "wb_wdata_i", 31 0, v0x7f843fc48b10_0;  1 drivers
v0x7f843fc4de80_0 .net "wb_wreg_i", 0 0, v0x7f843fc48ba0_0;  1 drivers
S_0x7f843fc3d8c0 .scope module, "ctrl0" "ctrl" 5 310, 6 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "rdy_in"
    .port_info 2 /INPUT 1 "stall_req_if"
    .port_info 3 /INPUT 1 "stall_req_mem"
    .port_info 4 /INPUT 1 "flush_req"
    .port_info 5 /OUTPUT 6 "stall"
    .port_info 6 /OUTPUT 1 "flush"
v0x7f843fc3dc10_0 .var "flush", 0 0;
v0x7f843fc3dcc0_0 .net "flush_req", 0 0, v0x7f843fc3e840_0;  alias, 1 drivers
v0x7f843fc3dd60_0 .net "rdy_in", 0 0, L_0x7f843fc696c0;  alias, 1 drivers
v0x7f843fc3de10_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc3deb0_0 .var "stall", 5 0;
v0x7f843fc3dfa0_0 .net "stall_req_if", 0 0, v0x7f843fc44750_0;  alias, 1 drivers
v0x7f843fc3e040_0 .net "stall_req_mem", 0 0, v0x7f843fc45ef0_0;  alias, 1 drivers
E_0x7f843fc3db70 .event edge, v0x7f843fc3de10_0, v0x7f843fc3dcc0_0;
E_0x7f843fc3dbc0 .event edge, v0x7f843fc3de10_0, v0x7f843fc3dd60_0, v0x7f843fc3e040_0, v0x7f843fc3dfa0_0;
S_0x7f843fc3e190 .scope module, "ex0" "ex" 5 216, 7 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "op_i"
    .port_info 2 /INPUT 3 "fun3_i"
    .port_info 3 /INPUT 1 "fun7_i"
    .port_info 4 /INPUT 32 "reg1_i"
    .port_info 5 /INPUT 32 "reg2_i"
    .port_info 6 /INPUT 5 "wd_i"
    .port_info 7 /INPUT 1 "wreg_i"
    .port_info 8 /INPUT 32 "base_i"
    .port_info 9 /INPUT 32 "offset_i"
    .port_info 10 /OUTPUT 32 "wdata_o"
    .port_info 11 /OUTPUT 5 "wd_o"
    .port_info 12 /OUTPUT 1 "wreg_o"
    .port_info 13 /OUTPUT 2 "me_op_o"
    .port_info 14 /OUTPUT 32 "me_addr_o"
    .port_info 15 /OUTPUT 32 "me_data_o"
    .port_info 16 /OUTPUT 2 "me_sel_o"
    .port_info 17 /OUTPUT 1 "me_extend_o"
    .port_info 18 /OUTPUT 1 "branch_taken_o"
    .port_info 19 /OUTPUT 32 "branch_addr_o"
v0x7f843fc3e700_0 .net "base_i", 31 0, v0x7f843fc42f80_0;  alias, 1 drivers
v0x7f843fc3e790_0 .var "branch_addr_o", 31 0;
v0x7f843fc3e840_0 .var "branch_taken_o", 0 0;
v0x7f843fc3e910_0 .net "fun3_i", 2 0, v0x7f843fc43010_0;  alias, 1 drivers
v0x7f843fc3e9a0_0 .net "fun7_i", 0 0, v0x7f843fc430e0_0;  alias, 1 drivers
v0x7f843fc3ea90_0 .var "me_addr_o", 31 0;
v0x7f843fc3eb40_0 .var "me_data_o", 31 0;
v0x7f843fc3ebf0_0 .var "me_extend_o", 0 0;
v0x7f843fc3ec90_0 .var "me_op_o", 1 0;
v0x7f843fc3eda0_0 .var "me_sel_o", 1 0;
v0x7f843fc3ee50_0 .net "offset_i", 31 0, v0x7f843fc43190_0;  alias, 1 drivers
v0x7f843fc3ef00_0 .net "op_i", 4 0, v0x7f843fc43260_0;  alias, 1 drivers
v0x7f843fc3efb0_0 .net "reg1_i", 31 0, v0x7f843fc43310_0;  alias, 1 drivers
v0x7f843fc3f060_0 .net "reg2_i", 31 0, v0x7f843fc433c0_0;  alias, 1 drivers
v0x7f843fc3f110_0 .var "reg_im", 31 0;
v0x7f843fc3f1c0_0 .var "reg_reg", 31 0;
v0x7f843fc3f270_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc3f400_0 .net "wd_i", 4 0, v0x7f843fc43470_0;  alias, 1 drivers
v0x7f843fc3f490_0 .var "wd_o", 4 0;
v0x7f843fc3f520_0 .var "wdata_o", 31 0;
v0x7f843fc3f5b0_0 .net "wreg_i", 0 0, v0x7f843fc435a0_0;  alias, 1 drivers
v0x7f843fc3f640_0 .var "wreg_o", 0 0;
E_0x7f843fc3da80/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc3f400_0, v0x7f843fc3f5b0_0, v0x7f843fc3ef00_0;
E_0x7f843fc3da80/1 .event edge, v0x7f843fc3f110_0, v0x7f843fc3f1c0_0, v0x7f843fc3efb0_0, v0x7f843fc3f060_0;
E_0x7f843fc3da80/2 .event edge, v0x7f843fc3e700_0, v0x7f843fc3ee50_0, v0x7f843fc3e910_0;
E_0x7f843fc3da80 .event/or E_0x7f843fc3da80/0, E_0x7f843fc3da80/1, E_0x7f843fc3da80/2;
E_0x7f843fc3e620/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc3ef00_0, v0x7f843fc3e910_0, v0x7f843fc3e9a0_0;
E_0x7f843fc3e620/1 .event edge, v0x7f843fc3efb0_0, v0x7f843fc3f060_0;
E_0x7f843fc3e620 .event/or E_0x7f843fc3e620/0, E_0x7f843fc3e620/1;
E_0x7f843fc3e680/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc3ef00_0, v0x7f843fc3e910_0, v0x7f843fc3efb0_0;
E_0x7f843fc3e680/1 .event edge, v0x7f843fc3f060_0, v0x7f843fc3e9a0_0;
E_0x7f843fc3e680 .event/or E_0x7f843fc3e680/0, E_0x7f843fc3e680/1;
S_0x7f843fc3f880 .scope module, "ex_mem0" "ex_mem" 5 243, 8 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "ex_wdata"
    .port_info 4 /INPUT 5 "ex_wd"
    .port_info 5 /INPUT 1 "ex_wreg"
    .port_info 6 /INPUT 2 "ex_me_op"
    .port_info 7 /INPUT 32 "ex_me_addr"
    .port_info 8 /INPUT 32 "ex_me_data"
    .port_info 9 /INPUT 2 "ex_me_sel"
    .port_info 10 /INPUT 1 "ex_me_extend"
    .port_info 11 /OUTPUT 32 "mem_wdata"
    .port_info 12 /OUTPUT 5 "mem_wd"
    .port_info 13 /OUTPUT 1 "mem_wreg"
    .port_info 14 /OUTPUT 2 "mem_me_op"
    .port_info 15 /OUTPUT 32 "mem_me_addr"
    .port_info 16 /OUTPUT 32 "mem_me_data"
    .port_info 17 /OUTPUT 2 "mem_me_sel"
    .port_info 18 /OUTPUT 1 "mem_me_extend"
v0x7f843fc3fc60_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc3fd10_0 .net "ex_me_addr", 31 0, v0x7f843fc3ea90_0;  alias, 1 drivers
v0x7f843fc3fdd0_0 .net "ex_me_data", 31 0, v0x7f843fc3eb40_0;  alias, 1 drivers
v0x7f843fc3fea0_0 .net "ex_me_extend", 0 0, v0x7f843fc3ebf0_0;  alias, 1 drivers
v0x7f843fc3ff50_0 .net "ex_me_op", 1 0, v0x7f843fc3ec90_0;  alias, 1 drivers
v0x7f843fc40020_0 .net "ex_me_sel", 1 0, v0x7f843fc3eda0_0;  alias, 1 drivers
v0x7f843fc400d0_0 .net "ex_wd", 4 0, v0x7f843fc3f490_0;  alias, 1 drivers
v0x7f843fc40180_0 .net "ex_wdata", 31 0, v0x7f843fc3f520_0;  alias, 1 drivers
v0x7f843fc40230_0 .net "ex_wreg", 0 0, v0x7f843fc3f640_0;  alias, 1 drivers
v0x7f843fc40360_0 .var "mem_me_addr", 31 0;
v0x7f843fc403f0_0 .var "mem_me_data", 31 0;
v0x7f843fc40480_0 .var "mem_me_extend", 0 0;
v0x7f843fc40510_0 .var "mem_me_op", 1 0;
v0x7f843fc405a0_0 .var "mem_me_sel", 1 0;
v0x7f843fc40640_0 .var "mem_wd", 4 0;
v0x7f843fc406f0_0 .var "mem_wdata", 31 0;
v0x7f843fc407a0_0 .var "mem_wreg", 0 0;
v0x7f843fc40940_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc40a10_0 .net "stall", 5 0, v0x7f843fc3deb0_0;  alias, 1 drivers
E_0x7f843fc3fc20 .event posedge, v0x7f843fc3de10_0, v0x7f843fc3fc60_0;
S_0x7f843fc40bf0 .scope module, "id0" "id" 5 141, 9 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /INPUT 32 "ex_wdata_i"
    .port_info 6 /INPUT 5 "ex_wd_i"
    .port_info 7 /INPUT 1 "ex_wreg_i"
    .port_info 8 /INPUT 32 "mem_wdata_i"
    .port_info 9 /INPUT 5 "mem_wd_i"
    .port_info 10 /INPUT 1 "mem_wreg_i"
    .port_info 11 /OUTPUT 1 "reg1_read_o"
    .port_info 12 /OUTPUT 1 "reg2_read_o"
    .port_info 13 /OUTPUT 5 "reg1_addr_o"
    .port_info 14 /OUTPUT 5 "reg2_addr_o"
    .port_info 15 /OUTPUT 5 "op_o"
    .port_info 16 /OUTPUT 3 "fun3_o"
    .port_info 17 /OUTPUT 1 "fun7_o"
    .port_info 18 /OUTPUT 32 "reg1_o"
    .port_info 19 /OUTPUT 32 "reg2_o"
    .port_info 20 /OUTPUT 5 "wd_o"
    .port_info 21 /OUTPUT 1 "wreg_o"
    .port_info 22 /OUTPUT 32 "base_o"
    .port_info 23 /OUTPUT 32 "offset_o"
v0x7f843fc41230_0 .var "base_o", 31 0;
v0x7f843fc412c0_0 .net "ex_wd_i", 4 0, v0x7f843fc3f490_0;  alias, 1 drivers
v0x7f843fc41390_0 .net "ex_wdata_i", 31 0, v0x7f843fc3f520_0;  alias, 1 drivers
v0x7f843fc41460_0 .net "ex_wreg_i", 0 0, v0x7f843fc3f640_0;  alias, 1 drivers
v0x7f843fc41530_0 .net "f3", 2 0, L_0x7f843fc61f20;  1 drivers
v0x7f843fc41600_0 .net "f7", 0 0, L_0x7f843fc62130;  1 drivers
v0x7f843fc41690_0 .var "fun3_o", 2 0;
v0x7f843fc41720_0 .var "fun7_o", 0 0;
v0x7f843fc417d0_0 .var "imm", 31 0;
v0x7f843fc418e0_0 .net "inst_i", 31 0, v0x7f843fc44cb0_0;  alias, 1 drivers
v0x7f843fc41990_0 .net "mem_wd_i", 4 0, v0x7f843fc46050_0;  alias, 1 drivers
v0x7f843fc41a40_0 .net "mem_wdata_i", 31 0, v0x7f843fc462b0_0;  alias, 1 drivers
v0x7f843fc41af0_0 .net "mem_wreg_i", 0 0, v0x7f843fc463d0_0;  alias, 1 drivers
v0x7f843fc41b90_0 .var "offset_o", 31 0;
v0x7f843fc41c40_0 .var "op_o", 4 0;
v0x7f843fc41cf0_0 .net "opcode", 4 0, L_0x7f843fc61d60;  1 drivers
v0x7f843fc41da0_0 .net "pc_i", 31 0, v0x7f843fc44d40_0;  alias, 1 drivers
v0x7f843fc41f30_0 .net "rd", 4 0, L_0x7f843fc61e00;  1 drivers
v0x7f843fc41fc0_0 .var "reg1_addr_o", 4 0;
v0x7f843fc42070_0 .net "reg1_data_i", 31 0, v0x7f843fc4a0c0_0;  alias, 1 drivers
v0x7f843fc42120_0 .var "reg1_o", 31 0;
v0x7f843fc421d0_0 .var "reg1_read_o", 0 0;
v0x7f843fc42270_0 .var "reg2_addr_o", 4 0;
v0x7f843fc42320_0 .net "reg2_data_i", 31 0, v0x7f843fc4a170_0;  alias, 1 drivers
v0x7f843fc423d0_0 .var "reg2_o", 31 0;
v0x7f843fc42480_0 .var "reg2_read_o", 0 0;
v0x7f843fc42520_0 .net "rs1", 4 0, L_0x7f843fc61fc0;  1 drivers
v0x7f843fc425d0_0 .net "rs2", 4 0, L_0x7f843fc62060;  1 drivers
v0x7f843fc42680_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc42710_0 .net "valid", 0 0, L_0x7f843fc622d0;  1 drivers
v0x7f843fc427b0_0 .var "wd_o", 4 0;
v0x7f843fc42860_0 .var "wreg_o", 0 0;
E_0x7f843fc410a0/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc42480_0, v0x7f843fc3f640_0, v0x7f843fc3f490_0;
E_0x7f843fc410a0/1 .event edge, v0x7f843fc42270_0, v0x7f843fc3f520_0, v0x7f843fc41af0_0, v0x7f843fc41990_0;
E_0x7f843fc410a0/2 .event edge, v0x7f843fc41a40_0, v0x7f843fc42320_0, v0x7f843fc417d0_0;
E_0x7f843fc410a0 .event/or E_0x7f843fc410a0/0, E_0x7f843fc410a0/1, E_0x7f843fc410a0/2;
E_0x7f843fc41140/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc421d0_0, v0x7f843fc3f640_0, v0x7f843fc3f490_0;
E_0x7f843fc41140/1 .event edge, v0x7f843fc41fc0_0, v0x7f843fc3f520_0, v0x7f843fc41af0_0, v0x7f843fc41990_0;
E_0x7f843fc41140/2 .event edge, v0x7f843fc41a40_0, v0x7f843fc41cf0_0, v0x7f843fc41da0_0, v0x7f843fc42070_0;
E_0x7f843fc41140/3 .event edge, v0x7f843fc417d0_0;
E_0x7f843fc41140 .event/or E_0x7f843fc41140/0, E_0x7f843fc41140/1, E_0x7f843fc41140/2, E_0x7f843fc41140/3;
E_0x7f843fc411e0/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc42710_0, v0x7f843fc41cf0_0, v0x7f843fc42520_0;
E_0x7f843fc411e0/1 .event edge, v0x7f843fc41530_0, v0x7f843fc41f30_0, v0x7f843fc418e0_0, v0x7f843fc425d0_0;
E_0x7f843fc411e0/2 .event edge, v0x7f843fc41600_0, v0x7f843fc41da0_0;
E_0x7f843fc411e0 .event/or E_0x7f843fc411e0/0, E_0x7f843fc411e0/1, E_0x7f843fc411e0/2;
L_0x7f843fc61d60 .part v0x7f843fc44cb0_0, 2, 5;
L_0x7f843fc61e00 .part v0x7f843fc44cb0_0, 7, 5;
L_0x7f843fc61f20 .part v0x7f843fc44cb0_0, 12, 3;
L_0x7f843fc61fc0 .part v0x7f843fc44cb0_0, 15, 5;
L_0x7f843fc62060 .part v0x7f843fc44cb0_0, 20, 5;
L_0x7f843fc62130 .part v0x7f843fc44cb0_0, 30, 1;
L_0x7f843fc622d0 .part v0x7f843fc44cb0_0, 0, 1;
S_0x7f843fc42b40 .scope module, "id_ex0" "id_ex" 5 189, 10 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /INPUT 5 "id_op"
    .port_info 5 /INPUT 3 "id_fun3"
    .port_info 6 /INPUT 1 "id_fun7"
    .port_info 7 /INPUT 32 "id_reg1"
    .port_info 8 /INPUT 32 "id_reg2"
    .port_info 9 /INPUT 5 "id_wd"
    .port_info 10 /INPUT 1 "id_wreg"
    .port_info 11 /INPUT 32 "id_base"
    .port_info 12 /INPUT 32 "id_offset"
    .port_info 13 /OUTPUT 5 "ex_op"
    .port_info 14 /OUTPUT 3 "ex_fun3"
    .port_info 15 /OUTPUT 1 "ex_fun7"
    .port_info 16 /OUTPUT 32 "ex_reg1"
    .port_info 17 /OUTPUT 32 "ex_reg2"
    .port_info 18 /OUTPUT 5 "ex_wd"
    .port_info 19 /OUTPUT 1 "ex_wreg"
    .port_info 20 /OUTPUT 32 "ex_base"
    .port_info 21 /OUTPUT 32 "ex_offset"
v0x7f843fc42ef0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc42f80_0 .var "ex_base", 31 0;
v0x7f843fc43010_0 .var "ex_fun3", 2 0;
v0x7f843fc430e0_0 .var "ex_fun7", 0 0;
v0x7f843fc43190_0 .var "ex_offset", 31 0;
v0x7f843fc43260_0 .var "ex_op", 4 0;
v0x7f843fc43310_0 .var "ex_reg1", 31 0;
v0x7f843fc433c0_0 .var "ex_reg2", 31 0;
v0x7f843fc43470_0 .var "ex_wd", 4 0;
v0x7f843fc435a0_0 .var "ex_wreg", 0 0;
v0x7f843fc43630_0 .net "flush", 0 0, v0x7f843fc3dc10_0;  alias, 1 drivers
v0x7f843fc436c0_0 .net "id_base", 31 0, v0x7f843fc41230_0;  alias, 1 drivers
v0x7f843fc43770_0 .net "id_fun3", 2 0, v0x7f843fc41690_0;  alias, 1 drivers
v0x7f843fc43820_0 .net "id_fun7", 0 0, v0x7f843fc41720_0;  alias, 1 drivers
v0x7f843fc438d0_0 .net "id_offset", 31 0, v0x7f843fc41b90_0;  alias, 1 drivers
v0x7f843fc43980_0 .net "id_op", 4 0, v0x7f843fc41c40_0;  alias, 1 drivers
v0x7f843fc43a30_0 .net "id_reg1", 31 0, v0x7f843fc42120_0;  alias, 1 drivers
v0x7f843fc43be0_0 .net "id_reg2", 31 0, v0x7f843fc423d0_0;  alias, 1 drivers
v0x7f843fc43c70_0 .net "id_wd", 4 0, v0x7f843fc427b0_0;  alias, 1 drivers
v0x7f843fc43d00_0 .net "id_wreg", 0 0, v0x7f843fc42860_0;  alias, 1 drivers
v0x7f843fc43d90_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc43ea0_0 .net "stall", 5 0, v0x7f843fc3deb0_0;  alias, 1 drivers
S_0x7f843fc440d0 .scope module, "if0" "If" 5 120, 11 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 1 "done"
    .port_info 4 /OUTPUT 32 "pc_o"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 1 "stall_req"
v0x7f843fc44310_0 .net "done", 0 0, v0x7f843fc476a0_0;  alias, 1 drivers
v0x7f843fc443b0_0 .net "inst_i", 31 0, v0x7f843fc47750_0;  alias, 1 drivers
v0x7f843fc44460_0 .var "inst_o", 31 0;
v0x7f843fc44520_0 .net "pc_i", 31 0, v0x7f843fc49270_0;  alias, 1 drivers
v0x7f843fc445d0_0 .var "pc_o", 31 0;
v0x7f843fc446c0_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc44750_0 .var "stall_req", 0 0;
E_0x7f843fc442c0 .event edge, v0x7f843fc3de10_0, v0x7f843fc44520_0, v0x7f843fc443b0_0, v0x7f843fc44310_0;
S_0x7f843fc44880 .scope module, "if_id0" "if_id" 5 130, 12 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /INPUT 32 "if_pc"
    .port_info 5 /INPUT 32 "if_inst"
    .port_info 6 /OUTPUT 32 "id_pc"
    .port_info 7 /OUTPUT 32 "id_inst"
v0x7f843fc44af0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc44bd0_0 .net "flush", 0 0, v0x7f843fc3dc10_0;  alias, 1 drivers
v0x7f843fc44cb0_0 .var "id_inst", 31 0;
v0x7f843fc44d40_0 .var "id_pc", 31 0;
v0x7f843fc44df0_0 .net "if_inst", 31 0, v0x7f843fc44460_0;  alias, 1 drivers
v0x7f843fc44ec0_0 .net "if_pc", 31 0, v0x7f843fc445d0_0;  alias, 1 drivers
v0x7f843fc44f70_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc45000_0 .net "stall", 5 0, v0x7f843fc3deb0_0;  alias, 1 drivers
S_0x7f843fc45140 .scope module, "mem0" "mem" 5 267, 13 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "wdata_i"
    .port_info 2 /INPUT 5 "wd_i"
    .port_info 3 /INPUT 1 "wreg_i"
    .port_info 4 /INPUT 2 "mem_op_i"
    .port_info 5 /INPUT 32 "mem_addr_i"
    .port_info 6 /INPUT 32 "mem_data_i"
    .port_info 7 /INPUT 2 "mem_sel_i"
    .port_info 8 /INPUT 1 "mem_extend_i"
    .port_info 9 /INPUT 1 "done"
    .port_info 10 /INPUT 32 "get_data"
    .port_info 11 /OUTPUT 32 "wdata_o"
    .port_info 12 /OUTPUT 5 "wd_o"
    .port_info 13 /OUTPUT 1 "wreg_o"
    .port_info 14 /OUTPUT 2 "mem_op_o"
    .port_info 15 /OUTPUT 32 "mem_addr_o"
    .port_info 16 /OUTPUT 32 "mem_data_o"
    .port_info 17 /OUTPUT 2 "mem_sel_o"
    .port_info 18 /OUTPUT 1 "mem_extend_o"
    .port_info 19 /OUTPUT 1 "stall_req"
v0x7f843fc45610_0 .net "done", 0 0, v0x7f843fc47920_0;  alias, 1 drivers
v0x7f843fc456c0_0 .net "get_data", 31 0, v0x7f843fc47a80_0;  alias, 1 drivers
v0x7f843fc45760_0 .net "mem_addr_i", 31 0, v0x7f843fc40360_0;  alias, 1 drivers
v0x7f843fc45810_0 .var "mem_addr_o", 31 0;
v0x7f843fc458a0_0 .net "mem_data_i", 31 0, v0x7f843fc403f0_0;  alias, 1 drivers
v0x7f843fc45980_0 .var "mem_data_o", 31 0;
v0x7f843fc45a20_0 .net "mem_extend_i", 0 0, v0x7f843fc40480_0;  alias, 1 drivers
v0x7f843fc45ad0_0 .var "mem_extend_o", 0 0;
v0x7f843fc45b60_0 .net "mem_op_i", 1 0, v0x7f843fc40510_0;  alias, 1 drivers
v0x7f843fc45ca0_0 .var "mem_op_o", 1 0;
v0x7f843fc45d30_0 .net "mem_sel_i", 1 0, v0x7f843fc405a0_0;  alias, 1 drivers
v0x7f843fc45dc0_0 .var "mem_sel_o", 1 0;
v0x7f843fc45e60_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc45ef0_0 .var "stall_req", 0 0;
v0x7f843fc45fa0_0 .net "wd_i", 4 0, v0x7f843fc40640_0;  alias, 1 drivers
v0x7f843fc46050_0 .var "wd_o", 4 0;
v0x7f843fc46100_0 .net "wdata_i", 31 0, v0x7f843fc406f0_0;  alias, 1 drivers
v0x7f843fc462b0_0 .var "wdata_o", 31 0;
v0x7f843fc46340_0 .net "wreg_i", 0 0, v0x7f843fc407a0_0;  alias, 1 drivers
v0x7f843fc463d0_0 .var "wreg_o", 0 0;
E_0x7f843fc45570/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc407a0_0, v0x7f843fc40640_0, v0x7f843fc40510_0;
E_0x7f843fc45570/1 .event edge, v0x7f843fc40360_0, v0x7f843fc403f0_0, v0x7f843fc405a0_0, v0x7f843fc40480_0;
E_0x7f843fc45570/2 .event edge, v0x7f843fc406f0_0, v0x7f843fc456c0_0, v0x7f843fc45610_0;
E_0x7f843fc45570 .event/or E_0x7f843fc45570/0, E_0x7f843fc45570/1, E_0x7f843fc45570/2;
S_0x7f843fc465f0 .scope module, "mem_ctrl0" "mem_ctrl" 5 321, 14 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 2 "mem_op_i"
    .port_info 3 /INPUT 32 "mem_addr_i"
    .port_info 4 /INPUT 32 "mem_data_i"
    .port_info 5 /INPUT 2 "mem_sel_i"
    .port_info 6 /INPUT 1 "mem_extend_i"
    .port_info 7 /INPUT 32 "pc_i"
    .port_info 8 /INPUT 1 "restart"
    .port_info 9 /INPUT 8 "get_data_i"
    .port_info 10 /OUTPUT 1 "if_done"
    .port_info 11 /OUTPUT 32 "inst_o"
    .port_info 12 /OUTPUT 32 "mem_get_data_o"
    .port_info 13 /OUTPUT 1 "mem_done"
    .port_info 14 /OUTPUT 1 "rw_o"
    .port_info 15 /OUTPUT 32 "addr_o"
    .port_info 16 /OUTPUT 8 "data_o"
P_0x7f843fc46820 .param/l "STATE_IDLE" 1 14 49, +C4<00000000000000000000000000000000>;
P_0x7f843fc46860 .param/l "STATE_READ_1" 1 14 50, +C4<00000000000000000000000000000001>;
P_0x7f843fc468a0 .param/l "STATE_READ_2" 1 14 51, +C4<00000000000000000000000000000010>;
P_0x7f843fc468e0 .param/l "STATE_READ_3" 1 14 52, +C4<00000000000000000000000000000011>;
P_0x7f843fc46920 .param/l "STATE_READ_4" 1 14 53, +C4<00000000000000000000000000000100>;
P_0x7f843fc46960 .param/l "STATE_WRITE_1" 1 14 54, +C4<00000000000000000000000000000101>;
P_0x7f843fc469a0 .param/l "STATE_WRITE_2" 1 14 55, +C4<00000000000000000000000000000110>;
P_0x7f843fc469e0 .param/l "STATE_WRITE_3" 1 14 56, +C4<00000000000000000000000000000111>;
v0x7f843fc46f30_0 .var "addr_o", 31 0;
v0x7f843fc46ff0_0 .var "base", 31 0;
v0x7f843fc470a0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc47150_0 .var "data_0", 7 0;
v0x7f843fc471f0_0 .var "data_1", 7 0;
v0x7f843fc472e0_0 .var "data_2", 7 0;
v0x7f843fc47390_0 .var "data_3", 7 0;
v0x7f843fc47440_0 .var "data_o", 7 0;
v0x7f843fc474f0_0 .var "doing", 0 0;
v0x7f843fc47600_0 .net "get_data_i", 7 0, L_0x7f843fc69cb0;  alias, 1 drivers
v0x7f843fc476a0_0 .var "if_done", 0 0;
v0x7f843fc47750_0 .var "inst_o", 31 0;
v0x7f843fc477e0_0 .net "mem_addr_i", 31 0, v0x7f843fc45810_0;  alias, 1 drivers
v0x7f843fc47870_0 .net "mem_data_i", 31 0, v0x7f843fc45980_0;  alias, 1 drivers
v0x7f843fc47920_0 .var "mem_done", 0 0;
v0x7f843fc479d0_0 .net "mem_extend_i", 0 0, v0x7f843fc45ad0_0;  alias, 1 drivers
v0x7f843fc47a80_0 .var "mem_get_data_o", 31 0;
v0x7f843fc47c30_0 .net "mem_op_i", 1 0, v0x7f843fc45ca0_0;  alias, 1 drivers
v0x7f843fc47cc0_0 .net "mem_sel_i", 1 0, v0x7f843fc45dc0_0;  alias, 1 drivers
v0x7f843fc47d50_0 .var "nxt_state", 2 0;
v0x7f843fc47de0_0 .net "pc_i", 31 0, v0x7f843fc49270_0;  alias, 1 drivers
v0x7f843fc47e70_0 .net "restart", 0 0, v0x7f843fc49380_0;  alias, 1 drivers
v0x7f843fc47f00_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc48090_0 .var "rw_o", 0 0;
v0x7f843fc48120_0 .var "state", 2 0;
E_0x7f843fc46ef0/0 .event edge, v0x7f843fc48120_0, v0x7f843fc45ca0_0, v0x7f843fc45dc0_0, v0x7f843fc45810_0;
E_0x7f843fc46ef0/1 .event edge, v0x7f843fc45980_0, v0x7f843fc44520_0, v0x7f843fc47e70_0, v0x7f843fc474f0_0;
E_0x7f843fc46ef0/2 .event edge, v0x7f843fc46ff0_0, v0x7f843fc47600_0, v0x7f843fc47390_0, v0x7f843fc472e0_0;
E_0x7f843fc46ef0/3 .event edge, v0x7f843fc471f0_0, v0x7f843fc47150_0, v0x7f843fc45ad0_0;
E_0x7f843fc46ef0 .event/or E_0x7f843fc46ef0/0, E_0x7f843fc46ef0/1, E_0x7f843fc46ef0/2, E_0x7f843fc46ef0/3;
S_0x7f843fc48360 .scope module, "mem_wb0" "mem_wb" 5 295, 15 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "mem_wdata"
    .port_info 4 /INPUT 5 "mem_wd"
    .port_info 5 /INPUT 1 "mem_wreg"
    .port_info 6 /OUTPUT 32 "wb_wdata"
    .port_info 7 /OUTPUT 5 "wb_wd"
    .port_info 8 /OUTPUT 1 "wb_wreg"
v0x7f843fc46cc0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc48670_0 .net "mem_wd", 4 0, v0x7f843fc46050_0;  alias, 1 drivers
v0x7f843fc48700_0 .net "mem_wdata", 31 0, v0x7f843fc462b0_0;  alias, 1 drivers
v0x7f843fc487d0_0 .net "mem_wreg", 0 0, v0x7f843fc463d0_0;  alias, 1 drivers
v0x7f843fc488a0_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc48970_0 .net "stall", 5 0, v0x7f843fc3deb0_0;  alias, 1 drivers
v0x7f843fc48a80_0 .var "wb_wd", 4 0;
v0x7f843fc48b10_0 .var "wb_wdata", 31 0;
v0x7f843fc48ba0_0 .var "wb_wreg", 0 0;
S_0x7f843fc48d40 .scope module, "pc_reg0" "pc_reg" 5 107, 16 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "branch_addr_i"
    .port_info 4 /INPUT 1 "branch_taken_i"
    .port_info 5 /OUTPUT 32 "pc"
    .port_info 6 /OUTPUT 1 "ce"
    .port_info 7 /OUTPUT 1 "restart"
v0x7f843fc48fb0_0 .net "branch_addr_i", 31 0, v0x7f843fc3e790_0;  alias, 1 drivers
v0x7f843fc49080_0 .net "branch_taken_i", 0 0, v0x7f843fc3e840_0;  alias, 1 drivers
v0x7f843fc49150_0 .var "ce", 0 0;
v0x7f843fc491e0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc49270_0 .var "pc", 31 0;
v0x7f843fc49380_0 .var "restart", 0 0;
v0x7f843fc49410_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc494a0_0 .net "stall", 5 0, v0x7f843fc3deb0_0;  alias, 1 drivers
E_0x7f843fc48f60 .event posedge, v0x7f843fc3fc60_0;
S_0x7f843fc495d0 .scope module, "regfile1" "regfile" 5 173, 17 3 0, S_0x7f843fc3d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "rd_addr_0"
    .port_info 3 /INPUT 5 "rd_addr_1"
    .port_info 4 /INPUT 1 "re_0"
    .port_info 5 /INPUT 1 "re_1"
    .port_info 6 /OUTPUT 32 "rd_data_0"
    .port_info 7 /OUTPUT 32 "rd_data_1"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /INPUT 5 "wr_addr"
    .port_info 10 /INPUT 32 "wr_data"
v0x7f843fc49a70_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc49b10 .array "gpr", 31 0, 31 0;
v0x7f843fc49e70_0 .var/i "i", 31 0;
v0x7f843fc49f30_0 .net "rd_addr_0", 4 0, v0x7f843fc41fc0_0;  alias, 1 drivers
v0x7f843fc49ff0_0 .net "rd_addr_1", 4 0, v0x7f843fc42270_0;  alias, 1 drivers
v0x7f843fc4a0c0_0 .var "rd_data_0", 31 0;
v0x7f843fc4a170_0 .var "rd_data_1", 31 0;
v0x7f843fc4a220_0 .net "re_0", 0 0, v0x7f843fc421d0_0;  alias, 1 drivers
v0x7f843fc4a2d0_0 .net "re_1", 0 0, v0x7f843fc42480_0;  alias, 1 drivers
v0x7f843fc4a400_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc4a490_0 .net "we", 0 0, v0x7f843fc48ba0_0;  alias, 1 drivers
v0x7f843fc4a520_0 .net "wr_addr", 4 0, v0x7f843fc48a80_0;  alias, 1 drivers
v0x7f843fc4a5b0_0 .net "wr_data", 31 0, v0x7f843fc48b10_0;  alias, 1 drivers
E_0x7f843fc498f0/0 .event edge, v0x7f843fc3de10_0, v0x7f843fc421d0_0, v0x7f843fc48ba0_0, v0x7f843fc48a80_0;
v0x7f843fc49b10_0 .array/port v0x7f843fc49b10, 0;
v0x7f843fc49b10_1 .array/port v0x7f843fc49b10, 1;
E_0x7f843fc498f0/1 .event edge, v0x7f843fc41fc0_0, v0x7f843fc48b10_0, v0x7f843fc49b10_0, v0x7f843fc49b10_1;
v0x7f843fc49b10_2 .array/port v0x7f843fc49b10, 2;
v0x7f843fc49b10_3 .array/port v0x7f843fc49b10, 3;
v0x7f843fc49b10_4 .array/port v0x7f843fc49b10, 4;
v0x7f843fc49b10_5 .array/port v0x7f843fc49b10, 5;
E_0x7f843fc498f0/2 .event edge, v0x7f843fc49b10_2, v0x7f843fc49b10_3, v0x7f843fc49b10_4, v0x7f843fc49b10_5;
v0x7f843fc49b10_6 .array/port v0x7f843fc49b10, 6;
v0x7f843fc49b10_7 .array/port v0x7f843fc49b10, 7;
v0x7f843fc49b10_8 .array/port v0x7f843fc49b10, 8;
v0x7f843fc49b10_9 .array/port v0x7f843fc49b10, 9;
E_0x7f843fc498f0/3 .event edge, v0x7f843fc49b10_6, v0x7f843fc49b10_7, v0x7f843fc49b10_8, v0x7f843fc49b10_9;
v0x7f843fc49b10_10 .array/port v0x7f843fc49b10, 10;
v0x7f843fc49b10_11 .array/port v0x7f843fc49b10, 11;
v0x7f843fc49b10_12 .array/port v0x7f843fc49b10, 12;
v0x7f843fc49b10_13 .array/port v0x7f843fc49b10, 13;
E_0x7f843fc498f0/4 .event edge, v0x7f843fc49b10_10, v0x7f843fc49b10_11, v0x7f843fc49b10_12, v0x7f843fc49b10_13;
v0x7f843fc49b10_14 .array/port v0x7f843fc49b10, 14;
v0x7f843fc49b10_15 .array/port v0x7f843fc49b10, 15;
v0x7f843fc49b10_16 .array/port v0x7f843fc49b10, 16;
v0x7f843fc49b10_17 .array/port v0x7f843fc49b10, 17;
E_0x7f843fc498f0/5 .event edge, v0x7f843fc49b10_14, v0x7f843fc49b10_15, v0x7f843fc49b10_16, v0x7f843fc49b10_17;
v0x7f843fc49b10_18 .array/port v0x7f843fc49b10, 18;
v0x7f843fc49b10_19 .array/port v0x7f843fc49b10, 19;
v0x7f843fc49b10_20 .array/port v0x7f843fc49b10, 20;
v0x7f843fc49b10_21 .array/port v0x7f843fc49b10, 21;
E_0x7f843fc498f0/6 .event edge, v0x7f843fc49b10_18, v0x7f843fc49b10_19, v0x7f843fc49b10_20, v0x7f843fc49b10_21;
v0x7f843fc49b10_22 .array/port v0x7f843fc49b10, 22;
v0x7f843fc49b10_23 .array/port v0x7f843fc49b10, 23;
v0x7f843fc49b10_24 .array/port v0x7f843fc49b10, 24;
v0x7f843fc49b10_25 .array/port v0x7f843fc49b10, 25;
E_0x7f843fc498f0/7 .event edge, v0x7f843fc49b10_22, v0x7f843fc49b10_23, v0x7f843fc49b10_24, v0x7f843fc49b10_25;
v0x7f843fc49b10_26 .array/port v0x7f843fc49b10, 26;
v0x7f843fc49b10_27 .array/port v0x7f843fc49b10, 27;
v0x7f843fc49b10_28 .array/port v0x7f843fc49b10, 28;
v0x7f843fc49b10_29 .array/port v0x7f843fc49b10, 29;
E_0x7f843fc498f0/8 .event edge, v0x7f843fc49b10_26, v0x7f843fc49b10_27, v0x7f843fc49b10_28, v0x7f843fc49b10_29;
v0x7f843fc49b10_30 .array/port v0x7f843fc49b10, 30;
v0x7f843fc49b10_31 .array/port v0x7f843fc49b10, 31;
E_0x7f843fc498f0/9 .event edge, v0x7f843fc49b10_30, v0x7f843fc49b10_31, v0x7f843fc42480_0, v0x7f843fc42270_0;
E_0x7f843fc498f0 .event/or E_0x7f843fc498f0/0, E_0x7f843fc498f0/1, E_0x7f843fc498f0/2, E_0x7f843fc498f0/3, E_0x7f843fc498f0/4, E_0x7f843fc498f0/5, E_0x7f843fc498f0/6, E_0x7f843fc498f0/7, E_0x7f843fc498f0/8, E_0x7f843fc498f0/9;
S_0x7f843fc4df90 .scope module, "hci0" "hci" 4 110, 18 32 0, S_0x7f843fc3d100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /INPUT 32 "cpu_dbgreg_din"
P_0x7f8440001400 .param/l "BAUD_RATE" 0 18 36, +C4<00000000000000011100001000000000>;
P_0x7f8440001440 .param/l "DBG_UART_PARITY_ERR" 1 18 71, +C4<00000000000000000000000000000000>;
P_0x7f8440001480 .param/l "DBG_UNKNOWN_OPCODE" 1 18 72, +C4<00000000000000000000000000000001>;
P_0x7f84400014c0 .param/l "IO_IN_BUF_WIDTH" 1 18 108, +C4<00000000000000000000000000001010>;
P_0x7f8440001500 .param/l "OP_CPU_REG_RD" 1 18 59, C4<00000001>;
P_0x7f8440001540 .param/l "OP_CPU_REG_WR" 1 18 60, C4<00000010>;
P_0x7f8440001580 .param/l "OP_DBG_BRK" 1 18 61, C4<00000011>;
P_0x7f84400015c0 .param/l "OP_DBG_RUN" 1 18 62, C4<00000100>;
P_0x7f8440001600 .param/l "OP_DISABLE" 1 18 68, C4<00001011>;
P_0x7f8440001640 .param/l "OP_ECHO" 1 18 58, C4<00000000>;
P_0x7f8440001680 .param/l "OP_IO_IN" 1 18 63, C4<00000101>;
P_0x7f84400016c0 .param/l "OP_MEM_RD" 1 18 66, C4<00001001>;
P_0x7f8440001700 .param/l "OP_MEM_WR" 1 18 67, C4<00001010>;
P_0x7f8440001740 .param/l "OP_QUERY_DBG_BRK" 1 18 64, C4<00000111>;
P_0x7f8440001780 .param/l "OP_QUERY_ERR_CODE" 1 18 65, C4<00001000>;
P_0x7f84400017c0 .param/l "RAM_ADDR_WIDTH" 0 18 35, +C4<00000000000000000000000000010001>;
P_0x7f8440001800 .param/l "SYS_CLK_FREQ" 0 18 34, +C4<00000101111101011110000100000000>;
P_0x7f8440001840 .param/l "S_CPU_REG_RD_STG0" 1 18 81, C4<00110>;
P_0x7f8440001880 .param/l "S_CPU_REG_RD_STG1" 1 18 82, C4<00111>;
P_0x7f84400018c0 .param/l "S_DECODE" 1 18 76, C4<00001>;
P_0x7f8440001900 .param/l "S_DISABLE" 1 18 88, C4<10000>;
P_0x7f8440001940 .param/l "S_DISABLED" 1 18 75, C4<00000>;
P_0x7f8440001980 .param/l "S_ECHO_STG_0" 1 18 77, C4<00010>;
P_0x7f84400019c0 .param/l "S_ECHO_STG_1" 1 18 78, C4<00011>;
P_0x7f8440001a00 .param/l "S_IO_IN_STG_0" 1 18 79, C4<00100>;
P_0x7f8440001a40 .param/l "S_IO_IN_STG_1" 1 18 80, C4<00101>;
P_0x7f8440001a80 .param/l "S_MEM_RD_STG_0" 1 18 84, C4<01001>;
P_0x7f8440001ac0 .param/l "S_MEM_RD_STG_1" 1 18 85, C4<01010>;
P_0x7f8440001b00 .param/l "S_MEM_WR_STG_0" 1 18 86, C4<01011>;
P_0x7f8440001b40 .param/l "S_MEM_WR_STG_1" 1 18 87, C4<01100>;
P_0x7f8440001b80 .param/l "S_QUERY_ERR_CODE" 1 18 83, C4<01000>;
L_0x7f843fc68c10 .functor BUFZ 8, L_0x7f843fc66910, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1031693b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5ab40_0 .net/2u *"_s12", 31 0, L_0x1031693b0;  1 drivers
v0x7f843fc5ac00_0 .net *"_s14", 31 0, L_0x7f843fc64290;  1 drivers
L_0x103169908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5aca0_0 .net/2u *"_s18", 4 0, L_0x103169908;  1 drivers
v0x7f843fc5ad30_0 .net "active", 0 0, L_0x7f843fc64870;  alias, 1 drivers
v0x7f843fc5adc0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc5ae90_0 .net "cpu_dbgreg_din", 31 0, o0x10313d7e8;  alias, 0 drivers
v0x7f843fc5af30 .array "cpu_dbgreg_seg", 0 3;
v0x7f843fc5af30_0 .net v0x7f843fc5af30 0, 7 0, L_0x7f843fc641f0; 1 drivers
v0x7f843fc5af30_1 .net v0x7f843fc5af30 1, 7 0, L_0x7f843fc640d0; 1 drivers
v0x7f843fc5af30_2 .net v0x7f843fc5af30 2, 7 0, L_0x7f843fc64030; 1 drivers
v0x7f843fc5af30_3 .net v0x7f843fc5af30 3, 7 0, L_0x7f843fc63f90; 1 drivers
v0x7f843fc5b010_0 .var "d_addr", 16 0;
v0x7f843fc5b0c0_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7f843fc64390;  1 drivers
v0x7f843fc5b1f0_0 .var "d_decode_cnt", 2 0;
v0x7f843fc5b2a0_0 .var "d_err_code", 1 0;
v0x7f843fc5b350_0 .var "d_execute_cnt", 16 0;
v0x7f843fc5b400_0 .var "d_io_in_wr_data", 7 0;
v0x7f843fc5b4b0_0 .var "d_io_in_wr_en", 0 0;
v0x7f843fc5b550_0 .var "d_state", 4 0;
v0x7f843fc5b600_0 .var "d_tx_data", 7 0;
v0x7f843fc5b6b0_0 .var "d_wr_en", 0 0;
v0x7f843fc5b840_0 .net "io_din", 7 0, L_0x7f843fc692a0;  alias, 1 drivers
v0x7f843fc5b8d0_0 .var "io_dout", 7 0;
v0x7f843fc5b970_0 .net "io_en", 0 0, L_0x7f843fc69010;  alias, 1 drivers
v0x7f843fc5ba10_0 .net "io_in_empty", 0 0, L_0x7f843fc63e80;  1 drivers
v0x7f843fc5bac0_0 .net "io_in_full", 0 0, L_0x7f843fc63e10;  1 drivers
v0x7f843fc5bb50_0 .net "io_in_rd_data", 7 0, L_0x7f843fc63940;  1 drivers
v0x7f843fc5bbe0_0 .var "io_in_rd_en", 0 0;
v0x7f843fc5bc70_0 .net "io_sel", 2 0, L_0x7f843fc68d00;  alias, 1 drivers
v0x7f843fc5bd00_0 .net "io_wr", 0 0, L_0x7f843fc691b0;  alias, 1 drivers
v0x7f843fc5bd90_0 .net "parity_err", 0 0, L_0x7f843fc644b0;  1 drivers
v0x7f843fc5be20_0 .var "q_addr", 16 0;
v0x7f843fc5bec0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7f843fc5bf70_0 .var "q_decode_cnt", 2 0;
v0x7f843fc5c020_0 .var "q_err_code", 1 0;
v0x7f843fc5c0d0_0 .var "q_execute_cnt", 16 0;
v0x7f843fc5c180_0 .var "q_io_en", 0 0;
v0x7f843fc5b750_0 .var "q_io_in_wr_data", 7 0;
v0x7f843fc5c410_0 .var "q_io_in_wr_en", 0 0;
v0x7f843fc5c4a0_0 .var "q_state", 4 0;
v0x7f843fc5c530_0 .var "q_tx_data", 7 0;
v0x7f843fc5c600_0 .var "q_wr_en", 0 0;
v0x7f843fc5c6d0_0 .net "ram_a", 16 0, v0x7f843fc5be20_0;  alias, 1 drivers
v0x7f843fc5c760_0 .net "ram_din", 7 0, L_0x7f843fc69980;  alias, 1 drivers
v0x7f843fc5c810_0 .net "ram_dout", 7 0, L_0x7f843fc68c10;  alias, 1 drivers
v0x7f843fc5c8c0_0 .var "ram_wr", 0 0;
v0x7f843fc5c960_0 .net "rd_data", 7 0, L_0x7f843fc66910;  1 drivers
v0x7f843fc5ca40_0 .var "rd_en", 0 0;
v0x7f843fc5cb10_0 .net "rst", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc5cba0_0 .net "rx", 0 0, o0x10313bcb8;  alias, 0 drivers
v0x7f843fc5cc70_0 .net "rx_empty", 0 0, L_0x7f843fc66e10;  1 drivers
v0x7f843fc5cd40_0 .net "tx", 0 0, L_0x7f843fc65110;  alias, 1 drivers
v0x7f843fc5ce10_0 .net "tx_full", 0 0, L_0x7f843fc68860;  1 drivers
E_0x7f843fc4b530/0 .event edge, v0x7f843fc5c4a0_0, v0x7f843fc5bf70_0, v0x7f843fc5c0d0_0, v0x7f843fc5be20_0;
E_0x7f843fc4b530/1 .event edge, v0x7f843fc5c020_0, v0x7f843fc59e70_0, v0x7f843fc5c180_0, v0x7f843fc5b970_0;
E_0x7f843fc4b530/2 .event edge, v0x7f843fc5bd00_0, v0x7f843fc5bc70_0, v0x7f843fc59310_0, v0x7f843fc5b840_0;
E_0x7f843fc4b530/3 .event edge, v0x7f843fc50450_0, v0x7f843fc556c0_0, v0x7f843fc504f0_0, v0x7f843fc55c50_0;
E_0x7f843fc4b530/4 .event edge, v0x7f843fc5b350_0, v0x7f843fc5af30_0, v0x7f843fc5af30_1, v0x7f843fc5af30_2;
E_0x7f843fc4b530/5 .event edge, v0x7f843fc5af30_3, v0x7f843fc5c760_0;
E_0x7f843fc4b530 .event/or E_0x7f843fc4b530/0, E_0x7f843fc4b530/1, E_0x7f843fc4b530/2, E_0x7f843fc4b530/3, E_0x7f843fc4b530/4, E_0x7f843fc4b530/5;
E_0x7f843fc497b0/0 .event edge, v0x7f843fc5b970_0, v0x7f843fc5bd00_0, v0x7f843fc5bc70_0, v0x7f843fc509e0_0;
E_0x7f843fc497b0/1 .event edge, v0x7f843fc5bec0_0;
E_0x7f843fc497b0 .event/or E_0x7f843fc497b0/0, E_0x7f843fc497b0/1;
L_0x7f843fc63f90 .part o0x10313d7e8, 24, 8;
L_0x7f843fc64030 .part o0x10313d7e8, 16, 8;
L_0x7f843fc640d0 .part o0x10313d7e8, 8, 8;
L_0x7f843fc641f0 .part o0x10313d7e8, 0, 8;
L_0x7f843fc64290 .arith/sum 32, v0x7f843fc5bec0_0, L_0x1031693b0;
L_0x7f843fc64390 .functor MUXZ 32, L_0x7f843fc64290, v0x7f843fc5bec0_0, L_0x7f843fc64870, C4<>;
L_0x7f843fc64870 .cmp/ne 5, v0x7f843fc5c4a0_0, L_0x103169908;
S_0x7f843fc4eb90 .scope module, "io_in_fifo" "fifo" 18 119, 19 27 0, S_0x7f843fc4df90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7f843fc4ed40 .param/l "ADDR_BITS" 0 19 30, +C4<00000000000000000000000000001010>;
P_0x7f843fc4ed80 .param/l "DATA_BITS" 0 19 29, +C4<00000000000000000000000000001000>;
L_0x7f843fc62410 .functor AND 1, v0x7f843fc5bbe0_0, L_0x7f843fc62370, C4<1>, C4<1>;
L_0x7f843fc625c0 .functor AND 1, v0x7f843fc5c410_0, L_0x7f843fc62520, C4<1>, C4<1>;
L_0x7f843fc63040 .functor AND 1, v0x7f843fc50630_0, L_0x7f843fc62f20, C4<1>, C4<1>;
L_0x7f843fc63330 .functor AND 1, L_0x7f843fc63290, L_0x7f843fc62410, C4<1>, C4<1>;
L_0x7f843fc633e0 .functor OR 1, L_0x7f843fc63040, L_0x7f843fc63330, C4<0>, C4<0>;
L_0x7f843fc636b0 .functor AND 1, v0x7f843fc4fb20_0, L_0x7f843fc63520, C4<1>, C4<1>;
L_0x7f843fc63640 .functor AND 1, L_0x7f843fc638a0, L_0x7f843fc625c0, C4<1>, C4<1>;
L_0x7f843fc63a00 .functor OR 1, L_0x7f843fc636b0, L_0x7f843fc63640, C4<0>, C4<0>;
L_0x7f843fc63940 .functor BUFZ 8, L_0x7f843fc63af0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f843fc63e10 .functor BUFZ 1, v0x7f843fc4fb20_0, C4<0>, C4<0>, C4<0>;
L_0x7f843fc63e80 .functor BUFZ 1, v0x7f843fc50630_0, C4<0>, C4<0>, C4<0>;
v0x7f843fc4efc0_0 .net *"_s1", 0 0, L_0x7f843fc62370;  1 drivers
v0x7f843fc4f070_0 .net *"_s10", 9 0, L_0x7f843fc62770;  1 drivers
v0x7f843fc4f110_0 .net *"_s14", 7 0, L_0x7f843fc629d0;  1 drivers
v0x7f843fc4f1a0_0 .net *"_s16", 11 0, L_0x7f843fc62a70;  1 drivers
L_0x103169290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc4f230_0 .net *"_s19", 1 0, L_0x103169290;  1 drivers
L_0x1031692d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc4f300_0 .net/2u *"_s22", 9 0, L_0x1031692d8;  1 drivers
v0x7f843fc4f3b0_0 .net *"_s24", 9 0, L_0x7f843fc62cb0;  1 drivers
v0x7f843fc4f460_0 .net *"_s31", 0 0, L_0x7f843fc62f20;  1 drivers
v0x7f843fc4f500_0 .net *"_s32", 0 0, L_0x7f843fc63040;  1 drivers
v0x7f843fc4f610_0 .net *"_s34", 9 0, L_0x7f843fc63110;  1 drivers
v0x7f843fc4f6b0_0 .net *"_s36", 0 0, L_0x7f843fc63290;  1 drivers
v0x7f843fc4f750_0 .net *"_s38", 0 0, L_0x7f843fc63330;  1 drivers
v0x7f843fc4f7f0_0 .net *"_s43", 0 0, L_0x7f843fc63520;  1 drivers
v0x7f843fc4f890_0 .net *"_s44", 0 0, L_0x7f843fc636b0;  1 drivers
v0x7f843fc4f930_0 .net *"_s46", 9 0, L_0x7f843fc63720;  1 drivers
v0x7f843fc4f9e0_0 .net *"_s48", 0 0, L_0x7f843fc638a0;  1 drivers
v0x7f843fc4fa80_0 .net *"_s5", 0 0, L_0x7f843fc62520;  1 drivers
v0x7f843fc4fc10_0 .net *"_s50", 0 0, L_0x7f843fc63640;  1 drivers
v0x7f843fc4fca0_0 .net *"_s54", 7 0, L_0x7f843fc63af0;  1 drivers
v0x7f843fc4fd30_0 .net *"_s56", 11 0, L_0x7f843fc63b90;  1 drivers
L_0x103169368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc4fde0_0 .net *"_s59", 1 0, L_0x103169368;  1 drivers
L_0x103169248 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc4fe90_0 .net/2u *"_s8", 9 0, L_0x103169248;  1 drivers
L_0x103169320 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc4ff40_0 .net "addr_bits_wide_1", 9 0, L_0x103169320;  1 drivers
v0x7f843fc4fff0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc50180_0 .net "d_data", 7 0, L_0x7f843fc62b90;  1 drivers
v0x7f843fc50210_0 .net "d_empty", 0 0, L_0x7f843fc633e0;  1 drivers
v0x7f843fc502a0_0 .net "d_full", 0 0, L_0x7f843fc63a00;  1 drivers
v0x7f843fc50330_0 .net "d_rd_ptr", 9 0, L_0x7f843fc62db0;  1 drivers
v0x7f843fc503c0_0 .net "d_wr_ptr", 9 0, L_0x7f843fc62870;  1 drivers
v0x7f843fc50450_0 .net "empty", 0 0, L_0x7f843fc63e80;  alias, 1 drivers
v0x7f843fc504f0_0 .net "full", 0 0, L_0x7f843fc63e10;  alias, 1 drivers
v0x7f843fc50590 .array "q_data_array", 0 1023, 7 0;
v0x7f843fc50630_0 .var "q_empty", 0 0;
v0x7f843fc4fb20_0 .var "q_full", 0 0;
v0x7f843fc508c0_0 .var "q_rd_ptr", 9 0;
v0x7f843fc50950_0 .var "q_wr_ptr", 9 0;
v0x7f843fc509e0_0 .net "rd_data", 7 0, L_0x7f843fc63940;  alias, 1 drivers
v0x7f843fc50a80_0 .net "rd_en", 0 0, v0x7f843fc5bbe0_0;  1 drivers
v0x7f843fc50b20_0 .net "rd_en_prot", 0 0, L_0x7f843fc62410;  1 drivers
v0x7f843fc50bc0_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc50c50_0 .net "wr_data", 7 0, v0x7f843fc5b750_0;  1 drivers
v0x7f843fc50d00_0 .net "wr_en", 0 0, v0x7f843fc5c410_0;  1 drivers
v0x7f843fc50da0_0 .net "wr_en_prot", 0 0, L_0x7f843fc625c0;  1 drivers
L_0x7f843fc62370 .reduce/nor v0x7f843fc50630_0;
L_0x7f843fc62520 .reduce/nor v0x7f843fc4fb20_0;
L_0x7f843fc62770 .arith/sum 10, v0x7f843fc50950_0, L_0x103169248;
L_0x7f843fc62870 .functor MUXZ 10, v0x7f843fc50950_0, L_0x7f843fc62770, L_0x7f843fc625c0, C4<>;
L_0x7f843fc629d0 .array/port v0x7f843fc50590, L_0x7f843fc62a70;
L_0x7f843fc62a70 .concat [ 10 2 0 0], v0x7f843fc50950_0, L_0x103169290;
L_0x7f843fc62b90 .functor MUXZ 8, L_0x7f843fc629d0, v0x7f843fc5b750_0, L_0x7f843fc625c0, C4<>;
L_0x7f843fc62cb0 .arith/sum 10, v0x7f843fc508c0_0, L_0x1031692d8;
L_0x7f843fc62db0 .functor MUXZ 10, v0x7f843fc508c0_0, L_0x7f843fc62cb0, L_0x7f843fc62410, C4<>;
L_0x7f843fc62f20 .reduce/nor L_0x7f843fc625c0;
L_0x7f843fc63110 .arith/sub 10, v0x7f843fc50950_0, v0x7f843fc508c0_0;
L_0x7f843fc63290 .cmp/eq 10, L_0x7f843fc63110, L_0x103169320;
L_0x7f843fc63520 .reduce/nor L_0x7f843fc62410;
L_0x7f843fc63720 .arith/sub 10, v0x7f843fc508c0_0, v0x7f843fc50950_0;
L_0x7f843fc638a0 .cmp/eq 10, L_0x7f843fc63720, L_0x103169320;
L_0x7f843fc63af0 .array/port v0x7f843fc50590, L_0x7f843fc63b90;
L_0x7f843fc63b90 .concat [ 10 2 0 0], v0x7f843fc508c0_0, L_0x103169368;
S_0x7f843fc50f00 .scope module, "uart_blk" "uart" 18 182, 20 31 0, S_0x7f843fc4df90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7f843fc51060 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 20 53, +C4<00000000000000000000000000010000>;
P_0x7f843fc510a0 .param/l "BAUD_RATE" 0 20 34, +C4<00000000000000011100001000000000>;
P_0x7f843fc510e0 .param/l "DATA_BITS" 0 20 35, +C4<00000000000000000000000000001000>;
P_0x7f843fc51120 .param/l "PARITY_MODE" 0 20 37, +C4<00000000000000000000000000000001>;
P_0x7f843fc51160 .param/l "STOP_BITS" 0 20 36, +C4<00000000000000000000000000000001>;
P_0x7f843fc511a0 .param/l "SYS_CLK_FREQ" 0 20 33, +C4<00000101111101011110000100000000>;
L_0x7f843fc644b0 .functor BUFZ 1, v0x7f843fc59f00_0, C4<0>, C4<0>, C4<0>;
L_0x7f843fc64560 .functor OR 1, v0x7f843fc59f00_0, v0x7f843fc53910_0, C4<0>, C4<0>;
L_0x7f843fc65270 .functor NOT 1, L_0x7f843fc688d0, C4<0>, C4<0>, C4<0>;
v0x7f843fc59ca0_0 .net "baud_clk_tick", 0 0, L_0x7f843fc64de0;  1 drivers
v0x7f843fc59d40_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc59de0_0 .net "d_rx_parity_err", 0 0, L_0x7f843fc64560;  1 drivers
v0x7f843fc59e70_0 .net "parity_err", 0 0, L_0x7f843fc644b0;  alias, 1 drivers
v0x7f843fc59f00_0 .var "q_rx_parity_err", 0 0;
v0x7f843fc59fd0_0 .net "rd_en", 0 0, v0x7f843fc5ca40_0;  1 drivers
v0x7f843fc5a060_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc5a0f0_0 .net "rx", 0 0, o0x10313bcb8;  alias, 0 drivers
v0x7f843fc5a1a0_0 .net "rx_data", 7 0, L_0x7f843fc66910;  alias, 1 drivers
v0x7f843fc5a2d0_0 .net "rx_done_tick", 0 0, v0x7f843fc537c0_0;  1 drivers
v0x7f843fc5a360_0 .net "rx_empty", 0 0, L_0x7f843fc66e10;  alias, 1 drivers
v0x7f843fc5a3f0_0 .net "rx_fifo_wr_data", 7 0, v0x7f843fc53670_0;  1 drivers
v0x7f843fc5a4c0_0 .net "rx_parity_err", 0 0, v0x7f843fc53910_0;  1 drivers
v0x7f843fc5a550_0 .net "tx", 0 0, L_0x7f843fc65110;  alias, 1 drivers
v0x7f843fc5a600_0 .net "tx_data", 7 0, v0x7f843fc5c530_0;  1 drivers
v0x7f843fc5a6b0_0 .net "tx_done_tick", 0 0, v0x7f843fc57560_0;  1 drivers
v0x7f843fc5a780_0 .net "tx_fifo_empty", 0 0, L_0x7f843fc688d0;  1 drivers
v0x7f843fc5a910_0 .net "tx_fifo_rd_data", 7 0, L_0x7f843fc68410;  1 drivers
v0x7f843fc5a9a0_0 .net "tx_full", 0 0, L_0x7f843fc68860;  alias, 1 drivers
v0x7f843fc5aa30_0 .net "wr_en", 0 0, v0x7f843fc5c600_0;  1 drivers
S_0x7f843fc515b0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 20 83, 21 29 0, S_0x7f843fc50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7f843fc51760 .param/l "BAUD" 0 21 32, +C4<00000000000000011100001000000000>;
P_0x7f843fc517a0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 21 33, +C4<00000000000000000000000000010000>;
P_0x7f843fc517e0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 21 41, C4<0000000000110110>;
P_0x7f843fc51820 .param/l "SYS_CLK_FREQ" 0 21 31, +C4<00000101111101011110000100000000>;
v0x7f843fc51a40_0 .net *"_s0", 31 0, L_0x7f843fc64610;  1 drivers
L_0x1031694d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc51b00_0 .net/2u *"_s10", 15 0, L_0x1031694d0;  1 drivers
v0x7f843fc51ba0_0 .net *"_s12", 15 0, L_0x7f843fc64970;  1 drivers
v0x7f843fc51c30_0 .net *"_s16", 31 0, L_0x7f843fc64bb0;  1 drivers
L_0x103169518 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc51cc0_0 .net *"_s19", 15 0, L_0x103169518;  1 drivers
L_0x103169560 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7f843fc51d90_0 .net/2u *"_s20", 31 0, L_0x103169560;  1 drivers
v0x7f843fc51e40_0 .net *"_s22", 0 0, L_0x7f843fc64cc0;  1 drivers
L_0x1031695a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f843fc51ee0_0 .net/2u *"_s24", 0 0, L_0x1031695a8;  1 drivers
L_0x1031695f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f843fc51f90_0 .net/2u *"_s26", 0 0, L_0x1031695f0;  1 drivers
L_0x1031693f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc520a0_0 .net *"_s3", 15 0, L_0x1031693f8;  1 drivers
L_0x103169440 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7f843fc52150_0 .net/2u *"_s4", 31 0, L_0x103169440;  1 drivers
v0x7f843fc52200_0 .net *"_s6", 0 0, L_0x7f843fc64730;  1 drivers
L_0x103169488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc522a0_0 .net/2u *"_s8", 15 0, L_0x103169488;  1 drivers
v0x7f843fc52350_0 .net "baud_clk_tick", 0 0, L_0x7f843fc64de0;  alias, 1 drivers
v0x7f843fc523f0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc52480_0 .net "d_cnt", 15 0, L_0x7f843fc64a50;  1 drivers
v0x7f843fc52530_0 .var "q_cnt", 15 0;
v0x7f843fc526c0_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
L_0x7f843fc64610 .concat [ 16 16 0 0], v0x7f843fc52530_0, L_0x1031693f8;
L_0x7f843fc64730 .cmp/eq 32, L_0x7f843fc64610, L_0x103169440;
L_0x7f843fc64970 .arith/sum 16, v0x7f843fc52530_0, L_0x1031694d0;
L_0x7f843fc64a50 .functor MUXZ 16, L_0x7f843fc64970, L_0x103169488, L_0x7f843fc64730, C4<>;
L_0x7f843fc64bb0 .concat [ 16 16 0 0], v0x7f843fc52530_0, L_0x103169518;
L_0x7f843fc64cc0 .cmp/eq 32, L_0x7f843fc64bb0, L_0x103169560;
L_0x7f843fc64de0 .functor MUXZ 1, L_0x1031695f0, L_0x1031695a8, L_0x7f843fc64cc0, C4<>;
S_0x7f843fc52780 .scope module, "uart_rx_blk" "uart_rx" 20 94, 22 28 0, S_0x7f843fc50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7f843fc528e0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 22 33, +C4<00000000000000000000000000010000>;
P_0x7f843fc52920 .param/l "DATA_BITS" 0 22 30, +C4<00000000000000000000000000001000>;
P_0x7f843fc52960 .param/l "PARITY_MODE" 0 22 32, +C4<00000000000000000000000000000001>;
P_0x7f843fc529a0 .param/l "STOP_BITS" 0 22 31, +C4<00000000000000000000000000000001>;
P_0x7f843fc529e0 .param/l "STOP_OVERSAMPLE_TICKS" 1 22 45, C4<010000>;
P_0x7f843fc52a20 .param/l "S_DATA" 1 22 50, C4<00100>;
P_0x7f843fc52a60 .param/l "S_IDLE" 1 22 48, C4<00001>;
P_0x7f843fc52aa0 .param/l "S_PARITY" 1 22 51, C4<01000>;
P_0x7f843fc52ae0 .param/l "S_START" 1 22 49, C4<00010>;
P_0x7f843fc52b20 .param/l "S_STOP" 1 22 52, C4<10000>;
v0x7f843fc52ff0_0 .net "baud_clk_tick", 0 0, L_0x7f843fc64de0;  alias, 1 drivers
v0x7f843fc53090_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc53120_0 .var "d_data", 7 0;
v0x7f843fc531d0_0 .var "d_data_bit_idx", 2 0;
v0x7f843fc53280_0 .var "d_done_tick", 0 0;
v0x7f843fc53360_0 .var "d_oversample_tick_cnt", 3 0;
v0x7f843fc53410_0 .var "d_parity_err", 0 0;
v0x7f843fc534b0_0 .var "d_state", 4 0;
v0x7f843fc53560_0 .net "parity_err", 0 0, v0x7f843fc53910_0;  alias, 1 drivers
v0x7f843fc53670_0 .var "q_data", 7 0;
v0x7f843fc53710_0 .var "q_data_bit_idx", 2 0;
v0x7f843fc537c0_0 .var "q_done_tick", 0 0;
v0x7f843fc53860_0 .var "q_oversample_tick_cnt", 3 0;
v0x7f843fc53910_0 .var "q_parity_err", 0 0;
v0x7f843fc539b0_0 .var "q_rx", 0 0;
v0x7f843fc53a50_0 .var "q_state", 4 0;
v0x7f843fc53b00_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc53c90_0 .net "rx", 0 0, o0x10313bcb8;  alias, 0 drivers
v0x7f843fc53d20_0 .net "rx_data", 7 0, v0x7f843fc53670_0;  alias, 1 drivers
v0x7f843fc53db0_0 .net "rx_done_tick", 0 0, v0x7f843fc537c0_0;  alias, 1 drivers
E_0x7f843fc52f80/0 .event edge, v0x7f843fc53a50_0, v0x7f843fc53670_0, v0x7f843fc53710_0, v0x7f843fc52350_0;
E_0x7f843fc52f80/1 .event edge, v0x7f843fc53860_0, v0x7f843fc539b0_0;
E_0x7f843fc52f80 .event/or E_0x7f843fc52f80/0, E_0x7f843fc52f80/1;
S_0x7f843fc53ef0 .scope module, "uart_rx_fifo" "fifo" 20 122, 19 27 0, S_0x7f843fc50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7f843fc54050 .param/l "ADDR_BITS" 0 19 30, +C4<00000000000000000000000000000011>;
P_0x7f843fc54090 .param/l "DATA_BITS" 0 19 29, +C4<00000000000000000000000000001000>;
L_0x7f843fc653e0 .functor AND 1, v0x7f843fc5ca40_0, L_0x7f843fc65320, C4<1>, C4<1>;
L_0x7f843fc65590 .functor AND 1, v0x7f843fc537c0_0, L_0x7f843fc654d0, C4<1>, C4<1>;
L_0x7f843fc66030 .functor AND 1, v0x7f843fc558a0_0, L_0x7f843fc65f10, C4<1>, C4<1>;
L_0x7f843fc66320 .functor AND 1, L_0x7f843fc66280, L_0x7f843fc653e0, C4<1>, C4<1>;
L_0x7f843fc663d0 .functor OR 1, L_0x7f843fc66030, L_0x7f843fc66320, C4<0>, C4<0>;
L_0x7f843fc66680 .functor AND 1, v0x7f843fc54e10_0, L_0x7f843fc664f0, C4<1>, C4<1>;
L_0x7f843fc66610 .functor AND 1, L_0x7f843fc66870, L_0x7f843fc65590, C4<1>, C4<1>;
L_0x7f843fc669d0 .functor OR 1, L_0x7f843fc66680, L_0x7f843fc66610, C4<0>, C4<0>;
L_0x7f843fc66910 .functor BUFZ 8, L_0x7f843fc66ac0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f843fc66da0 .functor BUFZ 1, v0x7f843fc54e10_0, C4<0>, C4<0>, C4<0>;
L_0x7f843fc66e10 .functor BUFZ 1, v0x7f843fc558a0_0, C4<0>, C4<0>, C4<0>;
v0x7f843fc542d0_0 .net *"_s1", 0 0, L_0x7f843fc65320;  1 drivers
v0x7f843fc54360_0 .net *"_s10", 2 0, L_0x7f843fc656c0;  1 drivers
v0x7f843fc54400_0 .net *"_s14", 7 0, L_0x7f843fc65960;  1 drivers
v0x7f843fc54490_0 .net *"_s16", 4 0, L_0x7f843fc65a30;  1 drivers
L_0x103169680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc54520_0 .net *"_s19", 1 0, L_0x103169680;  1 drivers
L_0x1031696c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc545f0_0 .net/2u *"_s22", 2 0, L_0x1031696c8;  1 drivers
v0x7f843fc546a0_0 .net *"_s24", 2 0, L_0x7f843fc65cf0;  1 drivers
v0x7f843fc54750_0 .net *"_s31", 0 0, L_0x7f843fc65f10;  1 drivers
v0x7f843fc547f0_0 .net *"_s32", 0 0, L_0x7f843fc66030;  1 drivers
v0x7f843fc54900_0 .net *"_s34", 2 0, L_0x7f843fc66100;  1 drivers
v0x7f843fc549a0_0 .net *"_s36", 0 0, L_0x7f843fc66280;  1 drivers
v0x7f843fc54a40_0 .net *"_s38", 0 0, L_0x7f843fc66320;  1 drivers
v0x7f843fc54ae0_0 .net *"_s43", 0 0, L_0x7f843fc664f0;  1 drivers
v0x7f843fc54b80_0 .net *"_s44", 0 0, L_0x7f843fc66680;  1 drivers
v0x7f843fc54c20_0 .net *"_s46", 2 0, L_0x7f843fc666f0;  1 drivers
v0x7f843fc54cd0_0 .net *"_s48", 0 0, L_0x7f843fc66870;  1 drivers
v0x7f843fc54d70_0 .net *"_s5", 0 0, L_0x7f843fc654d0;  1 drivers
v0x7f843fc54f00_0 .net *"_s50", 0 0, L_0x7f843fc66610;  1 drivers
v0x7f843fc54f90_0 .net *"_s54", 7 0, L_0x7f843fc66ac0;  1 drivers
v0x7f843fc55020_0 .net *"_s56", 4 0, L_0x7f843fc66b60;  1 drivers
L_0x103169758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc550d0_0 .net *"_s59", 1 0, L_0x103169758;  1 drivers
L_0x103169638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc55180_0 .net/2u *"_s8", 2 0, L_0x103169638;  1 drivers
L_0x103169710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc55230_0 .net "addr_bits_wide_1", 2 0, L_0x103169710;  1 drivers
v0x7f843fc552e0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc55370_0 .net "d_data", 7 0, L_0x7f843fc65b50;  1 drivers
v0x7f843fc55420_0 .net "d_empty", 0 0, L_0x7f843fc663d0;  1 drivers
v0x7f843fc554c0_0 .net "d_full", 0 0, L_0x7f843fc669d0;  1 drivers
v0x7f843fc55560_0 .net "d_rd_ptr", 2 0, L_0x7f843fc65df0;  1 drivers
v0x7f843fc55610_0 .net "d_wr_ptr", 2 0, L_0x7f843fc657e0;  1 drivers
v0x7f843fc556c0_0 .net "empty", 0 0, L_0x7f843fc66e10;  alias, 1 drivers
v0x7f843fc55760_0 .net "full", 0 0, L_0x7f843fc66da0;  1 drivers
v0x7f843fc55800 .array "q_data_array", 0 7, 7 0;
v0x7f843fc558a0_0 .var "q_empty", 0 0;
v0x7f843fc54e10_0 .var "q_full", 0 0;
v0x7f843fc55b30_0 .var "q_rd_ptr", 2 0;
v0x7f843fc55bc0_0 .var "q_wr_ptr", 2 0;
v0x7f843fc55c50_0 .net "rd_data", 7 0, L_0x7f843fc66910;  alias, 1 drivers
v0x7f843fc55cf0_0 .net "rd_en", 0 0, v0x7f843fc5ca40_0;  alias, 1 drivers
v0x7f843fc55d90_0 .net "rd_en_prot", 0 0, L_0x7f843fc653e0;  1 drivers
v0x7f843fc55e30_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc47f90_0 .net "wr_data", 7 0, v0x7f843fc53670_0;  alias, 1 drivers
v0x7f843fc560c0_0 .net "wr_en", 0 0, v0x7f843fc537c0_0;  alias, 1 drivers
v0x7f843fc56150_0 .net "wr_en_prot", 0 0, L_0x7f843fc65590;  1 drivers
L_0x7f843fc65320 .reduce/nor v0x7f843fc558a0_0;
L_0x7f843fc654d0 .reduce/nor v0x7f843fc54e10_0;
L_0x7f843fc656c0 .arith/sum 3, v0x7f843fc55bc0_0, L_0x103169638;
L_0x7f843fc657e0 .functor MUXZ 3, v0x7f843fc55bc0_0, L_0x7f843fc656c0, L_0x7f843fc65590, C4<>;
L_0x7f843fc65960 .array/port v0x7f843fc55800, L_0x7f843fc65a30;
L_0x7f843fc65a30 .concat [ 3 2 0 0], v0x7f843fc55bc0_0, L_0x103169680;
L_0x7f843fc65b50 .functor MUXZ 8, L_0x7f843fc65960, v0x7f843fc53670_0, L_0x7f843fc65590, C4<>;
L_0x7f843fc65cf0 .arith/sum 3, v0x7f843fc55b30_0, L_0x1031696c8;
L_0x7f843fc65df0 .functor MUXZ 3, v0x7f843fc55b30_0, L_0x7f843fc65cf0, L_0x7f843fc653e0, C4<>;
L_0x7f843fc65f10 .reduce/nor L_0x7f843fc65590;
L_0x7f843fc66100 .arith/sub 3, v0x7f843fc55bc0_0, v0x7f843fc55b30_0;
L_0x7f843fc66280 .cmp/eq 3, L_0x7f843fc66100, L_0x103169710;
L_0x7f843fc664f0 .reduce/nor L_0x7f843fc653e0;
L_0x7f843fc666f0 .arith/sub 3, v0x7f843fc55b30_0, v0x7f843fc55bc0_0;
L_0x7f843fc66870 .cmp/eq 3, L_0x7f843fc666f0, L_0x103169710;
L_0x7f843fc66ac0 .array/port v0x7f843fc55800, L_0x7f843fc66b60;
L_0x7f843fc66b60 .concat [ 3 2 0 0], v0x7f843fc55b30_0, L_0x103169758;
S_0x7f843fc561f0 .scope module, "uart_tx_blk" "uart_tx" 20 109, 23 28 0, S_0x7f843fc50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7f843fc563a0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 23 33, +C4<00000000000000000000000000010000>;
P_0x7f843fc563e0 .param/l "DATA_BITS" 0 23 30, +C4<00000000000000000000000000001000>;
P_0x7f843fc56420 .param/l "PARITY_MODE" 0 23 32, +C4<00000000000000000000000000000001>;
P_0x7f843fc56460 .param/l "STOP_BITS" 0 23 31, +C4<00000000000000000000000000000001>;
P_0x7f843fc564a0 .param/l "STOP_OVERSAMPLE_TICKS" 1 23 45, C4<010000>;
P_0x7f843fc564e0 .param/l "S_DATA" 1 23 50, C4<00100>;
P_0x7f843fc56520 .param/l "S_IDLE" 1 23 48, C4<00001>;
P_0x7f843fc56560 .param/l "S_PARITY" 1 23 51, C4<01000>;
P_0x7f843fc565a0 .param/l "S_START" 1 23 49, C4<00010>;
P_0x7f843fc565e0 .param/l "S_STOP" 1 23 52, C4<10000>;
L_0x7f843fc65110 .functor BUFZ 1, v0x7f843fc574c0_0, C4<0>, C4<0>, C4<0>;
v0x7f843fc56ae0_0 .net "baud_clk_tick", 0 0, L_0x7f843fc64de0;  alias, 1 drivers
v0x7f843fc56bc0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc56c50_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7f843fc56ce0_0 .var "d_data", 7 0;
v0x7f843fc56d80_0 .var "d_data_bit_idx", 2 0;
v0x7f843fc56e70_0 .var "d_parity_bit", 0 0;
v0x7f843fc56f10_0 .var "d_state", 4 0;
v0x7f843fc56fc0_0 .var "d_tx", 0 0;
v0x7f843fc57060_0 .var "d_tx_done_tick", 0 0;
v0x7f843fc57170_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7f843fc57210_0 .var "q_data", 7 0;
v0x7f843fc572c0_0 .var "q_data_bit_idx", 2 0;
v0x7f843fc57370_0 .var "q_parity_bit", 0 0;
v0x7f843fc57410_0 .var "q_state", 4 0;
v0x7f843fc574c0_0 .var "q_tx", 0 0;
v0x7f843fc57560_0 .var "q_tx_done_tick", 0 0;
v0x7f843fc57600_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc57790_0 .net "tx", 0 0, L_0x7f843fc65110;  alias, 1 drivers
v0x7f843fc57820_0 .net "tx_data", 7 0, L_0x7f843fc68410;  alias, 1 drivers
v0x7f843fc578b0_0 .net "tx_done_tick", 0 0, v0x7f843fc57560_0;  alias, 1 drivers
v0x7f843fc57940_0 .net "tx_start", 0 0, L_0x7f843fc65270;  1 drivers
E_0x7f843fc56a50/0 .event edge, v0x7f843fc57410_0, v0x7f843fc57210_0, v0x7f843fc572c0_0, v0x7f843fc57370_0;
E_0x7f843fc56a50/1 .event edge, v0x7f843fc52350_0, v0x7f843fc57170_0, v0x7f843fc57940_0, v0x7f843fc57560_0;
E_0x7f843fc56a50/2 .event edge, v0x7f843fc57820_0;
E_0x7f843fc56a50 .event/or E_0x7f843fc56a50/0, E_0x7f843fc56a50/1, E_0x7f843fc56a50/2;
S_0x7f843fc57a90 .scope module, "uart_tx_fifo" "fifo" 20 136, 19 27 0, S_0x7f843fc50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7f843fc57bf0 .param/l "ADDR_BITS" 0 19 30, +C4<00000000000000000000000000001010>;
P_0x7f843fc57c30 .param/l "DATA_BITS" 0 19 29, +C4<00000000000000000000000000001000>;
L_0x7f843fc66f80 .functor AND 1, v0x7f843fc57560_0, L_0x7f843fc66ee0, C4<1>, C4<1>;
L_0x7f843fc67110 .functor AND 1, v0x7f843fc5c600_0, L_0x7f843fc67070, C4<1>, C4<1>;
L_0x7f843fc67b20 .functor AND 1, v0x7f843fc59450_0, L_0x7f843fc67a00, C4<1>, C4<1>;
L_0x7f843fc67df0 .functor AND 1, L_0x7f843fc67d50, L_0x7f843fc66f80, C4<1>, C4<1>;
L_0x7f843fc67ea0 .functor OR 1, L_0x7f843fc67b20, L_0x7f843fc67df0, C4<0>, C4<0>;
L_0x7f843fc68140 .functor AND 1, v0x7f843fc589c0_0, L_0x7f843fc67fb0, C4<1>, C4<1>;
L_0x7f843fc680d0 .functor AND 1, L_0x7f843fc68370, L_0x7f843fc67110, C4<1>, C4<1>;
L_0x7f843fc684d0 .functor OR 1, L_0x7f843fc68140, L_0x7f843fc680d0, C4<0>, C4<0>;
L_0x7f843fc68410 .functor BUFZ 8, L_0x7f843fc685c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f843fc68860 .functor BUFZ 1, v0x7f843fc589c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f843fc688d0 .functor BUFZ 1, v0x7f843fc59450_0, C4<0>, C4<0>, C4<0>;
v0x7f843fc57e70_0 .net *"_s1", 0 0, L_0x7f843fc66ee0;  1 drivers
v0x7f843fc57f10_0 .net *"_s10", 9 0, L_0x7f843fc671e0;  1 drivers
v0x7f843fc57fb0_0 .net *"_s14", 7 0, L_0x7f843fc67480;  1 drivers
v0x7f843fc58040_0 .net *"_s16", 11 0, L_0x7f843fc67550;  1 drivers
L_0x1031697e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc580d0_0 .net *"_s19", 1 0, L_0x1031697e8;  1 drivers
L_0x103169830 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc581a0_0 .net/2u *"_s22", 9 0, L_0x103169830;  1 drivers
v0x7f843fc58250_0 .net *"_s24", 9 0, L_0x7f843fc67790;  1 drivers
v0x7f843fc58300_0 .net *"_s31", 0 0, L_0x7f843fc67a00;  1 drivers
v0x7f843fc583a0_0 .net *"_s32", 0 0, L_0x7f843fc67b20;  1 drivers
v0x7f843fc584b0_0 .net *"_s34", 9 0, L_0x7f843fc67bd0;  1 drivers
v0x7f843fc58550_0 .net *"_s36", 0 0, L_0x7f843fc67d50;  1 drivers
v0x7f843fc585f0_0 .net *"_s38", 0 0, L_0x7f843fc67df0;  1 drivers
v0x7f843fc58690_0 .net *"_s43", 0 0, L_0x7f843fc67fb0;  1 drivers
v0x7f843fc58730_0 .net *"_s44", 0 0, L_0x7f843fc68140;  1 drivers
v0x7f843fc587d0_0 .net *"_s46", 9 0, L_0x7f843fc681f0;  1 drivers
v0x7f843fc58880_0 .net *"_s48", 0 0, L_0x7f843fc68370;  1 drivers
v0x7f843fc58920_0 .net *"_s5", 0 0, L_0x7f843fc67070;  1 drivers
v0x7f843fc58ab0_0 .net *"_s50", 0 0, L_0x7f843fc680d0;  1 drivers
v0x7f843fc58b40_0 .net *"_s54", 7 0, L_0x7f843fc685c0;  1 drivers
v0x7f843fc58bd0_0 .net *"_s56", 11 0, L_0x7f843fc68660;  1 drivers
L_0x1031698c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc58c80_0 .net *"_s59", 1 0, L_0x1031698c0;  1 drivers
L_0x1031697a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc58d30_0 .net/2u *"_s8", 9 0, L_0x1031697a0;  1 drivers
L_0x103169878 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f843fc58de0_0 .net "addr_bits_wide_1", 9 0, L_0x103169878;  1 drivers
v0x7f843fc58e90_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc58f20_0 .net "d_data", 7 0, L_0x7f843fc67670;  1 drivers
v0x7f843fc58fd0_0 .net "d_empty", 0 0, L_0x7f843fc67ea0;  1 drivers
v0x7f843fc59070_0 .net "d_full", 0 0, L_0x7f843fc684d0;  1 drivers
v0x7f843fc59110_0 .net "d_rd_ptr", 9 0, L_0x7f843fc67890;  1 drivers
v0x7f843fc591c0_0 .net "d_wr_ptr", 9 0, L_0x7f843fc67300;  1 drivers
v0x7f843fc59270_0 .net "empty", 0 0, L_0x7f843fc688d0;  alias, 1 drivers
v0x7f843fc59310_0 .net "full", 0 0, L_0x7f843fc68860;  alias, 1 drivers
v0x7f843fc593b0 .array "q_data_array", 0 1023, 7 0;
v0x7f843fc59450_0 .var "q_empty", 0 0;
v0x7f843fc589c0_0 .var "q_full", 0 0;
v0x7f843fc596e0_0 .var "q_rd_ptr", 9 0;
v0x7f843fc59770_0 .var "q_wr_ptr", 9 0;
v0x7f843fc59800_0 .net "rd_data", 7 0, L_0x7f843fc68410;  alias, 1 drivers
v0x7f843fc598b0_0 .net "rd_en", 0 0, v0x7f843fc57560_0;  alias, 1 drivers
v0x7f843fc59940_0 .net "rd_en_prot", 0 0, L_0x7f843fc66f80;  1 drivers
v0x7f843fc599d0_0 .net "reset", 0 0, v0x7f843fc608d0_0;  alias, 1 drivers
v0x7f843fc59a60_0 .net "wr_data", 7 0, v0x7f843fc5c530_0;  alias, 1 drivers
v0x7f843fc59af0_0 .net "wr_en", 0 0, v0x7f843fc5c600_0;  alias, 1 drivers
v0x7f843fc59b80_0 .net "wr_en_prot", 0 0, L_0x7f843fc67110;  1 drivers
L_0x7f843fc66ee0 .reduce/nor v0x7f843fc59450_0;
L_0x7f843fc67070 .reduce/nor v0x7f843fc589c0_0;
L_0x7f843fc671e0 .arith/sum 10, v0x7f843fc59770_0, L_0x1031697a0;
L_0x7f843fc67300 .functor MUXZ 10, v0x7f843fc59770_0, L_0x7f843fc671e0, L_0x7f843fc67110, C4<>;
L_0x7f843fc67480 .array/port v0x7f843fc593b0, L_0x7f843fc67550;
L_0x7f843fc67550 .concat [ 10 2 0 0], v0x7f843fc59770_0, L_0x1031697e8;
L_0x7f843fc67670 .functor MUXZ 8, L_0x7f843fc67480, v0x7f843fc5c530_0, L_0x7f843fc67110, C4<>;
L_0x7f843fc67790 .arith/sum 10, v0x7f843fc596e0_0, L_0x103169830;
L_0x7f843fc67890 .functor MUXZ 10, v0x7f843fc596e0_0, L_0x7f843fc67790, L_0x7f843fc66f80, C4<>;
L_0x7f843fc67a00 .reduce/nor L_0x7f843fc67110;
L_0x7f843fc67bd0 .arith/sub 10, v0x7f843fc59770_0, v0x7f843fc596e0_0;
L_0x7f843fc67d50 .cmp/eq 10, L_0x7f843fc67bd0, L_0x103169878;
L_0x7f843fc67fb0 .reduce/nor L_0x7f843fc66f80;
L_0x7f843fc681f0 .arith/sub 10, v0x7f843fc596e0_0, v0x7f843fc59770_0;
L_0x7f843fc68370 .cmp/eq 10, L_0x7f843fc681f0, L_0x103169878;
L_0x7f843fc685c0 .array/port v0x7f843fc593b0, L_0x7f843fc68660;
L_0x7f843fc68660 .concat [ 10 2 0 0], v0x7f843fc596e0_0, L_0x1031698c0;
S_0x7f843fc5cf90 .scope module, "ram0" "ram" 4 58, 24 4 0, S_0x7f843fc3d100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7f843fc4e8c0 .param/l "ADDR_WIDTH" 0 24 6, +C4<00000000000000000000000000010001>;
L_0x7f843fc614e0 .functor NOT 1, L_0x7f843fc61870, C4<0>, C4<0>, C4<0>;
v0x7f843fc5df50_0 .net *"_s0", 0 0, L_0x7f843fc614e0;  1 drivers
L_0x1031690e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5dfe0_0 .net/2u *"_s2", 0 0, L_0x1031690e0;  1 drivers
L_0x103169128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5e070_0 .net/2u *"_s6", 7 0, L_0x103169128;  1 drivers
v0x7f843fc5e110_0 .net "a_in", 16 0, L_0x7f843fc61c80;  alias, 1 drivers
v0x7f843fc5e1d0_0 .net "clk_in", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc5e2a0_0 .net "d_in", 7 0, L_0x7f843fc69b10;  alias, 1 drivers
v0x7f843fc5e330_0 .net "d_out", 7 0, L_0x7f843fc61750;  alias, 1 drivers
v0x7f843fc5e3d0_0 .net "en_in", 0 0, L_0x7f843fc61ae0;  alias, 1 drivers
v0x7f843fc5e470_0 .net "r_nw_in", 0 0, L_0x7f843fc61870;  1 drivers
v0x7f843fc5e590_0 .net "ram_bram_dout", 7 0, L_0x7f843fc613f0;  1 drivers
v0x7f843fc5e650_0 .net "ram_bram_we", 0 0, L_0x7f843fc61570;  1 drivers
L_0x7f843fc61570 .functor MUXZ 1, L_0x1031690e0, L_0x7f843fc614e0, L_0x7f843fc61ae0, C4<>;
L_0x7f843fc61750 .functor MUXZ 8, L_0x103169128, L_0x7f843fc613f0, L_0x7f843fc61ae0, C4<>;
S_0x7f843fc5d2a0 .scope module, "ram_bram" "single_port_ram_sync" 24 21, 2 62 0, S_0x7f843fc5cf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7f843fc5d140 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7f843fc5d180 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7f843fc613f0 .functor BUFZ 8, L_0x7f843fc61210, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f843fc5d5c0_0 .net *"_s0", 7 0, L_0x7f843fc61210;  1 drivers
v0x7f843fc5d680_0 .net *"_s2", 18 0, L_0x7f843fc612b0;  1 drivers
L_0x103169098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f843fc5d730_0 .net *"_s5", 1 0, L_0x103169098;  1 drivers
v0x7f843fc5d7f0_0 .net "addr_a", 16 0, L_0x7f843fc61c80;  alias, 1 drivers
v0x7f843fc5d8a0_0 .net "clk", 0 0, L_0x7f843fc61160;  alias, 1 drivers
v0x7f843fc50080_0 .net "din_a", 7 0, L_0x7f843fc69b10;  alias, 1 drivers
v0x7f843fc5db70_0 .net "dout_a", 7 0, L_0x7f843fc613f0;  alias, 1 drivers
v0x7f843fc5dc00_0 .var/i "i", 31 0;
v0x7f843fc5dc90_0 .var "q_addr_a", 16 0;
v0x7f843fc5dda0 .array "ram", 0 131071, 7 0;
v0x7f843fc5de30_0 .net "we", 0 0, L_0x7f843fc61570;  alias, 1 drivers
L_0x7f843fc61210 .array/port v0x7f843fc5dda0, L_0x7f843fc612b0;
L_0x7f843fc612b0 .concat [ 17 2 0 0], v0x7f843fc5dc90_0, L_0x103169098;
    .scope S_0x7f843fc229e0;
T_0 ;
    %wait E_0x7f843fc1a9a0;
    %load/vec4 v0x7f843fc3cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f843fc3cbf0_0;
    %load/vec4 v0x7f843fc3c980_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc3cf50, 0, 4;
T_0.0 ;
    %load/vec4 v0x7f843fc3c980_0;
    %assign/vec4 v0x7f843fc3cdf0_0, 0;
    %load/vec4 v0x7f843fc3ca30_0;
    %assign/vec4 v0x7f843fc3cea0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f843fc5d2a0;
T_1 ;
    %wait E_0x7f843fc48f60;
    %load/vec4 v0x7f843fc5de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f843fc50080_0;
    %load/vec4 v0x7f843fc5d7f0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc5dda0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7f843fc5d7f0_0;
    %assign/vec4 v0x7f843fc5dc90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f843fc5d2a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f843fc5dc00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f843fc5dc00_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f843fc5dc00_0;
    %store/vec4a v0x7f843fc5dda0, 4, 0;
    %load/vec4 v0x7f843fc5dc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f843fc5dc00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v0x7f843fc5dda0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f843fc48d40;
T_3 ;
    %wait E_0x7f843fc48f60;
    %load/vec4 v0x7f843fc49150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc49270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc49380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f843fc49080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7f843fc48fb0_0;
    %assign/vec4 v0x7f843fc49270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc49380_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f843fc494a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7f843fc49270_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7f843fc49270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc49380_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc49380_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f843fc48d40;
T_4 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc49410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc49150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc49150_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f843fc440d0;
T_5 ;
    %wait E_0x7f843fc442c0;
    %load/vec4 v0x7f843fc446c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc445d0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc44460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc44750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f843fc44520_0;
    %assign/vec4 v0x7f843fc445d0_0, 0;
    %load/vec4 v0x7f843fc443b0_0;
    %assign/vec4 v0x7f843fc44460_0, 0;
    %load/vec4 v0x7f843fc44310_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x7f843fc44750_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f843fc44880;
T_6 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc44f70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc44d40_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc44cb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f843fc45000_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc45000_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f843fc44bd0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc44d40_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc44cb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f843fc45000_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7f843fc44ec0_0;
    %assign/vec4 v0x7f843fc44d40_0, 0;
    %load/vec4 v0x7f843fc44df0_0;
    %assign/vec4 v0x7f843fc44cb0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f843fc40bf0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f843fc417d0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7f843fc40bf0;
T_8 ;
    %wait E_0x7f843fc411e0;
    %load/vec4 v0x7f843fc42680_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7f843fc42710_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f843fc41cf0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %load/vec4 v0x7f843fc42520_0;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %load/vec4 v0x7f843fc41530_0;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %load/vec4 v0x7f843fc41530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.18;
T_8.13 ;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %load/vec4 v0x7f843fc42520_0;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %load/vec4 v0x7f843fc425d0_0;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %load/vec4 v0x7f843fc41530_0;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %load/vec4 v0x7f843fc41600_0;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %load/vec4 v0x7f843fc41da0_0;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %load/vec4 v0x7f843fc42520_0;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %load/vec4 v0x7f843fc42520_0;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %load/vec4 v0x7f843fc425d0_0;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %load/vec4 v0x7f843fc41530_0;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %load/vec4 v0x7f843fc41da0_0;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %load/vec4 v0x7f843fc42520_0;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %load/vec4 v0x7f843fc41530_0;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %load/vec4 v0x7f843fc41f30_0;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc421d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc42480_0, 0;
    %load/vec4 v0x7f843fc42520_0;
    %assign/vec4 v0x7f843fc41fc0_0, 0;
    %load/vec4 v0x7f843fc425d0_0;
    %assign/vec4 v0x7f843fc42270_0, 0;
    %load/vec4 v0x7f843fc41cf0_0;
    %assign/vec4 v0x7f843fc41c40_0, 0;
    %load/vec4 v0x7f843fc41530_0;
    %assign/vec4 v0x7f843fc41690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc41720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc427b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc42860_0, 0;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc418e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc417d0_0, 0;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f843fc40bf0;
T_9 ;
    %wait E_0x7f843fc41140;
    %load/vec4 v0x7f843fc42680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc42120_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f843fc421d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc41460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f843fc412c0_0;
    %load/vec4 v0x7f843fc41fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f843fc41390_0;
    %assign/vec4 v0x7f843fc42120_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f843fc421d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc41af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f843fc41990_0;
    %load/vec4 v0x7f843fc41fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7f843fc41a40_0;
    %assign/vec4 v0x7f843fc42120_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7f843fc41cf0_0;
    %cmpi/e 5, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x7f843fc41cf0_0;
    %cmpi/e 27, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f843fc41cf0_0;
    %cmpi/e 25, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7f843fc41da0_0;
    %assign/vec4 v0x7f843fc42120_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7f843fc421d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7f843fc42070_0;
    %assign/vec4 v0x7f843fc42120_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7f843fc417d0_0;
    %assign/vec4 v0x7f843fc42120_0, 0;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x7f843fc41cf0_0;
    %cmpi/e 25, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x7f843fc41cf0_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f843fc41cf0_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7f843fc42680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7f843fc41460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc412c0_0;
    %load/vec4 v0x7f843fc41fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x7f843fc41390_0;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7f843fc41af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc41990_0;
    %load/vec4 v0x7f843fc41fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x7f843fc41a40_0;
    %assign/vec4 v0x7f843fc41230_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7f843fc42070_0;
    %assign/vec4 v0x7f843fc41230_0, 0;
T_9.17 ;
T_9.15 ;
T_9.13 ;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f843fc40bf0;
T_10 ;
    %wait E_0x7f843fc410a0;
    %load/vec4 v0x7f843fc42680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc423d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f843fc42480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc41460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f843fc412c0_0;
    %load/vec4 v0x7f843fc42270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f843fc41390_0;
    %assign/vec4 v0x7f843fc423d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f843fc42480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc41af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f843fc41990_0;
    %load/vec4 v0x7f843fc42270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f843fc41a40_0;
    %assign/vec4 v0x7f843fc423d0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7f843fc42480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7f843fc42320_0;
    %assign/vec4 v0x7f843fc423d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7f843fc417d0_0;
    %assign/vec4 v0x7f843fc423d0_0, 0;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f843fc495d0;
T_11 ;
    %wait E_0x7f843fc498f0;
    %load/vec4 v0x7f843fc4a400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc4a0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc4a170_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f843fc4a220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x7f843fc4a490_0;
    %load/vec4 v0x7f843fc4a520_0;
    %load/vec4 v0x7f843fc49f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v0x7f843fc4a5b0_0;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0x7f843fc49f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f843fc49b10, 4;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0x7f843fc4a0c0_0, 0;
T_11.2 ;
    %load/vec4 v0x7f843fc4a2d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x7f843fc4a490_0;
    %load/vec4 v0x7f843fc4a520_0;
    %load/vec4 v0x7f843fc49ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x7f843fc4a5b0_0;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x7f843fc49ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f843fc49b10, 4;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x7f843fc4a170_0, 0;
T_11.6 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f843fc495d0;
T_12 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc4a400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f843fc49e70_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7f843fc49e70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f843fc49e70_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc49b10, 0, 4;
    %load/vec4 v0x7f843fc49e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f843fc49e70_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f843fc4a490_0;
    %load/vec4 v0x7f843fc4a520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7f843fc4a5b0_0;
    %load/vec4 v0x7f843fc4a520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc49b10, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f843fc42b40;
T_13 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc43d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7f843fc43260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc43010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc430e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc43310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc433c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc43470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc435a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc42f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc43190_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f843fc43ea0_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc43ea0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f843fc43630_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7f843fc43260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc43010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc430e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc43310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc433c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc43470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc435a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc42f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc43190_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7f843fc43ea0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7f843fc43980_0;
    %assign/vec4 v0x7f843fc43260_0, 0;
    %load/vec4 v0x7f843fc43770_0;
    %assign/vec4 v0x7f843fc43010_0, 0;
    %load/vec4 v0x7f843fc43820_0;
    %assign/vec4 v0x7f843fc430e0_0, 0;
    %load/vec4 v0x7f843fc43a30_0;
    %assign/vec4 v0x7f843fc43310_0, 0;
    %load/vec4 v0x7f843fc43be0_0;
    %assign/vec4 v0x7f843fc433c0_0, 0;
    %load/vec4 v0x7f843fc43c70_0;
    %assign/vec4 v0x7f843fc43470_0, 0;
    %load/vec4 v0x7f843fc43d00_0;
    %assign/vec4 v0x7f843fc435a0_0, 0;
    %load/vec4 v0x7f843fc436c0_0;
    %assign/vec4 v0x7f843fc42f80_0, 0;
    %load/vec4 v0x7f843fc438d0_0;
    %assign/vec4 v0x7f843fc43190_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f843fc3e190;
T_14 ;
    %wait E_0x7f843fc3e680;
    %load/vec4 v0x7f843fc3f270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f843fc3ef00_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7f843fc3e910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.4 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %add;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.5 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.15, 8;
T_14.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.15, 8;
 ; End of false expr.
    %blend;
T_14.15;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.6 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.7 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %xor;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.8 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %or;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.9 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %and;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %ix/getv 4, v0x7f843fc3f060_0;
    %shiftl 4;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %load/vec4 v0x7f843fc3e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.21;
T_14.18 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %ix/getv 4, v0x7f843fc3f060_0;
    %shiftr 4;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.21;
T_14.19 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %ix/getv 4, v0x7f843fc3f060_0;
    %shiftr/s 4;
    %assign/vec4 v0x7f843fc3f110_0, 0;
    %jmp T_14.21;
T_14.21 ;
    %pop/vec4 1;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f843fc3e190;
T_15 ;
    %wait E_0x7f843fc3e620;
    %load/vec4 v0x7f843fc3f270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f843fc3ef00_0;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7f843fc3e910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v0x7f843fc3e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %add;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %sub;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15.12;
T_15.5 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %ix/getv 4, v0x7f843fc3f060_0;
    %shiftl 4;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.12;
T_15.6 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.12;
T_15.7 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.20, 8;
T_15.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.20, 8;
 ; End of false expr.
    %blend;
T_15.20;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.12;
T_15.8 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %xor;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.12;
T_15.9 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %or;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.12;
T_15.10 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %and;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x7f843fc3e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.24;
T_15.21 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %ix/getv 4, v0x7f843fc3f060_0;
    %shiftr 4;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.24;
T_15.22 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %ix/getv 4, v0x7f843fc3f060_0;
    %shiftr/s 4;
    %assign/vec4 v0x7f843fc3f1c0_0, 0;
    %jmp T_15.24;
T_15.24 ;
    %pop/vec4 1;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f843fc3e190;
T_16 ;
    %wait E_0x7f843fc3da80;
    %load/vec4 v0x7f843fc3f270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc3f490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f843fc3f400_0;
    %assign/vec4 v0x7f843fc3f490_0, 0;
    %load/vec4 v0x7f843fc3f5b0_0;
    %assign/vec4 v0x7f843fc3f640_0, 0;
    %load/vec4 v0x7f843fc3ef00_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.2 ;
    %load/vec4 v0x7f843fc3f110_0;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.3 ;
    %load/vec4 v0x7f843fc3f1c0_0;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %add;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %add;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %load/vec4 v0x7f843fc3e700_0;
    %load/vec4 v0x7f843fc3ee50_0;
    %add;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %add;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %load/vec4 v0x7f843fc3e700_0;
    %load/vec4 v0x7f843fc3ee50_0;
    %add;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %jmp T_16.12;
T_16.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %load/vec4 v0x7f843fc3e700_0;
    %load/vec4 v0x7f843fc3ee50_0;
    %add;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %load/vec4 v0x7f843fc3e910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.13 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.14 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_16.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.24, 8;
T_16.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.24, 8;
 ; End of false expr.
    %blend;
T_16.24;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.15 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.26, 8;
T_16.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.26, 8;
 ; End of false expr.
    %blend;
T_16.26;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.16 ;
    %load/vec4 v0x7f843fc3f060_0;
    %load/vec4 v0x7f843fc3efb0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_16.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.28, 8;
T_16.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.28, 8;
 ; End of false expr.
    %blend;
T_16.28;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.17 ;
    %load/vec4 v0x7f843fc3efb0_0;
    %load/vec4 v0x7f843fc3f060_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.30, 8;
T_16.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.30, 8;
 ; End of false expr.
    %blend;
T_16.30;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.18 ;
    %load/vec4 v0x7f843fc3f060_0;
    %load/vec4 v0x7f843fc3efb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_16.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.32, 8;
T_16.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.32, 8;
 ; End of false expr.
    %blend;
T_16.32;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %jmp T_16.20;
T_16.20 ;
    %pop/vec4 1;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %load/vec4 v0x7f843fc3e700_0;
    %load/vec4 v0x7f843fc3ee50_0;
    %add;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %load/vec4 v0x7f843fc3e910_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_16.33, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.34, 8;
T_16.33 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_16.34, 8;
 ; End of false expr.
    %blend;
T_16.34;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %load/vec4 v0x7f843fc3e910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %jmp T_16.36;
T_16.35 ;
    %load/vec4 v0x7f843fc3e910_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.37, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %jmp T_16.38;
T_16.37 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
T_16.38 ;
T_16.36 ;
    %jmp T_16.12;
T_16.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3e840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc3e790_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f843fc3ec90_0, 0;
    %load/vec4 v0x7f843fc3e700_0;
    %load/vec4 v0x7f843fc3ee50_0;
    %add;
    %assign/vec4 v0x7f843fc3ea90_0, 0;
    %load/vec4 v0x7f843fc3f060_0;
    %assign/vec4 v0x7f843fc3eb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc3ebf0_0, 0;
    %load/vec4 v0x7f843fc3e910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.39, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %jmp T_16.40;
T_16.39 ;
    %load/vec4 v0x7f843fc3e910_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.41, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f843fc3eda0_0, 0;
T_16.42 ;
T_16.40 ;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f843fc3f880;
T_17 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc40940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc406f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc40640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc407a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc40510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc40360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc403f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc405a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc40480_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f843fc40a10_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc40a10_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc406f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc40640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc407a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc40510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc40360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc403f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc405a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc40480_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7f843fc40a10_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x7f843fc40180_0;
    %assign/vec4 v0x7f843fc406f0_0, 0;
    %load/vec4 v0x7f843fc400d0_0;
    %assign/vec4 v0x7f843fc40640_0, 0;
    %load/vec4 v0x7f843fc40230_0;
    %assign/vec4 v0x7f843fc407a0_0, 0;
    %load/vec4 v0x7f843fc3ff50_0;
    %assign/vec4 v0x7f843fc40510_0, 0;
    %load/vec4 v0x7f843fc3fd10_0;
    %assign/vec4 v0x7f843fc40360_0, 0;
    %load/vec4 v0x7f843fc3fdd0_0;
    %assign/vec4 v0x7f843fc403f0_0, 0;
    %load/vec4 v0x7f843fc40020_0;
    %assign/vec4 v0x7f843fc405a0_0, 0;
    %load/vec4 v0x7f843fc3fea0_0;
    %assign/vec4 v0x7f843fc40480_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f843fc45140;
T_18 ;
    %wait E_0x7f843fc45570;
    %load/vec4 v0x7f843fc45e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc462b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc463d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc46050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc45ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc45810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc45980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc45dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc45ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc45ef0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f843fc46340_0;
    %assign/vec4 v0x7f843fc463d0_0, 0;
    %load/vec4 v0x7f843fc45fa0_0;
    %assign/vec4 v0x7f843fc46050_0, 0;
    %load/vec4 v0x7f843fc45b60_0;
    %assign/vec4 v0x7f843fc45ca0_0, 0;
    %load/vec4 v0x7f843fc45760_0;
    %assign/vec4 v0x7f843fc45810_0, 0;
    %load/vec4 v0x7f843fc458a0_0;
    %assign/vec4 v0x7f843fc45980_0, 0;
    %load/vec4 v0x7f843fc45d30_0;
    %assign/vec4 v0x7f843fc45dc0_0, 0;
    %load/vec4 v0x7f843fc45a20_0;
    %assign/vec4 v0x7f843fc45ad0_0, 0;
    %load/vec4 v0x7f843fc45b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x7f843fc46100_0;
    %assign/vec4 v0x7f843fc462b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc45ef0_0, 0;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x7f843fc456c0_0;
    %assign/vec4 v0x7f843fc462b0_0, 0;
    %load/vec4 v0x7f843fc45610_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0x7f843fc45ef0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7f843fc46100_0;
    %assign/vec4 v0x7f843fc462b0_0, 0;
    %load/vec4 v0x7f843fc45610_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %assign/vec4 v0x7f843fc45ef0_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f843fc48360;
T_19 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc488a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc48b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc48a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48ba0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f843fc48970_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f843fc48970_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc48b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f843fc48a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48ba0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7f843fc48970_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0x7f843fc48700_0;
    %assign/vec4 v0x7f843fc48b10_0, 0;
    %load/vec4 v0x7f843fc48670_0;
    %assign/vec4 v0x7f843fc48a80_0, 0;
    %load/vec4 v0x7f843fc487d0_0;
    %assign/vec4 v0x7f843fc48ba0_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f843fc3d8c0;
T_20 ;
    %wait E_0x7f843fc3dbc0;
    %load/vec4 v0x7f843fc3de10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f843fc3deb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f843fc3dd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x7f843fc3deb0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7f843fc3e040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x7f843fc3deb0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7f843fc3dfa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7f843fc3deb0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f843fc3deb0_0, 0;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f843fc3d8c0;
T_21 ;
    %wait E_0x7f843fc3db70;
    %load/vec4 v0x7f843fc3de10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc3dc10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f843fc3dcc0_0;
    %assign/vec4 v0x7f843fc3dc10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7f843fc465f0;
T_22 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc47f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc48120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f843fc47d50_0;
    %assign/vec4 v0x7f843fc48120_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f843fc465f0;
T_23 ;
    %wait E_0x7f843fc46ef0;
    %load/vec4 v0x7f843fc48120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %load/vec4 v0x7f843fc47c30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v0x7f843fc47cc0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.17;
T_23.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.17;
T_23.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.17;
T_23.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.17;
T_23.17 ;
    %pop/vec4 1;
    %jmp T_23.12;
T_23.10 ;
    %load/vec4 v0x7f843fc47cc0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.22;
T_23.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %load/vec4 v0x7f843fc47870_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.22;
T_23.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %load/vec4 v0x7f843fc47870_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.22;
T_23.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %load/vec4 v0x7f843fc47870_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc477e0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23.12;
T_23.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
    %jmp T_23.8;
T_23.1 ;
    %load/vec4 v0x7f843fc47e70_0;
    %load/vec4 v0x7f843fc474f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.24;
T_23.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc46ff0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47600_0;
    %assign/vec4 v0x7f843fc47390_0, 0;
T_23.24 ;
    %jmp T_23.8;
T_23.2 ;
    %load/vec4 v0x7f843fc47e70_0;
    %load/vec4 v0x7f843fc474f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.26;
T_23.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc46ff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47600_0;
    %assign/vec4 v0x7f843fc472e0_0, 0;
T_23.26 ;
    %jmp T_23.8;
T_23.3 ;
    %load/vec4 v0x7f843fc47e70_0;
    %load/vec4 v0x7f843fc474f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.28;
T_23.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc46ff0_0;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47600_0;
    %assign/vec4 v0x7f843fc471f0_0, 0;
T_23.28 ;
    %jmp T_23.8;
T_23.4 ;
    %load/vec4 v0x7f843fc47e70_0;
    %load/vec4 v0x7f843fc474f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47de0_0;
    %assign/vec4 v0x7f843fc46ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc474f0_0, 0;
    %jmp T_23.30;
T_23.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %load/vec4 v0x7f843fc47600_0;
    %assign/vec4 v0x7f843fc47150_0, 0;
    %load/vec4 v0x7f843fc474f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.32, 6;
    %jmp T_23.33;
T_23.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %load/vec4 v0x7f843fc47390_0;
    %load/vec4 v0x7f843fc472e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc471f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc47150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %jmp T_23.33;
T_23.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %load/vec4 v0x7f843fc47cc0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.36, 6;
    %jmp T_23.37;
T_23.34 ;
    %load/vec4 v0x7f843fc47390_0;
    %load/vec4 v0x7f843fc472e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc471f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc47150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %jmp T_23.37;
T_23.35 ;
    %load/vec4 v0x7f843fc479d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.38, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f843fc471f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc47150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0x7f843fc471f0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x7f843fc471f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc47150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc47a80_0, 0;
T_23.39 ;
    %jmp T_23.37;
T_23.36 ;
    %load/vec4 v0x7f843fc479d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.40, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f843fc47150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %jmp T_23.41;
T_23.40 ;
    %load/vec4 v0x7f843fc47150_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7f843fc47150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f843fc47a80_0, 0;
T_23.41 ;
    %jmp T_23.37;
T_23.37 ;
    %pop/vec4 1;
    %jmp T_23.33;
T_23.33 ;
    %pop/vec4 1;
T_23.30 ;
    %jmp T_23.8;
T_23.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc46ff0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %load/vec4 v0x7f843fc47870_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %jmp T_23.8;
T_23.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc46ff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %load/vec4 v0x7f843fc47870_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc476a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7f843fc47750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc47a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc47920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc48090_0, 0;
    %load/vec4 v0x7f843fc46ff0_0;
    %assign/vec4 v0x7f843fc46f30_0, 0;
    %load/vec4 v0x7f843fc47870_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7f843fc47440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc47d50_0, 0;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7f843fc4eb90;
T_24 ;
    %wait E_0x7f843fc48f60;
    %load/vec4 v0x7f843fc50bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f843fc508c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f843fc50950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc50630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc4fb20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f843fc50330_0;
    %assign/vec4 v0x7f843fc508c0_0, 0;
    %load/vec4 v0x7f843fc503c0_0;
    %assign/vec4 v0x7f843fc50950_0, 0;
    %load/vec4 v0x7f843fc50210_0;
    %assign/vec4 v0x7f843fc50630_0, 0;
    %load/vec4 v0x7f843fc502a0_0;
    %assign/vec4 v0x7f843fc4fb20_0, 0;
    %load/vec4 v0x7f843fc50180_0;
    %load/vec4 v0x7f843fc50950_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc50590, 0, 4;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f843fc515b0;
T_25 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc526c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f843fc52530_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f843fc52480_0;
    %assign/vec4 v0x7f843fc52530_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f843fc52780;
T_26 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc53b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f843fc53a50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f843fc53860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc53670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc53710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc537c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc53910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc539b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7f843fc534b0_0;
    %assign/vec4 v0x7f843fc53a50_0, 0;
    %load/vec4 v0x7f843fc53360_0;
    %assign/vec4 v0x7f843fc53860_0, 0;
    %load/vec4 v0x7f843fc53120_0;
    %assign/vec4 v0x7f843fc53670_0, 0;
    %load/vec4 v0x7f843fc531d0_0;
    %assign/vec4 v0x7f843fc53710_0, 0;
    %load/vec4 v0x7f843fc53280_0;
    %assign/vec4 v0x7f843fc537c0_0, 0;
    %load/vec4 v0x7f843fc53410_0;
    %assign/vec4 v0x7f843fc53910_0, 0;
    %load/vec4 v0x7f843fc53c90_0;
    %assign/vec4 v0x7f843fc539b0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f843fc52780;
T_27 ;
    %wait E_0x7f843fc52f80;
    %load/vec4 v0x7f843fc53a50_0;
    %store/vec4 v0x7f843fc534b0_0, 0, 5;
    %load/vec4 v0x7f843fc53670_0;
    %store/vec4 v0x7f843fc53120_0, 0, 8;
    %load/vec4 v0x7f843fc53710_0;
    %store/vec4 v0x7f843fc531d0_0, 0, 3;
    %load/vec4 v0x7f843fc52ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x7f843fc53860_0;
    %addi 1, 0, 4;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x7f843fc53860_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x7f843fc53360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc53280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc53410_0, 0, 1;
    %load/vec4 v0x7f843fc53a50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0x7f843fc539b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f843fc534b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc53360_0, 0, 4;
T_27.8 ;
    %jmp T_27.7;
T_27.3 ;
    %load/vec4 v0x7f843fc52ff0_0;
    %load/vec4 v0x7f843fc53860_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f843fc534b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc53360_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f843fc531d0_0, 0, 3;
T_27.10 ;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x7f843fc52ff0_0;
    %load/vec4 v0x7f843fc53860_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x7f843fc539b0_0;
    %load/vec4 v0x7f843fc53670_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f843fc53120_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc53360_0, 0, 4;
    %load/vec4 v0x7f843fc53710_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f843fc534b0_0, 0, 5;
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0x7f843fc53710_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f843fc531d0_0, 0, 3;
T_27.15 ;
T_27.12 ;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0x7f843fc52ff0_0;
    %load/vec4 v0x7f843fc53860_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %load/vec4 v0x7f843fc539b0_0;
    %load/vec4 v0x7f843fc53670_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7f843fc53410_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7f843fc534b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc53360_0, 0, 4;
T_27.16 ;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x7f843fc52ff0_0;
    %load/vec4 v0x7f843fc53860_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc534b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc53280_0, 0, 1;
T_27.18 ;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7f843fc561f0;
T_28 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc57600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f843fc57410_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f843fc57170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc57210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc572c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc574c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc57560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc57370_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f843fc56f10_0;
    %assign/vec4 v0x7f843fc57410_0, 0;
    %load/vec4 v0x7f843fc56c50_0;
    %assign/vec4 v0x7f843fc57170_0, 0;
    %load/vec4 v0x7f843fc56ce0_0;
    %assign/vec4 v0x7f843fc57210_0, 0;
    %load/vec4 v0x7f843fc56d80_0;
    %assign/vec4 v0x7f843fc572c0_0, 0;
    %load/vec4 v0x7f843fc56fc0_0;
    %assign/vec4 v0x7f843fc574c0_0, 0;
    %load/vec4 v0x7f843fc57060_0;
    %assign/vec4 v0x7f843fc57560_0, 0;
    %load/vec4 v0x7f843fc56e70_0;
    %assign/vec4 v0x7f843fc57370_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f843fc561f0;
T_29 ;
    %wait E_0x7f843fc56a50;
    %load/vec4 v0x7f843fc57410_0;
    %store/vec4 v0x7f843fc56f10_0, 0, 5;
    %load/vec4 v0x7f843fc57210_0;
    %store/vec4 v0x7f843fc56ce0_0, 0, 8;
    %load/vec4 v0x7f843fc572c0_0;
    %store/vec4 v0x7f843fc56d80_0, 0, 3;
    %load/vec4 v0x7f843fc57370_0;
    %store/vec4 v0x7f843fc56e70_0, 0, 1;
    %load/vec4 v0x7f843fc56ae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x7f843fc57170_0;
    %addi 1, 0, 4;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x7f843fc57170_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x7f843fc56c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc57060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc56fc0_0, 0, 1;
    %load/vec4 v0x7f843fc57410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %jmp T_29.7;
T_29.2 ;
    %load/vec4 v0x7f843fc57940_0;
    %load/vec4 v0x7f843fc57560_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f843fc56f10_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc56c50_0, 0, 4;
    %load/vec4 v0x7f843fc57820_0;
    %store/vec4 v0x7f843fc56ce0_0, 0, 8;
    %load/vec4 v0x7f843fc57820_0;
    %xnor/r;
    %store/vec4 v0x7f843fc56e70_0, 0, 1;
T_29.8 ;
    %jmp T_29.7;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc56fc0_0, 0, 1;
    %load/vec4 v0x7f843fc56ae0_0;
    %load/vec4 v0x7f843fc57170_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f843fc56f10_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc56c50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f843fc56d80_0, 0, 3;
T_29.10 ;
    %jmp T_29.7;
T_29.4 ;
    %load/vec4 v0x7f843fc57210_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f843fc56fc0_0, 0, 1;
    %load/vec4 v0x7f843fc56ae0_0;
    %load/vec4 v0x7f843fc57170_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.12, 8;
    %load/vec4 v0x7f843fc57210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f843fc56ce0_0, 0, 8;
    %load/vec4 v0x7f843fc572c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f843fc56d80_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc56c50_0, 0, 4;
    %load/vec4 v0x7f843fc572c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_29.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f843fc56f10_0, 0, 5;
T_29.14 ;
T_29.12 ;
    %jmp T_29.7;
T_29.5 ;
    %load/vec4 v0x7f843fc57370_0;
    %store/vec4 v0x7f843fc56fc0_0, 0, 1;
    %load/vec4 v0x7f843fc56ae0_0;
    %load/vec4 v0x7f843fc57170_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7f843fc56f10_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f843fc56c50_0, 0, 4;
T_29.16 ;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x7f843fc56ae0_0;
    %load/vec4 v0x7f843fc57170_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc56f10_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc57060_0, 0, 1;
T_29.18 ;
    %jmp T_29.7;
T_29.7 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7f843fc53ef0;
T_30 ;
    %wait E_0x7f843fc48f60;
    %load/vec4 v0x7f843fc55e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc55b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc55bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc558a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc54e10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f843fc55560_0;
    %assign/vec4 v0x7f843fc55b30_0, 0;
    %load/vec4 v0x7f843fc55610_0;
    %assign/vec4 v0x7f843fc55bc0_0, 0;
    %load/vec4 v0x7f843fc55420_0;
    %assign/vec4 v0x7f843fc558a0_0, 0;
    %load/vec4 v0x7f843fc554c0_0;
    %assign/vec4 v0x7f843fc54e10_0, 0;
    %load/vec4 v0x7f843fc55370_0;
    %load/vec4 v0x7f843fc55bc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc55800, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f843fc57a90;
T_31 ;
    %wait E_0x7f843fc48f60;
    %load/vec4 v0x7f843fc599d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f843fc596e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f843fc59770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc59450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc589c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7f843fc59110_0;
    %assign/vec4 v0x7f843fc596e0_0, 0;
    %load/vec4 v0x7f843fc591c0_0;
    %assign/vec4 v0x7f843fc59770_0, 0;
    %load/vec4 v0x7f843fc58fd0_0;
    %assign/vec4 v0x7f843fc59450_0, 0;
    %load/vec4 v0x7f843fc59070_0;
    %assign/vec4 v0x7f843fc589c0_0, 0;
    %load/vec4 v0x7f843fc58f20_0;
    %load/vec4 v0x7f843fc59770_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f843fc593b0, 0, 4;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f843fc50f00;
T_32 ;
    %wait E_0x7f843fc3fc20;
    %load/vec4 v0x7f843fc5a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc59f00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7f843fc59de0_0;
    %assign/vec4 v0x7f843fc59f00_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f843fc4df90;
T_33 ;
    %wait E_0x7f843fc48f60;
    %load/vec4 v0x7f843fc5cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f843fc5c4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f843fc5bf70_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f843fc5c0d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f843fc5be20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f843fc5c020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc5c530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc5c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc5c410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f843fc5b750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc5c180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f843fc5bec0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7f843fc5b550_0;
    %assign/vec4 v0x7f843fc5c4a0_0, 0;
    %load/vec4 v0x7f843fc5b1f0_0;
    %assign/vec4 v0x7f843fc5bf70_0, 0;
    %load/vec4 v0x7f843fc5b350_0;
    %assign/vec4 v0x7f843fc5c0d0_0, 0;
    %load/vec4 v0x7f843fc5b010_0;
    %assign/vec4 v0x7f843fc5be20_0, 0;
    %load/vec4 v0x7f843fc5b2a0_0;
    %assign/vec4 v0x7f843fc5c020_0, 0;
    %load/vec4 v0x7f843fc5b600_0;
    %assign/vec4 v0x7f843fc5c530_0, 0;
    %load/vec4 v0x7f843fc5b6b0_0;
    %assign/vec4 v0x7f843fc5c600_0, 0;
    %load/vec4 v0x7f843fc5b4b0_0;
    %assign/vec4 v0x7f843fc5c410_0, 0;
    %load/vec4 v0x7f843fc5b400_0;
    %assign/vec4 v0x7f843fc5b750_0, 0;
    %load/vec4 v0x7f843fc5b970_0;
    %assign/vec4 v0x7f843fc5c180_0, 0;
    %load/vec4 v0x7f843fc5b0c0_0;
    %assign/vec4 v0x7f843fc5bec0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f843fc4df90;
T_34 ;
    %wait E_0x7f843fc497b0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f843fc5b8d0_0, 0, 8;
    %load/vec4 v0x7f843fc5b970_0;
    %load/vec4 v0x7f843fc5bd00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7f843fc5bc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %jmp T_34.7;
T_34.2 ;
    %load/vec4 v0x7f843fc5bb50_0;
    %store/vec4 v0x7f843fc5b8d0_0, 0, 8;
    %jmp T_34.7;
T_34.3 ;
    %load/vec4 v0x7f843fc5bec0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7f843fc5b8d0_0, 0, 8;
    %jmp T_34.7;
T_34.4 ;
    %load/vec4 v0x7f843fc5bec0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7f843fc5b8d0_0, 0, 8;
    %jmp T_34.7;
T_34.5 ;
    %load/vec4 v0x7f843fc5bec0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7f843fc5b8d0_0, 0, 8;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x7f843fc5bec0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7f843fc5b8d0_0, 0, 8;
    %jmp T_34.7;
T_34.7 ;
    %pop/vec4 1;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7f843fc4df90;
T_35 ;
    %wait E_0x7f843fc4b530;
    %load/vec4 v0x7f843fc5c4a0_0;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %load/vec4 v0x7f843fc5bf70_0;
    %store/vec4 v0x7f843fc5b1f0_0, 0, 3;
    %load/vec4 v0x7f843fc5c0d0_0;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5be20_0;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %load/vec4 v0x7f843fc5c020_0;
    %store/vec4 v0x7f843fc5b2a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc5c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc5bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc5b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f843fc5b400_0, 0, 8;
    %load/vec4 v0x7f843fc5bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f843fc5b2a0_0, 4, 1;
T_35.0 ;
    %load/vec4 v0x7f843fc5c180_0;
    %inv;
    %load/vec4 v0x7f843fc5b970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7f843fc5bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x7f843fc5bc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %jmp T_35.8;
T_35.6 ;
    %load/vec4 v0x7f843fc5ce10_0;
    %nor/r;
    %load/vec4 v0x7f843fc5b840_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v0x7f843fc5b840_0;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
T_35.9 ;
    %vpi_call 18 242 "$write", "%c", v0x7f843fc5b840_0 {0 0 0};
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v0x7f843fc5ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
T_35.11 ;
    %vpi_call 18 249 "$display", "IO:Return" {0 0 0};
    %vpi_call 18 250 "$finish" {0 0 0};
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x7f843fc5bc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0x7f843fc5ba10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5bbe0_0, 0, 1;
T_35.15 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %load/vec4 v0x7f843fc5bac0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5c960_0;
    %store/vec4 v0x7f843fc5b400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b4b0_0, 0, 1;
T_35.17 ;
    %jmp T_35.14;
T_35.14 ;
    %pop/vec4 1;
T_35.5 ;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7f843fc5c4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_35.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_35.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_35.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_35.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_35.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %jmp T_35.32;
T_35.19 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5c960_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_35.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.36;
T_35.35 ;
    %load/vec4 v0x7f843fc5c960_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_35.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
T_35.37 ;
T_35.36 ;
T_35.33 ;
    %jmp T_35.32;
T_35.20 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f843fc5b1f0_0, 0, 3;
    %load/vec4 v0x7f843fc5c960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_35.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_35.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_35.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_35.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f843fc5b2a0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
    %jmp T_35.52;
T_35.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
    %jmp T_35.52;
T_35.52 ;
    %pop/vec4 1;
T_35.39 ;
    %jmp T_35.32;
T_35.21 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5bf70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f843fc5b1f0_0, 0, 3;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.55, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %jmp T_35.56;
T_35.55 ;
    %load/vec4 v0x7f843fc5c960_0;
    %load/vec4 v0x7f843fc5c0d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5b350_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_35.58, 8;
T_35.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.58, 8;
 ; End of false expr.
    %blend;
T_35.58;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.56 ;
T_35.53 ;
    %jmp T_35.32;
T_35.22 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5c0d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5c960_0;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
    %load/vec4 v0x7f843fc5b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.61 ;
T_35.59 ;
    %jmp T_35.32;
T_35.23 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5bf70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f843fc5b1f0_0, 0, 3;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.65, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %jmp T_35.66;
T_35.65 ;
    %load/vec4 v0x7f843fc5c960_0;
    %load/vec4 v0x7f843fc5c0d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5b350_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_35.68, 8;
T_35.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.68, 8;
 ; End of false expr.
    %blend;
T_35.68;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.66 ;
T_35.63 ;
    %jmp T_35.32;
T_35.24 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5c0d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5bac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.71, 8;
    %load/vec4 v0x7f843fc5c960_0;
    %store/vec4 v0x7f843fc5b400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b4b0_0, 0, 1;
T_35.71 ;
    %load/vec4 v0x7f843fc5b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.73 ;
T_35.69 ;
    %jmp T_35.32;
T_35.25 ;
    %load/vec4 v0x7f843fc5ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.75, 8;
    %load/vec4 v0x7f843fc5c020_0;
    %pad/u 8;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.75 ;
    %jmp T_35.32;
T_35.26 ;
    %load/vec4 v0x7f843fc5ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.77 ;
    %jmp T_35.32;
T_35.27 ;
    %load/vec4 v0x7f843fc5ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.79, 8;
    %load/vec4 v0x7f843fc5c0d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %ix/getv 4, v0x7f843fc5be20_0;
    %load/vec4a v0x7f843fc5af30, 4;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
    %load/vec4 v0x7f843fc5be20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %load/vec4 v0x7f843fc5b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.81 ;
T_35.79 ;
    %jmp T_35.32;
T_35.28 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5bf70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f843fc5b1f0_0, 0, 3;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.85, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %pad/u 17;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %jmp T_35.86;
T_35.85 ;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f843fc5c960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc5be20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %jmp T_35.88;
T_35.87 ;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.89, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f843fc5be20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %jmp T_35.90;
T_35.89 ;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.91, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %jmp T_35.92;
T_35.91 ;
    %load/vec4 v0x7f843fc5c960_0;
    %load/vec4 v0x7f843fc5c0d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5b350_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_35.94, 8;
T_35.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.94, 8;
 ; End of false expr.
    %blend;
T_35.94;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.92 ;
T_35.90 ;
T_35.88 ;
T_35.86 ;
T_35.83 ;
    %jmp T_35.32;
T_35.29 ;
    %load/vec4 v0x7f843fc5c0d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.95, 8;
    %load/vec4 v0x7f843fc5c0d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %jmp T_35.96;
T_35.95 ;
    %load/vec4 v0x7f843fc5ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.97, 8;
    %load/vec4 v0x7f843fc5c0d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5c760_0;
    %store/vec4 v0x7f843fc5b600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5b6b0_0, 0, 1;
    %load/vec4 v0x7f843fc5be20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %load/vec4 v0x7f843fc5b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.99 ;
T_35.97 ;
T_35.96 ;
    %jmp T_35.32;
T_35.30 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5bf70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f843fc5b1f0_0, 0, 3;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.103, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %pad/u 17;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %jmp T_35.104;
T_35.103 ;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f843fc5c960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f843fc5be20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %jmp T_35.106;
T_35.105 ;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.107, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f843fc5be20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %jmp T_35.108;
T_35.107 ;
    %load/vec4 v0x7f843fc5bf70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.109, 4;
    %load/vec4 v0x7f843fc5c960_0;
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %jmp T_35.110;
T_35.109 ;
    %load/vec4 v0x7f843fc5c960_0;
    %load/vec4 v0x7f843fc5c0d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5b350_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_35.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_35.112, 8;
T_35.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_35.112, 8;
 ; End of false expr.
    %blend;
T_35.112;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.110 ;
T_35.108 ;
T_35.106 ;
T_35.104 ;
T_35.101 ;
    %jmp T_35.32;
T_35.31 ;
    %load/vec4 v0x7f843fc5cc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5ca40_0, 0, 1;
    %load/vec4 v0x7f843fc5c0d0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f843fc5b350_0, 0, 17;
    %load/vec4 v0x7f843fc5be20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7f843fc5b010_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc5c8c0_0, 0, 1;
    %load/vec4 v0x7f843fc5b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f843fc5b550_0, 0, 5;
T_35.115 ;
T_35.113 ;
    %jmp T_35.32;
T_35.32 ;
    %pop/vec4 1;
T_35.3 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7f843fc3d100;
T_36 ;
    %wait E_0x7f843fc3d5b0;
    %load/vec4 v0x7f843fc5f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc608d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f843fc60960_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f843fc60960_0, 0;
    %load/vec4 v0x7f843fc60960_0;
    %assign/vec4 v0x7f843fc608d0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f843fc16b90;
T_37 ;
    %vpi_call 3 21 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc60a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f843fc60af0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_37.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.1, 5;
    %jmp/1 T_37.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7f843fc60a30_0;
    %nor/r;
    %store/vec4 v0x7f843fc60a30_0, 0, 1;
    %jmp T_37.0;
T_37.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f843fc60af0_0, 0, 1;
T_37.2 ;
    %delay 1000, 0;
    %load/vec4 v0x7f843fc60a30_0;
    %nor/r;
    %store/vec4 v0x7f843fc60a30_0, 0, 1;
    %jmp T_37.2;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "testbench.v";
    "./riscv_top.v";
    "./cpu.v";
    "./ctrl.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if.v";
    "./if_id.v";
    "./mem.v";
    "./mem_ctrl.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
    "./hci.v";
    "./fifo.v";
    "./uart.v";
    "./uart_baud_clk.v";
    "./uart_rx.v";
    "./uart_tx.v";
    "./ram.v";
