
---------- Begin Simulation Statistics ----------
final_tick                                85214715500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 422516                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687780                       # Number of bytes of host memory used
host_op_rate                                   422531                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   236.68                       # Real time elapsed on the host
host_tick_rate                              360045793                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085215                       # Number of seconds simulated
sim_ticks                                 85214715500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.497093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599912                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599991                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             410                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              243                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602175                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     607                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.704294                       # CPI: cycles per instruction
system.cpu.discardedOps                          2675                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412105                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901153                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094568                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        57212833                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586753                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170429431                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       113216598                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       182036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       186245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           62                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       372678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             63                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       181903                       # Transaction distribution
system.membus.trans_dist::CleanEvict              133                       # Transaction distribution
system.membus.trans_dist::ReadExReq            185992                       # Transaction distribution
system.membus.trans_dist::ReadExResp           185992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       554426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 554426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188466176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188466176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186195                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186195    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186195                       # Request fanout histogram
system.membus.respLayer1.occupancy         6231889000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6263573000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       367779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          309                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185993                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           371                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       558061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                559112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       348160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190432768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190780928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          182099                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93134336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           368533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 368419     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    113      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             368533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1675819000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1581536498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3153999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   31                       # number of demand (read+write) hits
system.l2.demand_hits::total                      236                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 205                       # number of overall hits
system.l2.overall_hits::.cpu.data                  31                       # number of overall hits
system.l2.overall_hits::total                     236                       # number of overall hits
system.l2.demand_misses::.cpu.inst                166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             186032                       # number of demand (read+write) misses
system.l2.demand_misses::total                 186198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               166                       # number of overall misses
system.l2.overall_misses::.cpu.data            186032                       # number of overall misses
system.l2.overall_misses::total                186198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     19631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24049566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24069197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     19631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24049566000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24069197000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           186063                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               186434                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          186063                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              186434                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.447439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998734                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.447439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998734                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118259.036145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 129276.500817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129266.678482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118259.036145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 129276.500817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129266.678482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              181903                       # number of writebacks
system.l2.writebacks::total                    181903                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        186030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            186195                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       186030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           186195                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     17878500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22189054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22206932500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     17878500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22189054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22206932500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.444744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.444744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 108354.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 119276.751062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119267.072156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 108354.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 119276.751062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119267.072156                       # average overall mshr miss latency
system.l2.replacements                         182099                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       185876                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           185876                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       185876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       185876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          275                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              275                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          275                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          275                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          185992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              185992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24044068500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24044068500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        185993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 129274.745688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129274.745688                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       185992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         185992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  22184148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22184148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 119274.745688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119274.745688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     19631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.447439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.447439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118259.036145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118259.036145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     17878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.444744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.444744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 108354.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 108354.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.571429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 137437.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 137437.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.542857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.542857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 129092.105263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 129092.105263                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4053.529178                       # Cycle average of tags in use
system.l2.tags.total_refs                      372625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186195                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.365968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4050.163210                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1913                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3167219                       # Number of tag accesses
system.l2.tags.data_accesses                  3167219                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95247360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95331840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93134336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93134336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          186030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              186195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       181903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             181903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            991378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1117733709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1118725087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       991378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           991378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1092937240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1092937240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1092937240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           991378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1117733709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2211662327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243456750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        60633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        60633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1878684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1394560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      186195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     181903                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90904                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61771628750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7447800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             89700878750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41469.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60219.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1365447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1333479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  186176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  60633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       245827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    766.653752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   696.158013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.053265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6241      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      0.00%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6352      2.58%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104646     42.57%     47.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      0.03%     47.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.00%     47.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5127      2.09%     49.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       123381     50.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       245827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        60633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.566556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.006742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.430634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        60631    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         60633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        60633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.000016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.000016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            60632    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         60633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95331840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93132352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95331840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93134336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1118.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1092.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1118.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1092.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85214418000                       # Total gap between requests
system.mem_ctrls.avgGap                     231499.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95247360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93132352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 991378.067793936352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1117733708.798218011856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1092913958.035804271698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     65592000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  89635286750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2069698758250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49690.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     60229.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1422254.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            877570260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            466439655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5317529280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796949700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6726620160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19136621970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16607400960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52929131985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.126664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  42439783000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2845440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39929492500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            877634520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            466473810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5317929120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3799157760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6726620160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19089281190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16647266880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52924363440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.070705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42541725500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2845440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39827550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2387552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2387552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2387552                       # number of overall hits
system.cpu.icache.overall_hits::total         2387552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          371                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            371                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          371                       # number of overall misses
system.cpu.icache.overall_misses::total           371                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23489500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23489500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23489500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23489500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2387923                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2387923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2387923                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2387923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63314.016173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63314.016173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63314.016173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63314.016173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          309                       # number of writebacks
system.cpu.icache.writebacks::total               309                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23118500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23118500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62314.016173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62314.016173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62314.016173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62314.016173                       # average overall mshr miss latency
system.cpu.icache.replacements                    309                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2387552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2387552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          371                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           371                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23489500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23489500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2387923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2387923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63314.016173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63314.016173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62314.016173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62314.016173                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            61.993692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2387923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               371                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6436.450135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    61.993692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4776217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4776217                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48434519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48434519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48434562                       # number of overall hits
system.cpu.dcache.overall_hits::total        48434562                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       372048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         372048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       372057                       # number of overall misses
system.cpu.dcache.overall_misses::total        372057                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49339367000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49339367000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49339367000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49339367000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806619                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 132615.595300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 132615.595300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 132612.387349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 132612.387349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       185876                       # number of writebacks
system.cpu.dcache.writebacks::total            185876                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       185989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       185989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       185989                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       185989                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       186059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       186059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       186063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       186063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24328652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24328652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24329164000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24329164000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 130757.727388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 130757.727388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 130757.668102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 130757.668102                       # average overall mshr miss latency
system.cpu.dcache.replacements                 185935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88267.605634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88267.605634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5578500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5578500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84522.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84522.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12723599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12723599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       371977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       371977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  49333100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49333100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 132624.060090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 132624.060090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       185984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       185984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       185993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24323073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24323073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 130774.133973                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 130774.133973                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       512000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       512000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       128000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       128000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.939215                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48620653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            186063                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.312851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.939215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999525                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999525                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97799357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97799357                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85214715500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
