<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<audio_process time="2017-03-22 15:00:03">
    <Audio>
        <Handset>
            <NB1>
                <mic_switch id="0x0" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x2" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x4" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x6" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x8" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0xa" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0xc" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </VOIP1>
        </Handset>
        <Handsfree>
            <NB1>
                <mic_switch id="0xe" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x00" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x10" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x00" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x12" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x00" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x14" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x00" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x16" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x00" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x18" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x00" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x1a" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </VOIP1>
        </Handsfree>
        <Headset4P>
            <NB1>
                <mic_switch id="0x1c" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x1e" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x20" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x22" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x24" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x26" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x28" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x01" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </VOIP1>
        </Headset4P>
        <Headset3P>
            <NB1>
                <mic_switch id="0x2a" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x2c" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x2e" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x30" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x32" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x34" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x36" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </VOIP1>
        </Headset3P>
        <BTHS visible="false">
            <NB1>
                <mic_switch id="0x38" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x3a" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x3c" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x3e" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x40" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x42" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x44" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </VOIP1>
        </BTHS>
        <BTHSNREC visible="false">
            <NB1>
                <mic_switch id="0x46" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x48" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x4a" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x4c" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x4e" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x50" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x52" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="false" val="0x0" />
                    <main_mic_enable offset="0" bits="1" visible="false" val="0x0" />
                </mic_switch>
            </VOIP1>
        </BTHSNREC>
        <TypeC_Digital>
            <NB1>
                <mic_switch id="0x54" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x56" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x58" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x5a" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x5c" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x5e" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x60" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </VOIP1>
        </TypeC_Digital>
        <Hac>
            <NB1>
                <mic_switch id="0x62" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB1>
            <NB2>
                <mic_switch id="0x64" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </NB2>
            <WB1>
                <mic_switch id="0x66" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB1>
            <WB2>
                <mic_switch id="0x68" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </WB2>
            <SWB1>
                <mic_switch id="0x6a" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </SWB1>
            <FB1>
                <mic_switch id="0x6c" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="true" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </FB1>
            <VOIP1>
                <mic_switch id="0x6e" t="u16">
                    <head_mic_enable offset="2" bits="1" visible="false" val="0x00" />
                    <aux_mic_enable offset="1" bits="1" visible="true" val="0x01" />
                    <main_mic_enable offset="0" bits="1" visible="true" val="0x01" />
                </mic_switch>
            </VOIP1>
        </Hac>
    </Audio>
    <Music>
        <Headset>
            <Record>
                <eq>
                    <RECORDEQ_sw_switch offset="0" bits="16" t="u16" id="0x144" visible="true" val="0xff00" />
                    <RECORDEQ_master_gain offset="0" bits="16" t="u16" id="0x146" visible="true" val="0x0400" />
                    <RECORDEQ_band_para00>
                        <f0 offset="0" bits="16" t="u16" id="0x148" visible="true" val="0x03e8" />
                        <df offset="0" bits="16" t="u16" id="0x14a" visible="true" val="0x03e8" />
                        <boost offset="0" bits="16" t="u16" id="0x14c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x14e" visible="true" val="0x00" />
                    </RECORDEQ_band_para00>
                    <RECORDEQ_band_para01>
                        <f0 offset="0" bits="16" t="u16" id="0x150" visible="true" val="0x07d0" />
                        <df offset="0" bits="16" t="u16" id="0x152" visible="true" val="0x07d0" />
                        <boost offset="0" bits="16" t="u16" id="0x154" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x156" visible="true" val="0x00" />
                    </RECORDEQ_band_para01>
                    <RECORDEQ_band_para02>
                        <f0 offset="0" bits="16" t="u16" id="0x158" visible="true" val="0x0bb8" />
                        <df offset="0" bits="16" t="u16" id="0x15a" visible="true" val="0x0bb8" />
                        <boost offset="0" bits="16" t="u16" id="0x15c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x15e" visible="true" val="0x00" />
                    </RECORDEQ_band_para02>
                    <RECORDEQ_band_para03>
                        <f0 offset="0" bits="16" t="u16" id="0x160" visible="true" val="0x0fa0" />
                        <df offset="0" bits="16" t="u16" id="0x162" visible="true" val="0x0fa0" />
                        <boost offset="0" bits="16" t="u16" id="0x164" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x166" visible="true" val="0x00" />
                    </RECORDEQ_band_para03>
                    <RECORDEQ_band_para04>
                        <f0 offset="0" bits="16" t="u16" id="0x168" visible="true" val="0x1388" />
                        <df offset="0" bits="16" t="u16" id="0x16a" visible="true" val="0x1388" />
                        <boost offset="0" bits="16" t="u16" id="0x16c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x16e" visible="true" val="0x00" />
                    </RECORDEQ_band_para04>
                    <RECORDEQ_band_para05>
                        <f0 offset="0" bits="16" t="u16" id="0x170" visible="true" val="0x1770" />
                        <df offset="0" bits="16" t="u16" id="0x172" visible="true" val="0x1770" />
                        <boost offset="0" bits="16" t="u16" id="0x174" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x176" visible="true" val="0x00" />
                    </RECORDEQ_band_para05>
                </eq>
                <dp>
                    <DP_sw_switch offset="0" bits="16" t="u16" id="0x178" visible="true" val="0x03" />
                    <DP_input_gain offset="0" bits="16" t="u16" id="0x17a" visible="true" val="0x07fb" />
                    <DP_sdelay offset="0" bits="16" t="u16" id="0x17c" visible="true" val="0x32" />
                    <DP_limit_up offset="0" bits="16" t="u16" id="0x17e" visible="true" val="0x00" />
                    <DP_limit_down offset="0" bits="16" t="u16" id="0x180" visible="true" val="0xfffffc7c" />
                    <COMPRESSOR_threshold offset="0" bits="16" t="u16" id="0x182" visible="true" val="0xffffffe2" />
                    <COMPRESSOR_ratio offset="0" bits="16" t="u16" id="0x184" visible="true" val="0x671f" />
                    <COMPRESSOR_attack offset="0" bits="16" t="u16" id="0x186" visible="true" val="0x05" />
                    <COMPRESSOR_hold offset="0" bits="16" t="u16" id="0x188" visible="true" val="0x32" />
                    <COMPRESSOR_release offset="0" bits="16" t="u16" id="0x18a" visible="true" val="0x64" />
                    <EXPANDER_threshold offset="0" bits="16" t="u16" id="0x18c" visible="true" val="0xfffffda8" />
                    <EXPANDER_ratio offset="0" bits="16" t="u16" id="0x18e" visible="true" val="0x5669" />
                    <EXPANDER_attack offset="0" bits="16" t="u16" id="0x190" visible="true" val="0x05" />
                    <EXPANDER_hold offset="0" bits="16" t="u16" id="0x192" visible="true" val="0x32" />
                    <EXPANDER_release offset="0" bits="16" t="u16" id="0x194" visible="true" val="0x64" />
                    <DP_lcf_fp_l offset="0" bits="16" t="u16" id="0x196" visible="true" val="0xc8" />
                    <DP_lcf_fp_r offset="0" bits="16" t="u16" id="0x198" visible="true" val="0xc8" />
                    <DP_lcf_gain_l offset="0" bits="16" t="u16" id="0x19a" visible="true" val="0x4000" />
                    <DP_lcf_gain_r offset="0" bits="16" t="u16" id="0x19c" visible="true" val="0x4000" />
                </dp>
                <nr>
                    <nr_switch offset="0" bits="16" t="u16" id="0x19e" visible="true" val="0x01" />
                    <modu1_switch offset="0" bits="16" t="u16" id="0x1a0" visible="true" val="0x1111" />
                    <modu2_switch offset="0" bits="16" t="u16" id="0x1a2" visible="true" val="0x2802" />
                    <min_psne offset="0" bits="16" t="u16" id="0x1a4" visible="true" val="0xffffe4a8" />
                    <max_psne offset="0" bits="16" t="u16" id="0x1a6" visible="true" val="0xffffee6c" />
                    <nr_dgain offset="0" bits="16" t="u16" id="0x1a8" visible="true" val="0x0258" />
                    <ns_limit offset="0" bits="16" t="u16" id="0x1aa" visible="true" val="0x04b0" />
                    <ns_factor offset="0" bits="16" t="u16" id="0x1ac" visible="true" val="0x64" />
                </nr>
            </Record>
            <UnprocessRecord>
                <eq>
                    <RECORDEQ_sw_switch offset="0" bits="16" t="u16" id="0x1874" visible="true" val="0xff00" />
                    <RECORDEQ_master_gain offset="0" bits="16" t="u16" id="0x1876" visible="true" val="0x0400" />
                    <RECORDEQ_band_para00>
                        <f0 offset="0" bits="16" t="u16" id="0x1878" visible="true" val="0x03e8" />
                        <df offset="0" bits="16" t="u16" id="0x187a" visible="true" val="0x03e8" />
                        <boost offset="0" bits="16" t="u16" id="0x187c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x187e" visible="true" val="0x00" />
                    </RECORDEQ_band_para00>
                    <RECORDEQ_band_para01>
                        <f0 offset="0" bits="16" t="u16" id="0x1880" visible="true" val="0x07d0" />
                        <df offset="0" bits="16" t="u16" id="0x1882" visible="true" val="0x07d0" />
                        <boost offset="0" bits="16" t="u16" id="0x1884" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x1886" visible="true" val="0x00" />
                    </RECORDEQ_band_para01>
                    <RECORDEQ_band_para02>
                        <f0 offset="0" bits="16" t="u16" id="0x1888" visible="true" val="0x0bb8" />
                        <df offset="0" bits="16" t="u16" id="0x188a" visible="true" val="0x0bb8" />
                        <boost offset="0" bits="16" t="u16" id="0x188c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x188e" visible="true" val="0x00" />
                    </RECORDEQ_band_para02>
                    <RECORDEQ_band_para03>
                        <f0 offset="0" bits="16" t="u16" id="0x1890" visible="true" val="0x0fa0" />
                        <df offset="0" bits="16" t="u16" id="0x1892" visible="true" val="0x0fa0" />
                        <boost offset="0" bits="16" t="u16" id="0x1894" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x1896" visible="true" val="0x00" />
                    </RECORDEQ_band_para03>
                    <RECORDEQ_band_para04>
                        <f0 offset="0" bits="16" t="u16" id="0x1898" visible="true" val="0x1388" />
                        <df offset="0" bits="16" t="u16" id="0x189a" visible="true" val="0x1388" />
                        <boost offset="0" bits="16" t="u16" id="0x189c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x189e" visible="true" val="0x00" />
                    </RECORDEQ_band_para04>
                    <RECORDEQ_band_para05>
                        <f0 offset="0" bits="16" t="u16" id="0x18a0" visible="true" val="0x1770" />
                        <df offset="0" bits="16" t="u16" id="0x18a2" visible="true" val="0x1770" />
                        <boost offset="0" bits="16" t="u16" id="0x18a4" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x18a6" visible="true" val="0x00" />
                    </RECORDEQ_band_para05>
                </eq>
                <dp>
                    <DP_sw_switch offset="0" bits="16" t="u16" id="0x18a8" visible="true" val="0x03" />
                    <DP_input_gain offset="0" bits="16" t="u16" id="0x18aa" visible="true" val="0x07fb" />
                    <DP_sdelay offset="0" bits="16" t="u16" id="0x18ac" visible="true" val="0x32" />
                    <DP_limit_up offset="0" bits="16" t="u16" id="0x18ae" visible="true" val="0x00" />
                    <DP_limit_down offset="0" bits="16" t="u16" id="0x18b0" visible="true" val="0xfffffd44" />
                    <COMPRESSOR_threshold offset="0" bits="16" t="u16" id="0x18b2" visible="true" val="0xffffffe2" />
                    <COMPRESSOR_ratio offset="0" bits="16" t="u16" id="0x18b4" visible="true" val="0x671f" />
                    <COMPRESSOR_attack offset="0" bits="16" t="u16" id="0x18b6" visible="true" val="0x05" />
                    <COMPRESSOR_hold offset="0" bits="16" t="u16" id="0x18b8" visible="true" val="0x32" />
                    <COMPRESSOR_release offset="0" bits="16" t="u16" id="0x18ba" visible="true" val="0x64" />
                    <EXPANDER_threshold offset="0" bits="16" t="u16" id="0x18bc" visible="true" val="0xfffffda8" />
                    <EXPANDER_ratio offset="0" bits="16" t="u16" id="0x18be" visible="true" val="0x5669" />
                    <EXPANDER_attack offset="0" bits="16" t="u16" id="0x18c0" visible="true" val="0x05" />
                    <EXPANDER_hold offset="0" bits="16" t="u16" id="0x18c2" visible="true" val="0x32" />
                    <EXPANDER_release offset="0" bits="16" t="u16" id="0x18c4" visible="true" val="0x64" />
                    <DP_lcf_fp_l offset="0" bits="16" t="u16" id="0x18c6" visible="true" val="0xc8" />
                    <DP_lcf_fp_r offset="0" bits="16" t="u16" id="0x18c8" visible="true" val="0xc8" />
                    <DP_lcf_gain_l offset="0" bits="16" t="u16" id="0x18ca" visible="true" val="0x4000" />
                    <DP_lcf_gain_r offset="0" bits="16" t="u16" id="0x18cc" visible="true" val="0x4000" />
                </dp>
                <nr>
                    <nr_switch offset="0" bits="16" t="u16" id="0x18ce" visible="true" val="0x00" />
                    <modu1_switch offset="0" bits="16" t="u16" id="0x18d0" visible="true" val="0x1111" />
                    <modu2_switch offset="0" bits="16" t="u16" id="0x18d2" visible="true" val="0x2802" />
                    <min_psne offset="0" bits="16" t="u16" id="0x18d4" visible="true" val="0xffffe4a8" />
                    <max_psne offset="0" bits="16" t="u16" id="0x18d6" visible="true" val="0xffffee6c" />
                    <nr_dgain offset="0" bits="16" t="u16" id="0x18d8" visible="true" val="0x00" />
                    <ns_limit offset="0" bits="16" t="u16" id="0x18da" visible="true" val="0x04b0" />
                    <ns_factor offset="0" bits="16" t="u16" id="0x18dc" visible="true" val="0x64" />
                </nr>
            </UnprocessRecord>
        </Headset>
        <Handsfree>
            <Record>
                <eq>
                    <RECORDEQ_sw_switch offset="0" bits="16" t="u16" id="0x70" visible="true" val="0xff00" />
                    <RECORDEQ_master_gain offset="0" bits="16" t="u16" id="0x72" visible="true" val="0x0400" />
                    <RECORDEQ_band_para00>
                        <f0 offset="0" bits="16" t="u16" id="0x74" visible="true" val="0x03e8" />
                        <df offset="0" bits="16" t="u16" id="0x76" visible="true" val="0x03e8" />
                        <boost offset="0" bits="16" t="u16" id="0x78" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x7a" visible="true" val="0x00" />
                    </RECORDEQ_band_para00>
                    <RECORDEQ_band_para01>
                        <f0 offset="0" bits="16" t="u16" id="0x7c" visible="true" val="0x07d0" />
                        <df offset="0" bits="16" t="u16" id="0x7e" visible="true" val="0x07d0" />
                        <boost offset="0" bits="16" t="u16" id="0x80" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x82" visible="true" val="0x00" />
                    </RECORDEQ_band_para01>
                    <RECORDEQ_band_para02>
                        <f0 offset="0" bits="16" t="u16" id="0x84" visible="true" val="0x0bb8" />
                        <df offset="0" bits="16" t="u16" id="0x86" visible="true" val="0x0bb8" />
                        <boost offset="0" bits="16" t="u16" id="0x88" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x8a" visible="true" val="0x00" />
                    </RECORDEQ_band_para02>
                    <RECORDEQ_band_para03>
                        <f0 offset="0" bits="16" t="u16" id="0x8c" visible="true" val="0x0fa0" />
                        <df offset="0" bits="16" t="u16" id="0x8e" visible="true" val="0x0fa0" />
                        <boost offset="0" bits="16" t="u16" id="0x90" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x92" visible="true" val="0x00" />
                    </RECORDEQ_band_para03>
                    <RECORDEQ_band_para04>
                        <f0 offset="0" bits="16" t="u16" id="0x94" visible="true" val="0x1388" />
                        <df offset="0" bits="16" t="u16" id="0x96" visible="true" val="0x1388" />
                        <boost offset="0" bits="16" t="u16" id="0x98" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x9a" visible="true" val="0x00" />
                    </RECORDEQ_band_para04>
                    <RECORDEQ_band_para05>
                        <f0 offset="0" bits="16" t="u16" id="0x9c" visible="true" val="0x1770" />
                        <df offset="0" bits="16" t="u16" id="0x9e" visible="true" val="0x1770" />
                        <boost offset="0" bits="16" t="u16" id="0xa0" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0xa2" visible="true" val="0x00" />
                    </RECORDEQ_band_para05>
                </eq>
                <dp>
                    <DP_sw_switch offset="0" bits="16" t="u16" id="0xa4" visible="true" val="0x03" />
                    <DP_input_gain offset="0" bits="16" t="u16" id="0xa6" visible="true" val="0x07fb" />
                    <DP_sdelay offset="0" bits="16" t="u16" id="0xa8" visible="true" val="0x32" />
                    <DP_limit_up offset="0" bits="16" t="u16" id="0xaa" visible="true" val="0x00" />
                    <DP_limit_down offset="0" bits="16" t="u16" id="0xac" visible="true" val="0xfffffd44" />
                    <COMPRESSOR_threshold offset="0" bits="16" t="u16" id="0xae" visible="true" val="0xffffffe2" />
                    <COMPRESSOR_ratio offset="0" bits="16" t="u16" id="0xb0" visible="true" val="0x671f" />
                    <COMPRESSOR_attack offset="0" bits="16" t="u16" id="0xb2" visible="true" val="0x05" />
                    <COMPRESSOR_hold offset="0" bits="16" t="u16" id="0xb4" visible="true" val="0x32" />
                    <COMPRESSOR_release offset="0" bits="16" t="u16" id="0xb6" visible="true" val="0x64" />
                    <EXPANDER_threshold offset="0" bits="16" t="u16" id="0xb8" visible="true" val="0xfffffda8" />
                    <EXPANDER_ratio offset="0" bits="16" t="u16" id="0xba" visible="true" val="0x5669" />
                    <EXPANDER_attack offset="0" bits="16" t="u16" id="0xbc" visible="true" val="0x05" />
                    <EXPANDER_hold offset="0" bits="16" t="u16" id="0xbe" visible="true" val="0x32" />
                    <EXPANDER_release offset="0" bits="16" t="u16" id="0xc0" visible="true" val="0x64" />
                    <DP_lcf_fp_l offset="0" bits="16" t="u16" id="0xc2" visible="true" val="0xc8" />
                    <DP_lcf_fp_r offset="0" bits="16" t="u16" id="0xc4" visible="true" val="0xc8" />
                    <DP_lcf_gain_l offset="0" bits="16" t="u16" id="0xc6" visible="true" val="0x4000" />
                    <DP_lcf_gain_r offset="0" bits="16" t="u16" id="0xc8" visible="true" val="0x4000" />
                </dp>
                <nr>
                    <nr_switch offset="0" bits="16" t="u16" id="0xca" visible="true" val="0x00" />
                    <modu1_switch offset="0" bits="16" t="u16" id="0xcc" visible="true" val="0x1111" />
                    <modu2_switch offset="0" bits="16" t="u16" id="0xce" visible="true" val="0x2802" />
                    <min_psne offset="0" bits="16" t="u16" id="0xd0" visible="true" val="0xffffe4a8" />
                    <max_psne offset="0" bits="16" t="u16" id="0xd2" visible="true" val="0xffffee6c" />
                    <nr_dgain offset="0" bits="16" t="u16" id="0xd4" visible="true" val="0x00" />
                    <ns_limit offset="0" bits="16" t="u16" id="0xd6" visible="true" val="0x04b0" />
                    <ns_factor offset="0" bits="16" t="u16" id="0xd8" visible="true" val="0x64" />
                </nr>
            </Record>
            <UnprocessRecord>
                <eq>
                    <RECORDEQ_sw_switch offset="0" bits="16" t="u16" id="0xda" visible="true" val="0xff00" />
                    <RECORDEQ_master_gain offset="0" bits="16" t="u16" id="0xdc" visible="true" val="0x0400" />
                    <RECORDEQ_band_para00>
                        <f0 offset="0" bits="16" t="u16" id="0xde" visible="true" val="0x03e8" />
                        <df offset="0" bits="16" t="u16" id="0xe0" visible="true" val="0x03e8" />
                        <boost offset="0" bits="16" t="u16" id="0xe2" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0xe4" visible="true" val="0x00" />
                    </RECORDEQ_band_para00>
                    <RECORDEQ_band_para01>
                        <f0 offset="0" bits="16" t="u16" id="0xe6" visible="true" val="0x07d0" />
                        <df offset="0" bits="16" t="u16" id="0xe8" visible="true" val="0x07d0" />
                        <boost offset="0" bits="16" t="u16" id="0xea" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0xec" visible="true" val="0x00" />
                    </RECORDEQ_band_para01>
                    <RECORDEQ_band_para02>
                        <f0 offset="0" bits="16" t="u16" id="0xee" visible="true" val="0x0bb8" />
                        <df offset="0" bits="16" t="u16" id="0xf0" visible="true" val="0x0bb8" />
                        <boost offset="0" bits="16" t="u16" id="0xf2" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0xf4" visible="true" val="0x00" />
                    </RECORDEQ_band_para02>
                    <RECORDEQ_band_para03>
                        <f0 offset="0" bits="16" t="u16" id="0xf6" visible="true" val="0x0fa0" />
                        <df offset="0" bits="16" t="u16" id="0xf8" visible="true" val="0x0fa0" />
                        <boost offset="0" bits="16" t="u16" id="0xfa" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0xfc" visible="true" val="0x00" />
                    </RECORDEQ_band_para03>
                    <RECORDEQ_band_para04>
                        <f0 offset="0" bits="16" t="u16" id="0xfe" visible="true" val="0x1388" />
                        <df offset="0" bits="16" t="u16" id="0x100" visible="true" val="0x1388" />
                        <boost offset="0" bits="16" t="u16" id="0x102" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x104" visible="true" val="0x00" />
                    </RECORDEQ_band_para04>
                    <RECORDEQ_band_para05>
                        <f0 offset="0" bits="16" t="u16" id="0x106" visible="true" val="0x1770" />
                        <df offset="0" bits="16" t="u16" id="0x108" visible="true" val="0x1770" />
                        <boost offset="0" bits="16" t="u16" id="0x10a" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x10c" visible="true" val="0x00" />
                    </RECORDEQ_band_para05>
                </eq>
                <dp>
                    <DP_sw_switch offset="0" bits="16" t="u16" id="0x10e" visible="true" val="0x03" />
                    <DP_input_gain offset="0" bits="16" t="u16" id="0x110" visible="true" val="0x07fb" />
                    <DP_sdelay offset="0" bits="16" t="u16" id="0x112" visible="true" val="0x32" />
                    <DP_limit_up offset="0" bits="16" t="u16" id="0x114" visible="true" val="0x00" />
                    <DP_limit_down offset="0" bits="16" t="u16" id="0x116" visible="true" val="0xfffffd44" />
                    <COMPRESSOR_threshold offset="0" bits="16" t="u16" id="0x118" visible="true" val="0xffffffe2" />
                    <COMPRESSOR_ratio offset="0" bits="16" t="u16" id="0x11a" visible="true" val="0x671f" />
                    <COMPRESSOR_attack offset="0" bits="16" t="u16" id="0x11c" visible="true" val="0x05" />
                    <COMPRESSOR_hold offset="0" bits="16" t="u16" id="0x11e" visible="true" val="0x32" />
                    <COMPRESSOR_release offset="0" bits="16" t="u16" id="0x120" visible="true" val="0x64" />
                    <EXPANDER_threshold offset="0" bits="16" t="u16" id="0x122" visible="true" val="0xfffffda8" />
                    <EXPANDER_ratio offset="0" bits="16" t="u16" id="0x124" visible="true" val="0x5669" />
                    <EXPANDER_attack offset="0" bits="16" t="u16" id="0x126" visible="true" val="0x05" />
                    <EXPANDER_hold offset="0" bits="16" t="u16" id="0x128" visible="true" val="0x32" />
                    <EXPANDER_release offset="0" bits="16" t="u16" id="0x12a" visible="true" val="0x64" />
                    <DP_lcf_fp_l offset="0" bits="16" t="u16" id="0x12c" visible="true" val="0xc8" />
                    <DP_lcf_fp_r offset="0" bits="16" t="u16" id="0x12e" visible="true" val="0xc8" />
                    <DP_lcf_gain_l offset="0" bits="16" t="u16" id="0x130" visible="true" val="0x4000" />
                    <DP_lcf_gain_r offset="0" bits="16" t="u16" id="0x132" visible="true" val="0x4000" />
                </dp>
                <nr>
                    <nr_switch offset="0" bits="16" t="u16" id="0x134" visible="true" val="0x00" />
                    <modu1_switch offset="0" bits="16" t="u16" id="0x136" visible="true" val="0x1111" />
                    <modu2_switch offset="0" bits="16" t="u16" id="0x138" visible="true" val="0x2802" />
                    <min_psne offset="0" bits="16" t="u16" id="0x13a" visible="true" val="0xffffe4a8" />
                    <max_psne offset="0" bits="16" t="u16" id="0x13c" visible="true" val="0xffffee6c" />
                    <nr_dgain offset="0" bits="16" t="u16" id="0x13e" visible="true" val="0x00" />
                    <ns_limit offset="0" bits="16" t="u16" id="0x140" visible="true" val="0x04b0" />
                    <ns_factor offset="0" bits="16" t="u16" id="0x142" visible="true" val="0x64" />
                </nr>
            </UnprocessRecord>
        </Handsfree>
        <Bluetooth>
            <Record>
                <eq>
                    <RECORDEQ_sw_switch offset="0" bits="16" t="u16" id="0x2ec" visible="true" val="0xff00" />
                    <RECORDEQ_master_gain offset="0" bits="16" t="u16" id="0x2ee" visible="true" val="0x0400" />
                    <RECORDEQ_band_para00>
                        <f0 offset="0" bits="16" t="u16" id="0x2f0" visible="true" val="0x03e8" />
                        <df offset="0" bits="16" t="u16" id="0x2f2" visible="true" val="0x03e8" />
                        <boost offset="0" bits="16" t="u16" id="0x2f4" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x2f6" visible="true" val="0x00" />
                    </RECORDEQ_band_para00>
                    <RECORDEQ_band_para01>
                        <f0 offset="0" bits="16" t="u16" id="0x2f8" visible="true" val="0x07d0" />
                        <df offset="0" bits="16" t="u16" id="0x2fa" visible="true" val="0x07d0" />
                        <boost offset="0" bits="16" t="u16" id="0x2fc" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x2fe" visible="true" val="0x00" />
                    </RECORDEQ_band_para01>
                    <RECORDEQ_band_para02>
                        <f0 offset="0" bits="16" t="u16" id="0x300" visible="true" val="0x0bb8" />
                        <df offset="0" bits="16" t="u16" id="0x302" visible="true" val="0x0bb8" />
                        <boost offset="0" bits="16" t="u16" id="0x304" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x306" visible="true" val="0x00" />
                    </RECORDEQ_band_para02>
                    <RECORDEQ_band_para03>
                        <f0 offset="0" bits="16" t="u16" id="0x308" visible="true" val="0x0fa0" />
                        <df offset="0" bits="16" t="u16" id="0x30a" visible="true" val="0x0fa0" />
                        <boost offset="0" bits="16" t="u16" id="0x30c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x30e" visible="true" val="0x00" />
                    </RECORDEQ_band_para03>
                    <RECORDEQ_band_para04>
                        <f0 offset="0" bits="16" t="u16" id="0x310" visible="true" val="0x1388" />
                        <df offset="0" bits="16" t="u16" id="0x312" visible="true" val="0x1388" />
                        <boost offset="0" bits="16" t="u16" id="0x314" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x316" visible="true" val="0x00" />
                    </RECORDEQ_band_para04>
                    <RECORDEQ_band_para05>
                        <f0 offset="0" bits="16" t="u16" id="0x318" visible="true" val="0x1770" />
                        <df offset="0" bits="16" t="u16" id="0x31a" visible="true" val="0x1770" />
                        <boost offset="0" bits="16" t="u16" id="0x31c" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x31e" visible="true" val="0x00" />
                    </RECORDEQ_band_para05>
                </eq>
                <dp>
                    <DP_sw_switch offset="0" bits="16" t="u16" id="0x320" visible="true" val="0x03" />
                    <DP_input_gain offset="0" bits="16" t="u16" id="0x322" visible="true" val="0x07fb" />
                    <DP_sdelay offset="0" bits="16" t="u16" id="0x324" visible="true" val="0x32" />
                    <DP_limit_up offset="0" bits="16" t="u16" id="0x326" visible="true" val="0x00" />
                    <DP_limit_down offset="0" bits="16" t="u16" id="0x328" visible="true" val="0xfffffc7c" />
                    <COMPRESSOR_threshold offset="0" bits="16" t="u16" id="0x32a" visible="true" val="0xffffffe2" />
                    <COMPRESSOR_ratio offset="0" bits="16" t="u16" id="0x32c" visible="true" val="0x671f" />
                    <COMPRESSOR_attack offset="0" bits="16" t="u16" id="0x32e" visible="true" val="0x05" />
                    <COMPRESSOR_hold offset="0" bits="16" t="u16" id="0x330" visible="true" val="0x32" />
                    <COMPRESSOR_release offset="0" bits="16" t="u16" id="0x332" visible="true" val="0x64" />
                    <EXPANDER_threshold offset="0" bits="16" t="u16" id="0x334" visible="true" val="0xfffffda8" />
                    <EXPANDER_ratio offset="0" bits="16" t="u16" id="0x336" visible="true" val="0x5669" />
                    <EXPANDER_attack offset="0" bits="16" t="u16" id="0x338" visible="true" val="0x05" />
                    <EXPANDER_hold offset="0" bits="16" t="u16" id="0x33a" visible="true" val="0x32" />
                    <EXPANDER_release offset="0" bits="16" t="u16" id="0x33c" visible="true" val="0x64" />
                    <DP_lcf_fp_l offset="0" bits="16" t="u16" id="0x33e" visible="true" val="0xc8" />
                    <DP_lcf_fp_r offset="0" bits="16" t="u16" id="0x340" visible="true" val="0xc8" />
                    <DP_lcf_gain_l offset="0" bits="16" t="u16" id="0x342" visible="true" val="0x4000" />
                    <DP_lcf_gain_r offset="0" bits="16" t="u16" id="0x344" visible="true" val="0x4000" />
                </dp>
                <nr>
                    <nr_switch offset="0" bits="16" t="u16" id="0x346" visible="true" val="0x01" />
                    <modu1_switch offset="0" bits="16" t="u16" id="0x348" visible="true" val="0x1111" />
                    <modu2_switch offset="0" bits="16" t="u16" id="0x34a" visible="true" val="0x2802" />
                    <min_psne offset="0" bits="16" t="u16" id="0x34c" visible="true" val="0xffffe4a8" />
                    <max_psne offset="0" bits="16" t="u16" id="0x34e" visible="true" val="0xffffee6c" />
                    <nr_dgain offset="0" bits="16" t="u16" id="0x350" visible="true" val="0x0258" />
                    <ns_limit offset="0" bits="16" t="u16" id="0x352" visible="true" val="0x04b0" />
                    <ns_factor offset="0" bits="16" t="u16" id="0x354" visible="true" val="0x64" />
                </nr>
            </Record>
        </Bluetooth>
        <TypeC_Digital>
            <Record>
                <eq>
                    <RECORDEQ_sw_switch offset="0" bits="16" t="u16" id="0x218" visible="true" val="0xff00" />
                    <RECORDEQ_master_gain offset="0" bits="16" t="u16" id="0x21a" visible="true" val="0x0400" />
                    <RECORDEQ_band_para00>
                        <f0 offset="0" bits="16" t="u16" id="0x21c" visible="true" val="0x03e8" />
                        <df offset="0" bits="16" t="u16" id="0x21e" visible="true" val="0x03e8" />
                        <boost offset="0" bits="16" t="u16" id="0x220" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x222" visible="true" val="0x00" />
                    </RECORDEQ_band_para00>
                    <RECORDEQ_band_para01>
                        <f0 offset="0" bits="16" t="u16" id="0x224" visible="true" val="0x07d0" />
                        <df offset="0" bits="16" t="u16" id="0x226" visible="true" val="0x07d0" />
                        <boost offset="0" bits="16" t="u16" id="0x228" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x22a" visible="true" val="0x00" />
                    </RECORDEQ_band_para01>
                    <RECORDEQ_band_para02>
                        <f0 offset="0" bits="16" t="u16" id="0x22c" visible="true" val="0x0bb8" />
                        <df offset="0" bits="16" t="u16" id="0x22e" visible="true" val="0x0bb8" />
                        <boost offset="0" bits="16" t="u16" id="0x230" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x232" visible="true" val="0x00" />
                    </RECORDEQ_band_para02>
                    <RECORDEQ_band_para03>
                        <f0 offset="0" bits="16" t="u16" id="0x234" visible="true" val="0x0fa0" />
                        <df offset="0" bits="16" t="u16" id="0x236" visible="true" val="0x0fa0" />
                        <boost offset="0" bits="16" t="u16" id="0x238" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x23a" visible="true" val="0x00" />
                    </RECORDEQ_band_para03>
                    <RECORDEQ_band_para04>
                        <f0 offset="0" bits="16" t="u16" id="0x23c" visible="true" val="0x1388" />
                        <df offset="0" bits="16" t="u16" id="0x23e" visible="true" val="0x1388" />
                        <boost offset="0" bits="16" t="u16" id="0x240" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x242" visible="true" val="0x00" />
                    </RECORDEQ_band_para04>
                    <RECORDEQ_band_para05>
                        <f0 offset="0" bits="16" t="u16" id="0x244" visible="true" val="0x1770" />
                        <df offset="0" bits="16" t="u16" id="0x246" visible="true" val="0x1770" />
                        <boost offset="0" bits="16" t="u16" id="0x248" visible="true" val="0x00" />
                        <gain offset="0" bits="16" t="u16" id="0x24a" visible="true" val="0x00" />
                    </RECORDEQ_band_para05>
                </eq>
                <dp>
                    <DP_sw_switch offset="0" bits="16" t="u16" id="0x24c" visible="true" val="0x03" />
                    <DP_input_gain offset="0" bits="16" t="u16" id="0x24e" visible="true" val="0x07fb" />
                    <DP_sdelay offset="0" bits="16" t="u16" id="0x250" visible="true" val="0x32" />
                    <DP_limit_up offset="0" bits="16" t="u16" id="0x252" visible="true" val="0x00" />
                    <DP_limit_down offset="0" bits="16" t="u16" id="0x254" visible="true" val="0xfffffc7c" />
                    <COMPRESSOR_threshold offset="0" bits="16" t="u16" id="0x256" visible="true" val="0xffffffe2" />
                    <COMPRESSOR_ratio offset="0" bits="16" t="u16" id="0x258" visible="true" val="0x671f" />
                    <COMPRESSOR_attack offset="0" bits="16" t="u16" id="0x25a" visible="true" val="0x05" />
                    <COMPRESSOR_hold offset="0" bits="16" t="u16" id="0x25c" visible="true" val="0x32" />
                    <COMPRESSOR_release offset="0" bits="16" t="u16" id="0x25e" visible="true" val="0x64" />
                    <EXPANDER_threshold offset="0" bits="16" t="u16" id="0x260" visible="true" val="0xfffffda8" />
                    <EXPANDER_ratio offset="0" bits="16" t="u16" id="0x262" visible="true" val="0x5669" />
                    <EXPANDER_attack offset="0" bits="16" t="u16" id="0x264" visible="true" val="0x05" />
                    <EXPANDER_hold offset="0" bits="16" t="u16" id="0x266" visible="true" val="0x32" />
                    <EXPANDER_release offset="0" bits="16" t="u16" id="0x268" visible="true" val="0x64" />
                    <DP_lcf_fp_l offset="0" bits="16" t="u16" id="0x26a" visible="true" val="0xc8" />
                    <DP_lcf_fp_r offset="0" bits="16" t="u16" id="0x26c" visible="true" val="0xc8" />
                    <DP_lcf_gain_l offset="0" bits="16" t="u16" id="0x26e" visible="true" val="0x4000" />
                    <DP_lcf_gain_r offset="0" bits="16" t="u16" id="0x270" visible="true" val="0x4000" />
                </dp>
                <nr>
                    <nr_switch offset="0" bits="16" t="u16" id="0x272" visible="true" val="0x01" />
                    <modu1_switch offset="0" bits="16" t="u16" id="0x274" visible="true" val="0x1111" />
                    <modu2_switch offset="0" bits="16" t="u16" id="0x276" visible="true" val="0x2802" />
                    <min_psne offset="0" bits="16" t="u16" id="0x278" visible="true" val="0xffffe4a8" />
                    <max_psne offset="0" bits="16" t="u16" id="0x27a" visible="true" val="0xffffee6c" />
                    <nr_dgain offset="0" bits="16" t="u16" id="0x27c" visible="true" val="0x0258" />
                    <ns_limit offset="0" bits="16" t="u16" id="0x27e" visible="true" val="0x04b0" />
                    <ns_factor offset="0" bits="16" t="u16" id="0x280" visible="true" val="0x64" />
                </nr>
            </Record>
        </TypeC_Digital>
    </Music>
    <Loopback>
        <Handset>
            <Loop1>
                <type offset="0" bits="16" t="u16" id="0x356" visible="true" val="1" />
            </Loop1>
        </Handset>
        <Handsfree>
            <Loop1>
                <type offset="0" bits="16" t="u16" id="0x35a" visible="true" val="1" />
            </Loop1>
        </Handsfree>
        <Headset4P>
            <Loop1>
                <type offset="0" bits="16" t="u16" id="0x35e" visible="true" val="1" />
            </Loop1>
        </Headset4P>
        <Headset3P>
            <Loop1>
                <type offset="0" bits="16" t="u16" id="0x362" visible="true" val="1" />
            </Loop1>
        </Headset3P>
    </Loopback>
</audio_process>
