==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'array_FIFO.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 172.453 ; gain = 80.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 172.453 ; gain = 80.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 172.453 ; gain = 80.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 172.453 ; gain = 80.109
WARNING: [XFORM 203-124] Array  'd_i': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 172.453 ; gain = 80.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 172.453 ; gain = 80.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_FIFO' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_FIFO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.655 seconds; current allocated memory: 90.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 90.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_FIFO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_FIFO/d_o' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_FIFO/d_i' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_FIFO/idx' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_FIFO' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_address0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_we0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_d0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_address1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_we1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_d1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_FIFO'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 90.528 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 172.453 ; gain = 80.109
INFO: [VHDL 208-304] Generating VHDL RTL for array_FIFO.
INFO: [VLOG 209-307] Generating Verilog RTL for array_FIFO.
INFO: [HLS 200-112] Total elapsed time: 26.401 seconds; peak allocated memory: 90.528 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'array_FIFO.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 172.355 ; gain = 80.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 172.355 ; gain = 80.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 172.355 ; gain = 80.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 172.355 ; gain = 80.027
WARNING: [XFORM 203-124] Array  'd_i': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 172.355 ; gain = 80.027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 172.355 ; gain = 80.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_FIFO' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_FIFO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.711 seconds; current allocated memory: 90.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 90.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_FIFO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_FIFO/d_o' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_FIFO/d_i' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_FIFO/idx' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_FIFO' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_address0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_we0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_d0' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_address1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_we1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_FIFO/idx_d1' to 0.
WARNING: [RTGEN 206-101] Port 'array_FIFO/idx_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_FIFO'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 90.569 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 172.355 ; gain = 80.027
INFO: [VHDL 208-304] Generating VHDL RTL for array_FIFO.
INFO: [VLOG 209-307] Generating Verilog RTL for array_FIFO.
INFO: [HLS 200-112] Total elapsed time: 9.913 seconds; peak allocated memory: 90.569 MB.
