//===-- KTIRLegalityCheck.cpp -----------------------------------*- c++ -*-===//
//
// Part of the Dataflow Scheduler project.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//
//
// Rejects KTIR constructs that V1 cannot lower yet (fail-fast legality gate).
//
//===----------------------------------------------------------------------===//

#include "Ktdp/KtdpOps.hpp"
#include "dataflow-scheduler/Conversion/frontend/KTIRToScheduleIR/Passes.h"
#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/Dialect/Linalg/IR/Linalg.h"
#include "mlir/Dialect/SCF/IR/SCF.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/Operation.h"
#include "mlir/Interfaces/DestinationStyleOpInterface.h"
#include "mlir/Pass/Pass.h"

#define PASS_NAME "ktir-legality-check"
#define DEBUG_TYPE PASS_NAME

using namespace scheduler;

namespace scheduler {
#define GEN_PASS_DEF_KTIRLEGALITYCHECKPASS
#include "dataflow-scheduler/Conversion/frontend/KTIRToScheduleIR/Passes.h.inc"
}  // namespace scheduler

namespace {

// A scalar op inside a linalg.generic body is legal iff it is one of the
// add/mul/sub float arith ops the backend lowers, an fp16<->fp32 ext/trunc
// (reduction accumulates in fp32), or the yield terminator.
bool isLegalGenericBodyOp(mlir::Operation* op) {
  return mlir::isa<mlir::arith::AddFOp, mlir::arith::MulFOp,
                   mlir::arith::SubFOp, mlir::arith::ExtFOp,
                   mlir::arith::TruncFOp, mlir::linalg::YieldOp>(op);
}

// A reduction-accumulation loop is an `scf.for` carrying exactly one tensor
// iter_arg that a linalg contraction/reduction accumulates into (its `outs`
// init is the iter_arg) and yields. This is the reduction loop shape; it is
// the only loop-carried form V1 now admits (the accumulator is later
// materialized into an lrfreg accumulator buffer, not a loop-carried SSA value).
bool isReductionAccumulationLoop(mlir::scf::ForOp forOp) {
  if (forOp.getNumRegionIterArgs() != 1) return false;
  mlir::Value iterArg = forOp.getRegionIterArg(0);
  if (!mlir::isa<mlir::RankedTensorType>(iterArg.getType())) return false;
  auto yield =
      mlir::cast<mlir::scf::YieldOp>(forOp.getBody()->getTerminator());
  if (yield.getNumOperands() != 1) return false;
  mlir::Operation* def = yield.getOperand(0).getDefiningOp();
  if (!def) return false;
  auto dps = mlir::dyn_cast<mlir::DestinationStyleOpInterface>(def);
  if (!dps) return false;
  for (mlir::Value init : dps.getDpsInits())
    if (init == iterArg) return true;
  return false;
}

struct KTIRLegalityCheckPass
    : public impl::KTIRLegalityCheckPassBase<KTIRLegalityCheckPass> {
  void runOnOperation() final {
    mlir::ModuleOp module = getOperation();
    bool failed = false;

    module.walk<mlir::WalkOrder::PreOrder>([&](mlir::Operation* op)
                                               -> mlir::WalkResult {
      // Rule 1: loop-carried control flow. Reject iter_args EXCEPT the
      // reduction accumulation loop (one tensor accumulator threaded through
      // a contraction); that form is lowered to an lrfreg accumulator.
      if (auto forOp = mlir::dyn_cast<mlir::scf::ForOp>(op)) {
        if (forOp.getNumRegionIterArgs() > 0 &&
            !isReductionAccumulationLoop(forOp)) {
          forOp.emitError(
              "V1 does not support scf.for with loop-carried arguments "
              "(iter_args) unless it is a reduction-accumulation loop");
          failed = true;
          return mlir::WalkResult::interrupt();
        }
        return mlir::WalkResult::advance();
      }
      if (auto whileOp = mlir::dyn_cast<mlir::scf::WhileOp>(op)) {
        whileOp.emitError("V1 does not support scf.while loops");
        failed = true;
        return mlir::WalkResult::interrupt();
      }

      // Rule 3 & 4: unsupported ktdp construct ops.
      if (mlir::isa<mlir::ktdp::ConstructDistributedMemoryViewOp>(op)) {
        op->emitError(
            "V1 does not support ktdp.construct_distributed_memory_view");
        failed = true;
        return mlir::WalkResult::interrupt();
      }
      if (mlir::isa<mlir::ktdp::ConstructIndirectAccessTilesOp>(op)) {
        op->emitError(
            "V1 does not support ktdp.construct_indirect_access_tile");
        failed = true;
        return mlir::WalkResult::interrupt();
      }

      // Rule 2: compute ops.
      // 2a: named linalg ops (anything in the linalg dialect that is not a
      // generic/yield). Allow add/mul/sub; reject other named ops.
      if (op->getDialect() ==
          op->getContext()->getLoadedDialect<mlir::linalg::LinalgDialect>()) {
        if (mlir::isa<mlir::linalg::GenericOp>(op)) {
          // Inspect the generic body: every op must be a legal body op.
          mlir::WalkResult bodyResult = op->getRegion(0).walk(
              [&](mlir::Operation* inner) -> mlir::WalkResult {
                if (!isLegalGenericBodyOp(inner)) {
                  inner->emitError(
                      "V1 only supports add/mul/sub compute ops; found "
                      "unsupported compute op");
                  return mlir::WalkResult::interrupt();
                }
                return mlir::WalkResult::advance();
              });
          if (bodyResult.wasInterrupted()) {
            failed = true;
            return mlir::WalkResult::interrupt();
          }
          // skip descending again into the body (already inspected)
          return mlir::WalkResult::skip();
        }
        if (mlir::isa<mlir::linalg::AddOp, mlir::linalg::MulOp,
                      mlir::linalg::SubOp, mlir::linalg::MatmulOp,
                      mlir::linalg::YieldOp>(op)) {
          return mlir::WalkResult::advance();
        }
        // Any other named linalg op is unsupported.
        op->emitError(
            "V1 only supports add/mul/sub compute ops; found unsupported "
            "compute op");
        failed = true;
        return mlir::WalkResult::interrupt();
      }

      return mlir::WalkResult::advance();
    });

    if (failed) signalPassFailure();
  }
};

}  // namespace

std::unique_ptr<mlir::Pass> scheduler::createKTIRLegalityCheckPass() {
  return std::make_unique<KTIRLegalityCheckPass>();
}

// Made with Bob
