{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731033575871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731033575872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 23:39:35 2024 " "Processing started: Thu Nov 07 23:39:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731033575872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731033575872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PARTE_E -c PARTE_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off PARTE_E -c PARTE_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731033575872 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731033576228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARTE_E-BEHAVIOR " "Found design unit 1: PARTE_E-BEHAVIOR" {  } { { "PARTE_E.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/PARTE_E.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARTE_E " "Found entity 1: PARTE_E" {  } { { "PARTE_E.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/PARTE_E.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_7bits-Behavioral " "Found design unit 1: registro_7bits-Behavioral" {  } { { "registro_7bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/registro_7bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_7bits " "Found entity 1: registro_7bits" {  } { { "registro_7bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/registro_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_8bits-Behavioral " "Found design unit 1: registro_8bits-Behavioral" {  } { { "registro_8bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/registro_8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_8bits " "Found entity 1: registro_8bits" {  } { { "registro_8bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/registro_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_8bits-Behavioral " "Found design unit 1: contador_8bits-Behavioral" {  } { { "contador_8bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/contador_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_8bits " "Found entity 1: contador_8bits" {  } { { "contador_8bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/contador_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Final " "Found entity 1: Circuito_Final" {  } { { "Circuito_Final.bdf" "" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7-Behavioral " "Found design unit 1: contador_7-Behavioral" {  } { { "contador_7.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/contador_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7 " "Found entity 1: contador_7" {  } { { "contador_7.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/contador_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_7bits-Behavioral " "Found design unit 1: comparador_7bits-Behavioral" {  } { { "comparador_7bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/comparador_7bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576826 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_7bits " "Found entity 1: comparador_7bits" {  } { { "comparador_7bits.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/comparador_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731033576826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731033576826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito_Final " "Elaborating entity \"Circuito_Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731033576854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_8bits registro_8bits:inst4 " "Elaborating entity \"registro_8bits\" for hierarchy \"registro_8bits:inst4\"" {  } { { "Circuito_Final.bdf" "inst4" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { { 456 312 448 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033576893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARTE_E PARTE_E:inst5 " "Elaborating entity \"PARTE_E\" for hierarchy \"PARTE_E:inst5\"" {  } { { "Circuito_Final.bdf" "inst5" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { { 216 -24 152 360 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033576893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_7 contador_7:inst " "Elaborating entity \"contador_7\" for hierarchy \"contador_7:inst\"" {  } { { "Circuito_Final.bdf" "inst" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { { 96 312 432 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033576903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_7bits comparador_7bits:inst9 " "Elaborating entity \"comparador_7bits\" for hierarchy \"comparador_7bits:inst9\"" {  } { { "Circuito_Final.bdf" "inst9" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { { 208 560 704 288 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033576903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_7bits registro_7bits:inst2 " "Elaborating entity \"registro_7bits\" for hierarchy \"registro_7bits:inst2\"" {  } { { "Circuito_Final.bdf" "inst2" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { { 200 312 448 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033576908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_8bits contador_8bits:inst3 " "Elaborating entity \"contador_8bits\" for hierarchy \"contador_8bits:inst3\"" {  } { { "Circuito_Final.bdf" "inst3" { Schematic "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/Circuito_Final.bdf" { { 360 312 432 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731033576908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731033577763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731033578078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731033578078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731033578110 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731033578110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731033578110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731033578110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731033578141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 23:39:38 2024 " "Processing ended: Thu Nov 07 23:39:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731033578141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731033578141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731033578141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731033578141 ""}
