Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Sep  6 14:05:38 2017
| Host         : machado running 64-bit Linux Mint 17.3 Rosa
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | reset_IBUF                   |                4 |              4 |
|  clk_IBUF_BUFG |               | clkdiv_3/count[0]_i_1__1_n_0 |                7 |             27 |
|  clk_IBUF_BUFG |               | clkdiv_2/count[0]_i_1__0_n_0 |                7 |             27 |
|  clk_IBUF_BUFG |               | clkdiv_4/count[0]_i_1__2_n_0 |                7 |             27 |
|  clk_IBUF_BUFG |               | clkdiv_1/count[0]_i_1_n_0    |                7 |             27 |
+----------------+---------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


