//************************************************************
// AD9362 R2 Auto Generated Initialization Script:  This script was
// generated using the AD9361 Customer software Version 2.1.1
//************************************************************
// Profile: Custom
// REFCLK_IN: 61.440 MHz

#include "adi_common.h"

void AD9362_Config(void)
{
RESET_FPGA();	
RESET_DUT();	
BlockWrite(2,6);	// Set ADI FPGA SPI to 20Mhz
SPIWrite(0x3DF,0x01);
ReadPartNumber();
SPIWrite(0x295,0x14);	// Power up XO path (Default)
SPIWrite(0x2A6,0x0E);	// Enable Master Bias
SPIWrite(0x2A8,0x0E);	// Set Bandgap Trim
REFCLK_Scale(61.440000,1,1);	// Sets local variables in script engine, user can ignore
SPIWrite(0x292,0x08);	// Set DCXO Coarse Tune[5:0]
SPIWrite(0x293,0x80);	// Set DCXO Fine Tune [12:5]
SPIWrite(0x294,0x00);	// Set DCXO Fine Tune [4:0]
SPIWrite(0x2AB,0x06);	// Set RF PLL reflclk scale to REFCLK /1
SPIWrite(0x2AC,0x73);	// Set RF PLL reflclk scale to REFCLK /1
SPIWrite(0x009,0x17);	// Enable Clocks

WAIT(20);	// waits 20 ms
//************************************************************
// Set BBPLL Frequency: 983.040000
//************************************************************
SPIWrite(0x045,0x00);	// Set BBPLL reflclk scale to REFCLK /1
SPIWrite(0x046,0x03);	// Set BBPLL Loop Filter Charge Pump current
SPIWrite(0x048,0xE8);	// Set BBPLL Loop Filter C1, R1
SPIWrite(0x049,0x5B);	// Set BBPLL Loop Filter R2, C2, C1
SPIWrite(0x04A,0x35);	// Set BBPLL Loop Filter C3,R2
SPIWrite(0x04B,0xE0);	// Allow calibration to occur and set cal count to 1024 for max accuracy
SPIWrite(0x04E,0x10);	// Set calibration clock to REFCLK/4 for more accuracy
SPIWrite(0x043,0x00);	// BBPLL Freq Word (Fractional[7:0])
SPIWrite(0x042,0x00);	// BBPLL Freq Word (Fractional[15:8])
SPIWrite(0x041,0x00);	// BBPLL Freq Word (Fractional[23:16])
SPIWrite(0x044,0x10);	// BBPLL Freq Word (Integer[7:0])
SPIWrite(0x03F,0x05);	// Start BBPLL Calibration
SPIWrite(0x03F,0x01);	// Clear BBPLL start calibration bit
SPIWrite(0x04C,0x86);	// Increase BBPLL KV and phase margin
SPIWrite(0x04D,0x01);	// Increase BBPLL KV and phase margin
SPIWrite(0x04D,0x05);	// Increase BBPLL KV and phase margin

WAIT_CALDONE(BBPLL,2000);	// Wait for BBPLL to lock, Timeout 2sec, Max BBPLL VCO Cal Time: 225.000 us (Done when 0x05E[7]==1)
SPIRead(0x05E);	// Check BBPLL locked status  (0x05E[7]==1 is locked)
SPIWrite(0x002,0xCE);	// Setup Tx Digital Filters/ Channels
SPIWrite(0x003,0xDE);	// Setup Rx Digital Filters/ Channels
//SPIWrite(0x004,0x03);	// Select Rx input pin(A) 
SPIWrite(0x004,0x30);	// Select Rx input pin(C)
SPIWrite(0x00A,0x19);	// Set BBPLL post divide rate

//************************************************************
// Program Tx FIR: C:\Program Files (x86)\Analog Devices\AD9361R2
// Evaluation Software\DigitalFilters\128tapFilter.ftr
//************************************************************
SPIWrite(0x065,0xFA);	// Enable clock to Tx FIR Filter and set Filter gain Setting 
WAIT(1);	// waits 1 ms
SPIWrite(0x060,0x00);	// Write FIR coefficient address
SPIWrite(0x061,0x01);	// Write FIR coefficient data[7:0]
SPIWrite(0x062,0x00);	// Write FIR coefficient data[15:8]
SPIWrite(0x065,0xFE);	// Set Write EN to push data into FIR filter register map
SPIWrite(0x064,0x00);	// Write to Read only register to delay ~1us
SPIWrite(0x064,0x00);	// Write to Read only register to delay ~1us
SPIWrite(0x060,0x01);
SPIWrite(0x061,0xF1);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x02);
SPIWrite(0x061,0xCF);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x03);
SPIWrite(0x061,0xC0);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x04);
SPIWrite(0x061,0xE8);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x05);
SPIWrite(0x061,0x20);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x06);
SPIWrite(0x061,0x1A);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x07);
SPIWrite(0x061,0xE3);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x08);
SPIWrite(0x061,0xE1);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x09);
SPIWrite(0x061,0x1F);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x0A);
SPIWrite(0x061,0x28);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x0B);
SPIWrite(0x061,0xDF);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x0C);
SPIWrite(0x061,0xCC);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x0D);
SPIWrite(0x061,0x24);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x0E);
SPIWrite(0x061,0x43);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x0F);
SPIWrite(0x061,0xDB);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x10);
SPIWrite(0x061,0xAC);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x11);
SPIWrite(0x061,0x26);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x12);
SPIWrite(0x061,0x68);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x13);
SPIWrite(0x061,0xDB);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x14);
SPIWrite(0x061,0x80);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x15);
SPIWrite(0x061,0x22);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x16);
SPIWrite(0x061,0x9A);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x17);
SPIWrite(0x061,0xE2);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x18);
SPIWrite(0x061,0x47);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x19);
SPIWrite(0x061,0x17);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x1A);
SPIWrite(0x061,0xDB);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x1B);
SPIWrite(0x061,0xF3);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x1C);
SPIWrite(0x061,0xFF);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x1D);
SPIWrite(0x061,0xFF);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x1E);
SPIWrite(0x061,0x2B);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x1F);
SPIWrite(0x061,0x13);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x20);
SPIWrite(0x061,0xA5);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x21);
SPIWrite(0x061,0xD7);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x22);
SPIWrite(0x061,0x90);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x23);
SPIWrite(0x061,0x46);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x24);
SPIWrite(0x061,0x35);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x25);
SPIWrite(0x061,0x97);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x26);
SPIWrite(0x061,0x0E);
SPIWrite(0x062,0x02);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x27);
SPIWrite(0x061,0x95);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x28);
SPIWrite(0x061,0xA7);
SPIWrite(0x062,0xFD);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x29);
SPIWrite(0x061,0x36);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x2A);
SPIWrite(0x061,0xAE);
SPIWrite(0x062,0x02);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x2B);
SPIWrite(0x061,0x0D);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x2C);
SPIWrite(0x061,0xF0);
SPIWrite(0x062,0xFC);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x2D);
SPIWrite(0x061,0xA1);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x2E);
SPIWrite(0x061,0x83);
SPIWrite(0x062,0x03);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x2F);
SPIWrite(0x061,0xC6);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x30);
SPIWrite(0x061,0xF3);
SPIWrite(0x062,0xFB);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x31);
SPIWrite(0x061,0xB6);
SPIWrite(0x062,0xFD);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x32);
SPIWrite(0x061,0xB7);
SPIWrite(0x062,0x04);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x33);
SPIWrite(0x061,0xF8);
SPIWrite(0x062,0x02);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x34);
SPIWrite(0x061,0x6D);
SPIWrite(0x062,0xFA);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x35);
SPIWrite(0x061,0x1A);
SPIWrite(0x062,0xFC);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x36);
SPIWrite(0x061,0xBE);
SPIWrite(0x062,0x06);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x37);
SPIWrite(0x061,0x41);
SPIWrite(0x062,0x05);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x38);
SPIWrite(0x061,0x87);
SPIWrite(0x062,0xF7);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x39);
SPIWrite(0x061,0x98);
SPIWrite(0x062,0xF8);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x3A);
SPIWrite(0x061,0x60);
SPIWrite(0x062,0x0B);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x3B);
SPIWrite(0x061,0x6D);
SPIWrite(0x062,0x0B);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x3C);
SPIWrite(0x061,0x88);
SPIWrite(0x062,0xEE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x3D);
SPIWrite(0x061,0x40);
SPIWrite(0x062,0xEA);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x3E);
SPIWrite(0x061,0x86);
SPIWrite(0x062,0x27);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x3F);
SPIWrite(0x061,0x09);
SPIWrite(0x062,0x72);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x40);
SPIWrite(0x061,0x09);
SPIWrite(0x062,0x72);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x41);
SPIWrite(0x061,0x86);
SPIWrite(0x062,0x27);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x42);
SPIWrite(0x061,0x40);
SPIWrite(0x062,0xEA);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x43);
SPIWrite(0x061,0x88);
SPIWrite(0x062,0xEE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x44);
SPIWrite(0x061,0x6D);
SPIWrite(0x062,0x0B);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x45);
SPIWrite(0x061,0x60);
SPIWrite(0x062,0x0B);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x46);
SPIWrite(0x061,0x98);
SPIWrite(0x062,0xF8);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x47);
SPIWrite(0x061,0x87);
SPIWrite(0x062,0xF7);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x48);
SPIWrite(0x061,0x41);
SPIWrite(0x062,0x05);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x49);
SPIWrite(0x061,0xBE);
SPIWrite(0x062,0x06);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x4A);
SPIWrite(0x061,0x1A);
SPIWrite(0x062,0xFC);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x4B);
SPIWrite(0x061,0x6D);
SPIWrite(0x062,0xFA);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x4C);
SPIWrite(0x061,0xF8);
SPIWrite(0x062,0x02);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x4D);
SPIWrite(0x061,0xB7);
SPIWrite(0x062,0x04);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x4E);
SPIWrite(0x061,0xB6);
SPIWrite(0x062,0xFD);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x4F);
SPIWrite(0x061,0xF3);
SPIWrite(0x062,0xFB);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x50);
SPIWrite(0x061,0xC6);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x51);
SPIWrite(0x061,0x83);
SPIWrite(0x062,0x03);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x52);
SPIWrite(0x061,0xA1);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x53);
SPIWrite(0x061,0xF0);
SPIWrite(0x062,0xFC);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x54);
SPIWrite(0x061,0x0D);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x55);
SPIWrite(0x061,0xAE);
SPIWrite(0x062,0x02);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x56);
SPIWrite(0x061,0x36);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x57);
SPIWrite(0x061,0xA7);
SPIWrite(0x062,0xFD);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x58);
SPIWrite(0x061,0x95);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x59);
SPIWrite(0x061,0x0E);
SPIWrite(0x062,0x02);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x5A);
SPIWrite(0x061,0x97);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x5B);
SPIWrite(0x061,0x35);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x5C);
SPIWrite(0x061,0x46);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x5D);
SPIWrite(0x061,0x90);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x5E);
SPIWrite(0x061,0xD7);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x5F);
SPIWrite(0x061,0xA5);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x60);
SPIWrite(0x061,0x13);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x61);
SPIWrite(0x061,0x2B);
SPIWrite(0x062,0x01);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x62);
SPIWrite(0x061,0xFF);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x63);
SPIWrite(0x061,0xFF);
SPIWrite(0x062,0xFE);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x64);
SPIWrite(0x061,0xF3);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x65);
SPIWrite(0x061,0xDB);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x66);
SPIWrite(0x061,0x17);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x67);
SPIWrite(0x061,0x47);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x68);
SPIWrite(0x061,0xE2);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x69);
SPIWrite(0x061,0x9A);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x6A);
SPIWrite(0x061,0x22);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x6B);
SPIWrite(0x061,0x80);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x6C);
SPIWrite(0x061,0xDB);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x6D);
SPIWrite(0x061,0x68);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x6E);
SPIWrite(0x061,0x26);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x6F);
SPIWrite(0x061,0xAC);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x70);
SPIWrite(0x061,0xDB);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x71);
SPIWrite(0x061,0x43);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x72);
SPIWrite(0x061,0x24);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x73);
SPIWrite(0x061,0xCC);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x74);
SPIWrite(0x061,0xDF);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x75);
SPIWrite(0x061,0x28);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x76);
SPIWrite(0x061,0x1F);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x77);
SPIWrite(0x061,0xE1);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x78);
SPIWrite(0x061,0xE3);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x79);
SPIWrite(0x061,0x1A);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x7A);
SPIWrite(0x061,0x20);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x7B);
SPIWrite(0x061,0xE8);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x7C);
SPIWrite(0x061,0xC0);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x7D);
SPIWrite(0x061,0xCF);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x7E);
SPIWrite(0x061,0xF1);
SPIWrite(0x062,0xFF);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x060,0x7F);
SPIWrite(0x061,0x01);
SPIWrite(0x062,0x00);
SPIWrite(0x065,0xFE);
SPIWrite(0x064,0x00);
SPIWrite(0x064,0x00);
SPIWrite(0x065,0xF8);	// Disable clock to Tx Filter

//************************************************************
// Program Rx FIR: C:\Program Files (x86)\Analog Devices\AD9361R2
// Evaluation Software\DigitalFilters\128tapFilter.ftr
//************************************************************
SPIWrite(0x0F5,0xFA);	// Enable clock to Rx FIR Filter 
SPIWrite(0x0F6,0x02);	// Write Filter Gain setting
WAIT(1);	// waits 1 ms
SPIWrite(0x0F0,0x00);	// Write FIR coefficient address
SPIWrite(0x0F1,0x01);	// Write FIR coefficient data[7:0]
SPIWrite(0x0F2,0x00);	// Write FIR coefficient data[15:8]
SPIWrite(0x0F5,0xFE);	// Set Write EN to push data into FIR filter register map
SPIWrite(0x0F4,0x00);	// Dummy Write to Read only register to delay ~1us
SPIWrite(0x0F4,0x00);	// Dummy Write to Read only register to delay ~1us
SPIWrite(0x0F0,0x01);
SPIWrite(0x0F1,0xF1);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x02);
SPIWrite(0x0F1,0xCF);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x03);
SPIWrite(0x0F1,0xC0);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x04);
SPIWrite(0x0F1,0xE8);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x05);
SPIWrite(0x0F1,0x20);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x06);
SPIWrite(0x0F1,0x1A);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x07);
SPIWrite(0x0F1,0xE3);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x08);
SPIWrite(0x0F1,0xE1);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x09);
SPIWrite(0x0F1,0x1F);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x0A);
SPIWrite(0x0F1,0x28);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x0B);
SPIWrite(0x0F1,0xDF);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x0C);
SPIWrite(0x0F1,0xCC);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x0D);
SPIWrite(0x0F1,0x24);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x0E);
SPIWrite(0x0F1,0x43);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x0F);
SPIWrite(0x0F1,0xDB);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x10);
SPIWrite(0x0F1,0xAC);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x11);
SPIWrite(0x0F1,0x26);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x12);
SPIWrite(0x0F1,0x68);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x13);
SPIWrite(0x0F1,0xDB);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x14);
SPIWrite(0x0F1,0x80);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x15);
SPIWrite(0x0F1,0x22);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x16);
SPIWrite(0x0F1,0x9A);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x17);
SPIWrite(0x0F1,0xE2);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x18);
SPIWrite(0x0F1,0x47);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x19);
SPIWrite(0x0F1,0x17);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x1A);
SPIWrite(0x0F1,0xDB);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x1B);
SPIWrite(0x0F1,0xF3);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x1C);
SPIWrite(0x0F1,0xFF);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x1D);
SPIWrite(0x0F1,0xFF);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x1E);
SPIWrite(0x0F1,0x2B);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x1F);
SPIWrite(0x0F1,0x13);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x20);
SPIWrite(0x0F1,0xA5);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x21);
SPIWrite(0x0F1,0xD7);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x22);
SPIWrite(0x0F1,0x90);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x23);
SPIWrite(0x0F1,0x46);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x24);
SPIWrite(0x0F1,0x35);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x25);
SPIWrite(0x0F1,0x97);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x26);
SPIWrite(0x0F1,0x0E);
SPIWrite(0x0F2,0x02);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x27);
SPIWrite(0x0F1,0x95);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x28);
SPIWrite(0x0F1,0xA7);
SPIWrite(0x0F2,0xFD);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x29);
SPIWrite(0x0F1,0x36);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x2A);
SPIWrite(0x0F1,0xAE);
SPIWrite(0x0F2,0x02);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x2B);
SPIWrite(0x0F1,0x0D);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x2C);
SPIWrite(0x0F1,0xF0);
SPIWrite(0x0F2,0xFC);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x2D);
SPIWrite(0x0F1,0xA1);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x2E);
SPIWrite(0x0F1,0x83);
SPIWrite(0x0F2,0x03);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x2F);
SPIWrite(0x0F1,0xC6);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x30);
SPIWrite(0x0F1,0xF3);
SPIWrite(0x0F2,0xFB);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x31);
SPIWrite(0x0F1,0xB6);
SPIWrite(0x0F2,0xFD);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x32);
SPIWrite(0x0F1,0xB7);
SPIWrite(0x0F2,0x04);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x33);
SPIWrite(0x0F1,0xF8);
SPIWrite(0x0F2,0x02);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x34);
SPIWrite(0x0F1,0x6D);
SPIWrite(0x0F2,0xFA);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x35);
SPIWrite(0x0F1,0x1A);
SPIWrite(0x0F2,0xFC);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x36);
SPIWrite(0x0F1,0xBE);
SPIWrite(0x0F2,0x06);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x37);
SPIWrite(0x0F1,0x41);
SPIWrite(0x0F2,0x05);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x38);
SPIWrite(0x0F1,0x87);
SPIWrite(0x0F2,0xF7);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x39);
SPIWrite(0x0F1,0x98);
SPIWrite(0x0F2,0xF8);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x3A);
SPIWrite(0x0F1,0x60);
SPIWrite(0x0F2,0x0B);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x3B);
SPIWrite(0x0F1,0x6D);
SPIWrite(0x0F2,0x0B);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x3C);
SPIWrite(0x0F1,0x88);
SPIWrite(0x0F2,0xEE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x3D);
SPIWrite(0x0F1,0x40);
SPIWrite(0x0F2,0xEA);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x3E);
SPIWrite(0x0F1,0x86);
SPIWrite(0x0F2,0x27);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x3F);
SPIWrite(0x0F1,0x09);
SPIWrite(0x0F2,0x72);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x40);
SPIWrite(0x0F1,0x09);
SPIWrite(0x0F2,0x72);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x41);
SPIWrite(0x0F1,0x86);
SPIWrite(0x0F2,0x27);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x42);
SPIWrite(0x0F1,0x40);
SPIWrite(0x0F2,0xEA);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x43);
SPIWrite(0x0F1,0x88);
SPIWrite(0x0F2,0xEE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x44);
SPIWrite(0x0F1,0x6D);
SPIWrite(0x0F2,0x0B);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x45);
SPIWrite(0x0F1,0x60);
SPIWrite(0x0F2,0x0B);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x46);
SPIWrite(0x0F1,0x98);
SPIWrite(0x0F2,0xF8);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x47);
SPIWrite(0x0F1,0x87);
SPIWrite(0x0F2,0xF7);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x48);
SPIWrite(0x0F1,0x41);
SPIWrite(0x0F2,0x05);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x49);
SPIWrite(0x0F1,0xBE);
SPIWrite(0x0F2,0x06);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x4A);
SPIWrite(0x0F1,0x1A);
SPIWrite(0x0F2,0xFC);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x4B);
SPIWrite(0x0F1,0x6D);
SPIWrite(0x0F2,0xFA);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x4C);
SPIWrite(0x0F1,0xF8);
SPIWrite(0x0F2,0x02);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x4D);
SPIWrite(0x0F1,0xB7);
SPIWrite(0x0F2,0x04);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x4E);
SPIWrite(0x0F1,0xB6);
SPIWrite(0x0F2,0xFD);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x4F);
SPIWrite(0x0F1,0xF3);
SPIWrite(0x0F2,0xFB);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x50);
SPIWrite(0x0F1,0xC6);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x51);
SPIWrite(0x0F1,0x83);
SPIWrite(0x0F2,0x03);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x52);
SPIWrite(0x0F1,0xA1);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x53);
SPIWrite(0x0F1,0xF0);
SPIWrite(0x0F2,0xFC);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x54);
SPIWrite(0x0F1,0x0D);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x55);
SPIWrite(0x0F1,0xAE);
SPIWrite(0x0F2,0x02);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x56);
SPIWrite(0x0F1,0x36);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x57);
SPIWrite(0x0F1,0xA7);
SPIWrite(0x0F2,0xFD);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x58);
SPIWrite(0x0F1,0x95);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x59);
SPIWrite(0x0F1,0x0E);
SPIWrite(0x0F2,0x02);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x5A);
SPIWrite(0x0F1,0x97);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x5B);
SPIWrite(0x0F1,0x35);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x5C);
SPIWrite(0x0F1,0x46);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x5D);
SPIWrite(0x0F1,0x90);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x5E);
SPIWrite(0x0F1,0xD7);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x5F);
SPIWrite(0x0F1,0xA5);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x60);
SPIWrite(0x0F1,0x13);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x61);
SPIWrite(0x0F1,0x2B);
SPIWrite(0x0F2,0x01);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x62);
SPIWrite(0x0F1,0xFF);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x63);
SPIWrite(0x0F1,0xFF);
SPIWrite(0x0F2,0xFE);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x64);
SPIWrite(0x0F1,0xF3);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x65);
SPIWrite(0x0F1,0xDB);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x66);
SPIWrite(0x0F1,0x17);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x67);
SPIWrite(0x0F1,0x47);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x68);
SPIWrite(0x0F1,0xE2);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x69);
SPIWrite(0x0F1,0x9A);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x6A);
SPIWrite(0x0F1,0x22);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x6B);
SPIWrite(0x0F1,0x80);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x6C);
SPIWrite(0x0F1,0xDB);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x6D);
SPIWrite(0x0F1,0x68);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x6E);
SPIWrite(0x0F1,0x26);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x6F);
SPIWrite(0x0F1,0xAC);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x70);
SPIWrite(0x0F1,0xDB);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x71);
SPIWrite(0x0F1,0x43);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x72);
SPIWrite(0x0F1,0x24);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x73);
SPIWrite(0x0F1,0xCC);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x74);
SPIWrite(0x0F1,0xDF);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x75);
SPIWrite(0x0F1,0x28);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x76);
SPIWrite(0x0F1,0x1F);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x77);
SPIWrite(0x0F1,0xE1);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x78);
SPIWrite(0x0F1,0xE3);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x79);
SPIWrite(0x0F1,0x1A);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x7A);
SPIWrite(0x0F1,0x20);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x7B);
SPIWrite(0x0F1,0xE8);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x7C);
SPIWrite(0x0F1,0xC0);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x7D);
SPIWrite(0x0F1,0xCF);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x7E);
SPIWrite(0x0F1,0xF1);
SPIWrite(0x0F2,0xFF);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F0,0x7F);
SPIWrite(0x0F1,0x01);
SPIWrite(0x0F2,0x00);
SPIWrite(0x0F5,0xFE);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F4,0x00);
SPIWrite(0x0F5,0xF8);	// Disable clock to Rx Filter

//************************************************************
// Setup the Parallel Port (Digital Data Interface)
//************************************************************
SPIWrite(0x010,0xC8);	// PPORT Config 1
SPIWrite(0x011,0x00);	// PPORT Config 2
SPIWrite(0x012,0x10);	// PPORT Config 3
SPIWrite(0x006,0x02);	// PPORT Rx Delay (adjusts Tco Dataclk->Data)
SPIWrite(0x007,0x07);	// PPORT TX Delay (adjusts setup/hold FBCLK->Data)

SPIWrite(0x03C,0x23);	// LVDS Settings
SPIWrite(0x03D,0x00);	// LVDS polarity invert
SPIWrite(0x03E,0x00);	// LVDS polarity invert
//************************************************************
// Setup AuxDAC
//************************************************************
SPIWrite(0x018,0x00);	// AuxDAC1 Word[9:2]
SPIWrite(0x019,0x00);	// AuxDAC2 Word[9:2]
SPIWrite(0x01A,0x00);	// AuxDAC1 Config and Word[1:0]
SPIWrite(0x01B,0x00);	// AuxDAC2 Config and Word[1:0]
SPIWrite(0x023,0xFF);	// AuxDAC Manaul/Auto Control
SPIWrite(0x026,0x00);	// AuxDAC Manual Select Bit/GPO Manual Select
SPIWrite(0x030,0x00);	// AuxDAC1 Rx Delay
SPIWrite(0x031,0x00);	// AuxDAC1 Tx Delay
SPIWrite(0x032,0x00);	// AuxDAC2 Rx Delay
SPIWrite(0x033,0x00);	// AuxDAC2 Tx Delay

//************************************************************
// Setup AuxADC
//************************************************************
SPIWrite(0x00B,0x00);	// Temp Sensor Setup (Offset)
SPIWrite(0x00C,0x00);	// Temp Sensor Setup (Temp Window)
SPIWrite(0x00D,0x03);	// Temp Sensor Setup (Periodic Measure)
SPIWrite(0x00F,0x04);	// Temp Sensor Setup (Decimation)
SPIWrite(0x01C,0x10);	// AuxADC Setup (Clock Div)
SPIWrite(0x01D,0x01);	// AuxADC Setup (Decimation/Enable)

//************************************************************
// Setup Control Outs
//************************************************************
SPIWrite(0x035,0x00);	// Ctrl Out index
SPIWrite(0x036,0xFF);	// Ctrl Out [7:0] output enable

//************************************************************
// Setup GPO
//************************************************************
SPIWrite(0x03A,0x3C);	// Set number of REFCLK cycles for 1us delay timer
SPIWrite(0x020,0x00);	// GPO Auto Enable Setup in RX and TX
SPIWrite(0x027,0x03);	// GPO Manual and GPO auto value in ALERT
SPIWrite(0x028,0x00);	// GPO_0 RX Delay
SPIWrite(0x029,0x00);	// GPO_1 RX Delay
SPIWrite(0x02A,0x00);	// GPO_2 RX Delay
SPIWrite(0x02B,0x00);	// GPO_3 RX Delay
SPIWrite(0x02C,0x00);	// GPO_0 TX Delay
SPIWrite(0x02D,0x00);	// GPO_1 TX Delay
SPIWrite(0x02E,0x00);	// GPO_2 TX Delay
SPIWrite(0x02F,0x00);	// GPO_3 TX Delay

SPIWrite(0x261,0x00);	// Set Rx LO Power mode
SPIWrite(0x2A1,0x00);	// Set Tx LO Power mode
SPIWrite(0x248,0x0B);	// Enable Rx VCO LDO
SPIWrite(0x288,0x0B);	// Enable Tx VCO LDO
SPIWrite(0x246,0x02);	// Set VCO Power down TCF bits
SPIWrite(0x286,0x02);	// Set VCO Power down TCF bits
SPIWrite(0x249,0x8E);	// Set VCO cal length
SPIWrite(0x289,0x8E);	// Set VCO cal length
SPIWrite(0x23B,0x80);	// Enable Rx VCO cal
SPIWrite(0x27B,0x80);	// Enable Tx VCO cal
SPIWrite(0x243,0x0D);	// Set Rx prescaler bias
SPIWrite(0x283,0x0D);	// Set Tx prescaler bias
SPIWrite(0x23D,0x00);	// Clear Half VCO cal clock setting
SPIWrite(0x27D,0x00);	// Clear Half VCO cal clock setting

SPIWrite(0x015,0x04);	// Set Dual Synth mode bit
SPIWrite(0x014,0x0D);	// Set Force ALERT State bit
SPIWrite(0x013,0x01);	// Set ENSM FDD mode
WAIT(1);	// waits 1 ms
SPIWrite(0x23D,0x04);	// Start RX CP cal
WAIT_CALDONE(RXCP,100);	// Wait for CP cal to complete, Max RXCP Cal time: 600.000 (us)(Done when 0x244[7]==1)
SPIWrite(0x27D,0x04);	// Start TX CP cal
WAIT_CALDONE(TXCP,100);	// Wait for CP cal to complete, Max TXCP Cal time: 600.000 (us)(Done when 0x284[7]==1)
//************************************************************
// FDD RX/TX Synth Frequency: 2142.600000,2000.000000 MHz
//************************************************************
//************************************************************
// Setup Synthesizer
//************************************************************
SPIWrite(0x23A,0x4A);	// Set VCO Output level[3:0]
SPIWrite(0x239,0xC1);	// Set Init ALC Value[3:0] and VCO Varactor[3:0]
SPIWrite(0x242,0x0E);	// Set VCO Bias Tcf[1:0] and VCO Bias Ref[2:0]
SPIWrite(0x238,0x78);	// Set VCO Cal Offset[3:0]
SPIWrite(0x245,0x00);	// Set VCO Cal Ref Tcf[2:0]
SPIWrite(0x251,0x0B);	// Set VCO Varactor Reference[3:0]
SPIWrite(0x250,0x70);	// Set VCO Varactor Ref Tcf[2:0] and VCO Varactor Offset[3:0]
SPIWrite(0x23B,0x91);	// Set Synth Loop Filter charge pump current (Icp)
SPIWrite(0x23E,0xF4);	// Set Synth Loop Filter C2 and C1
SPIWrite(0x23F,0xDF);	// Set Synth Loop Filter  R1 and C3
SPIWrite(0x240,0x0A);	// Set Synth Loop Filter R3

//************************************************************
// Setup Synthesizer
//************************************************************
SPIWrite(0x27A,0x4A);	// Set VCO Output level[3:0]
SPIWrite(0x279,0xC1);	// Set Init ALC Value[3:0] and VCO Varactor[3:0]
SPIWrite(0x282,0x0E);	// Set VCO Bias Tcf[1:0] and VCO Bias Ref[2:0]
SPIWrite(0x278,0x78);	// Set VCO Cal Offset[3:0]
SPIWrite(0x285,0x00);	// Set VCO Cal Ref Tcf[2:0]
SPIWrite(0x291,0x0B);	// Set VCO Varactor Reference[3:0]
SPIWrite(0x290,0x70);	// Set VCO Varactor Ref Tcf[2:0] and VCO Varactor Offset[3:0]
SPIWrite(0x27B,0x94);	// Set Synth Loop Filter charge pump current (Icp)
SPIWrite(0x27E,0xF4);	// Set Synth Loop Filter C2 and C1
SPIWrite(0x27F,0xDF);	// Set Synth Loop Filter  R1 and C3
SPIWrite(0x280,0x0A);	// Set Synth Loop Filter R3

SPIWrite(0x233,0xF9);	// Write Rx Synth Fractional Freq Word[7:0]
SPIWrite(0x234,0xFF);	// Write Rx Synth Fractional Freq Word[15:8]
SPIWrite(0x235,0x3E);	// Write Rx Synth Fractional Freq Word[22:16]
SPIWrite(0x232,0x00);	// Write Rx Synth Integer Freq Word[10:8]
SPIWrite(0x231,0x8B);	// Write Rx Synth Integer Freq Word[7:0]
SPIWrite(0x005,0x11);	// Set LO divider setting
SPIWrite(0x273,0xA8);	// Write Tx Synth Fractional Freq Word[7:0]
SPIWrite(0x274,0xAA);	// Write Tx Synth Fractional Freq Word[15:8]
SPIWrite(0x275,0x1A);	// Write Tx Synth Fractional Freq Word[22:16]
SPIWrite(0x272,0x00);	// Write Tx Synth Integer Freq Word[10:8]
SPIWrite(0x271,0x82);	// Write Tx Synth Integer Freq Word[7:0] (starts VCO cal)
SPIWrite(0x005,0x11);	// Set LO divider setting
SPIRead(0x247);	// Check RX RF PLL lock status (0x247[1]==1 is locked)
SPIRead(0x287);	// Check TX RF PLL lock status (0x287[1]==1 is locked)
//************************************************************
// Program Mixer GM Sub-table
//************************************************************
SPIWrite(0x13F,0x02);	// Start Clock
SPIWrite(0x138,0x0F);	// Addr Table Index
SPIWrite(0x139,0x78);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x00);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x0E);	// Addr Table Index
SPIWrite(0x139,0x74);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x0D);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x0D);	// Addr Table Index
SPIWrite(0x139,0x70);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x15);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x0C);	// Addr Table Index
SPIWrite(0x139,0x6C);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x1B);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x0B);	// Addr Table Index
SPIWrite(0x139,0x68);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x21);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x0A);	// Addr Table Index
SPIWrite(0x139,0x64);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x25);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x09);	// Addr Table Index
SPIWrite(0x139,0x60);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x29);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x08);	// Addr Table Index
SPIWrite(0x139,0x5C);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x2C);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x07);	// Addr Table Index
SPIWrite(0x139,0x58);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x2F);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x06);	// Addr Table Index
SPIWrite(0x139,0x54);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x31);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x05);	// Addr Table Index
SPIWrite(0x139,0x50);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x33);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x04);	// Addr Table Index
SPIWrite(0x139,0x4C);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x34);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x03);	// Addr Table Index
SPIWrite(0x139,0x48);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x35);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x02);	// Addr Table Index
SPIWrite(0x139,0x30);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x3A);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x01);	// Addr Table Index
SPIWrite(0x139,0x18);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x3D);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x138,0x00);	// Addr Table Index
SPIWrite(0x139,0x00);	// Gain
SPIWrite(0x13A,0x00);	// Bias
SPIWrite(0x13B,0x3E);	// GM
SPIWrite(0x13F,0x06);	// Write Words
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x13F,0x02);	// Clear Write Bit
SPIWrite(0x13C,0x00);	// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
SPIWrite(0x13C,0x00);	// Delay ~1us (Dummy Write)
SPIWrite(0x13F,0x00);	// Stop Clock

//************************************************************
// Program Rx Gain Tables with GainTable2300MHz.csv
//************************************************************
SPIWrite(0x137,0x1A);	// Start Gain Table Clock
SPIWrite(0x130,0x00);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x01);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x02);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x03);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x01);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x04);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x02);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x05);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x03);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x06);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x04);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x07);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x05);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x08);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x03);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x09);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x04);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x0A);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x05);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x0B);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x06);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x0C);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x07);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x0D);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x08);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x0E);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x09);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x0F);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0A);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x10);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0B);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x11);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0C);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x12);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0D);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x13);	// Gain Table Index
SPIWrite(0x131,0x01);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0E);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x14);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x09);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x15);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0A);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x16);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0B);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x17);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0C);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x18);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0D);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x19);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0E);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x1A);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x0F);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x1B);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x10);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x1C);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2B);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x1D);	// Gain Table Index
SPIWrite(0x131,0x02);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2C);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x1E);	// Gain Table Index
SPIWrite(0x131,0x04);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x28);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x1F);	// Gain Table Index
SPIWrite(0x131,0x04);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x29);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x20);	// Gain Table Index
SPIWrite(0x131,0x04);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2A);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x21);	// Gain Table Index
SPIWrite(0x131,0x04);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2B);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x22);	// Gain Table Index
SPIWrite(0x131,0x24);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x20);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x23);	// Gain Table Index
SPIWrite(0x131,0x24);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x21);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x24);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x20);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x25);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x21);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x26);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x22);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x27);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x23);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x28);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x24);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x29);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x25);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x2A);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x26);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x2B);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x27);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x2C);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x28);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x2D);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x29);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x2E);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2A);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x2F);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2B);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x30);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2C);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x31);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2D);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x32);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2E);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x33);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2F);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x34);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x30);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x35);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x31);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x36);	// Gain Table Index
SPIWrite(0x131,0x44);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x32);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x37);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2E);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x38);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x2F);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x39);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x30);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x3A);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x31);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x3B);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x32);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x3C);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x33);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x3D);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x34);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x3E);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x35);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x3F);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x36);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x40);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x37);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x41);	// Gain Table Index
SPIWrite(0x131,0x64);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x42);	// Gain Table Index
SPIWrite(0x131,0x65);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x43);	// Gain Table Index
SPIWrite(0x131,0x66);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x44);	// Gain Table Index
SPIWrite(0x131,0x67);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x45);	// Gain Table Index
SPIWrite(0x131,0x68);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x46);	// Gain Table Index
SPIWrite(0x131,0x69);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x47);	// Gain Table Index
SPIWrite(0x131,0x6A);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x48);	// Gain Table Index
SPIWrite(0x131,0x6B);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x49);	// Gain Table Index
SPIWrite(0x131,0x6C);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x4A);	// Gain Table Index
SPIWrite(0x131,0x6D);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x4B);	// Gain Table Index
SPIWrite(0x131,0x6E);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x4C);	// Gain Table Index
SPIWrite(0x131,0x6F);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x38);	// TIA & LPF Word
SPIWrite(0x133,0x20);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x4D);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x4E);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x4F);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x50);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x51);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x52);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x53);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x54);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x55);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x56);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x57);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x58);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x59);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x130,0x5A);	// Gain Table Index
SPIWrite(0x131,0x00);	// Ext LNA, Int LNA, & Mixer Gain Word
SPIWrite(0x132,0x00);	// TIA & LPF Word
SPIWrite(0x133,0x00);	// DC Cal bit & Dig Gain Word
SPIWrite(0x137,0x1E);	// Write Words
SPIWrite(0x134,0x00);	// Dummy Write to delay 3 ADCCLK/16 cycles
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x137,0x1A);	// Clear Write Bit
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x134,0x00);	// Dummy Write to delay ~1us
SPIWrite(0x137,0x00);	// Stop Gain Table Clock
//************************************************************
// Setup Rx Manual Gain Registers
//************************************************************
SPIWrite(0x0FA,0xE0);	// Gain Control Mode Select
SPIWrite(0x0FB,0x08);	// Table, Digital Gain, Man Gain Ctrl
SPIWrite(0x0FC,0x23);	// Incr Step Size, ADC Overrange Size
SPIWrite(0x0FD,0x4C);	// Max Full/LMT Gain Table Index
SPIWrite(0x0FE,0x44);	// Decr Step Size, Peak Overload Time
SPIWrite(0x100,0x6F);	// Max Digital Gain
SPIWrite(0x104,0x2F);	// ADC Small Overload Threshold
SPIWrite(0x105,0x3A);	// ADC Large Overload Threshold
SPIWrite(0x107,0x31);	// Large LMT Overload Threshold
SPIWrite(0x108,0x39);	// Small LMT Overload Threshold
SPIWrite(0x109,0x32);	// Rx1 Full/LMT Gain Index
SPIWrite(0x10A,0x58);	// Rx1 LPF Gain Index
SPIWrite(0x10B,0x00);	// Rx1 Digital Gain Index
SPIWrite(0x10C,0x32);	// Rx2 Full/LMT Gain Index
SPIWrite(0x10D,0x18);	// Rx2 LPF Gain Index
SPIWrite(0x10E,0x00);	// Rx2 Digital Gain Index
SPIWrite(0x114,0x30);	// Low Power Threshold
SPIWrite(0x11A,0x27);	// Initial LMT Gain Limit
SPIWrite(0x081,0x00);	// Tx Symbol Gain Control
//************************************************************
// RX Baseband Filter Tuning (Real BW: 10.000000 MHz) 3dB Filter
// Corner @ 14.000000 MHz)
//************************************************************
SPIWrite(0x1FB,0x0A);	// RX Freq Corner (MHz)
SPIWrite(0x1FC,0x00);	// RX Freq Corner (Khz)
SPIWrite(0x1F8,0x08);	// Rx BBF Tune Divider[7:0]
SPIWrite(0x1F9,0x1E);	// RX BBF Tune Divider[8]

SPIWrite(0x1D5,0x3F);	// Set Rx Mix LO CM
SPIWrite(0x1C0,0x03);	// Set GM common mode
SPIWrite(0x1E2,0x02);	// Enable Rx1 Filter Tuner 
SPIWrite(0x1E3,0x02);	// Enable Rx2 Filter Tuner 
SPIWrite(0x016,0x80);	// Start RX Filter Tune
WAIT_CALDONE(RXFILTER,2000);	// Wait for RX filter to tune, Max Cal Time: 4.964 us (Done when 0x016[7]==0)
SPIWrite(0x1E2,0x03);	// Disable Rx Filter Tuner (Rx1)
SPIWrite(0x1E3,0x03);	// Disable Rx Filter Tuner (Rx2)
//************************************************************
// TX Baseband Filter Tuning (Real BW: 10.000000 MHz) 3dB Filter
// Corner @ 16.000000 MHz)
//************************************************************
SPIWrite(0x0D6,0x07);	// TX BBF Tune Divier[7:0]
SPIWrite(0x0D7,0x1E);	// TX BBF Tune Divider[8]

SPIWrite(0x0CA,0x22);	// Enable Tx Filter Tuner
SPIWrite(0x016,0x40);	// Start Tx Filter Tune
WAIT_CALDONE(TXFILTER,2000);	// Wait for TX filter to tune, Max Cal Time: 2.528 us (Done when 0x016[6]==0)
SPIWrite(0x0CA,0x26);	// Disable Tx Filter Tuner (Both Channels)
//************************************************************
// RX TIA Setup:  Setup values scale based on RxBBF calibration
// results.  See information in Calibration Guide. 
//************************************************************
SPIRead(0x1EB);	// Read RXBBF C3(MSB)
SPIRead(0x1EC);	// Read RXBBF C3(LSB)
SPIRead(0x1E6);	// Read RXBBF R2346
SPIWrite(0x1DB,0x20);	// Set TIA selcc[2:0]
SPIWrite(0x1DD,0x00);	// Set RX TIA1 C MSB[6:0]
SPIWrite(0x1DF,0x00);	// Set RX TIA2 C MSB[6:0]
SPIWrite(0x1DC,0x63);	// Set RX TIA1 C LSB[5:0]
SPIWrite(0x1DE,0x63);	// Set RX TIA2 C LSB[5:0]

//************************************************************
// TX Secondary Filter Calibration Setup:  Real Bandwidth
// 10.000000MHz, 3dB Corner @ 50.000000MHz
//************************************************************
SPIWrite(0x0D2,0x14);	// TX Secondary Filter PDF Cap cal[5:0]
SPIWrite(0x0D1,0x0C);	// TX Secondary Filter PDF Res cal[3:0]
SPIWrite(0x0D0,0x56);	// Pdampbias 

//************************************************************
// ADC Setup:  Tune ADC Performance based on RX analog filter tune
// corner.  Real Bandwidth: 9.682751 MHz, ADC Clock Frequency:
// 491.520000 MHz.  The values in registers 0x200 - 0x227 need to be
// calculated using the equations in the Calibration Guide.
//************************************************************
SPIRead(0x1EB);	// Read RxBBF C3 MSB after calibration
SPIRead(0x1EC);	// Read RxBBF C3 LSB after calibration
SPIRead(0x1E6);	// Read RxBBF R3 after calibration

SPIWrite(0x200,0x00);
SPIWrite(0x201,0x00);
SPIWrite(0x202,0x00);
SPIWrite(0x203,0x24);
SPIWrite(0x204,0x24);
SPIWrite(0x205,0x00);
SPIWrite(0x206,0x00);
SPIWrite(0x207,0x7C);
SPIWrite(0x208,0x2A);
SPIWrite(0x209,0x3C);
SPIWrite(0x20A,0x4B);
SPIWrite(0x20B,0x1A);
SPIWrite(0x20C,0x4E);
SPIWrite(0x20D,0x18);
SPIWrite(0x20E,0x00);
SPIWrite(0x20F,0x7F);
SPIWrite(0x210,0x7E);
SPIWrite(0x211,0x7F);
SPIWrite(0x212,0x49);
SPIWrite(0x213,0x48);
SPIWrite(0x214,0x49);
SPIWrite(0x215,0x4C);
SPIWrite(0x216,0x4B);
SPIWrite(0x217,0x4C);
SPIWrite(0x218,0x2E);
SPIWrite(0x219,0xB0);
SPIWrite(0x21A,0x31);
SPIWrite(0x21B,0x1C);
SPIWrite(0x21C,0xB0);
SPIWrite(0x21D,0x31);
SPIWrite(0x21E,0x1C);
SPIWrite(0x21F,0xB0);
SPIWrite(0x220,0x31);
SPIWrite(0x221,0x37);
SPIWrite(0x222,0x38);
SPIWrite(0x223,0x40);
SPIWrite(0x224,0x40);
SPIWrite(0x225,0x2C);
SPIWrite(0x226,0x00);
SPIWrite(0x227,0x00);
//************************************************************
// Tx Quadrature Calibration Settings
//************************************************************
SPIRead(0x0A3);	// Masked Read:  Read lower 6 bits, overwrite [7:6] below
SPIWrite(0x0A0,0x15);	// Set TxQuadcal NCO frequency
SPIWrite(0x0A3,0x00);	// Set TxQuadcal NCO frequency (Only update bits [7:6])
SPIWrite(0x0A1,0x7B);	// Set TxQuadcal M[1:0]
SPIWrite(0x0A9,0xFF);	// Set Tx Quad Cal Count
SPIWrite(0x0A2,0x7F);	// Set Tx Quad Cal Kexp
SPIWrite(0x0A5,0x01);	// Set Tx Quad Cal Magnitude Threshhold
SPIWrite(0x0A6,0x01);	// Set Tx Quad Cal Magnitude Threshhold
SPIWrite(0x0AA,0x22);	// Set Tx Quad Cal Gain Table index
SPIWrite(0x0A4,0xF0);	// Set Tx Quad Cal Setting Count
SPIWrite(0x0AE,0x00);	// Set Tx Quad Cal LPF Gain index incase Split table mode used

SPIWrite(0x193,0x3F);	// BBDC Cal setting
SPIWrite(0x190,0x0F);	// Set BBDC tracking shift M value, only applies when BB DC tracking enabled
SPIWrite(0x194,0x01);	// BBDC Cal setting
SPIWrite(0x016,0x01);	// Start BBDC offset cal
WAIT_CALDONE(BBDC,2000);	// BBDC Max Cal Time: 6575.521 us. Cal done when 0x016[0]==0
SPIWrite(0x185,0x20);	// Set RF DC offset Wait Count
SPIWrite(0x186,0x32);	// Set RF DC Offset Count[7:0]
SPIWrite(0x187,0x24);	// Settings for RF DC cal
SPIWrite(0x18B,0x83);	// Settings for RF DC cal
SPIWrite(0x188,0x05);	// Settings for RF DC cal
SPIWrite(0x189,0x30);	// Settings for RF DC cal
SPIWrite(0x016,0x02);	// RFDC Max Cal Time: 29961.914 us
WAIT_CALDONE(RFDC,2000);	// Wait for cal to complete (Done when 0x016[1]==0)
SPIWrite(0x016,0x10);	// TXQuad Max Cal Time: 3075.000 us
WAIT_CALDONE(TXQUAD,2000);	// Wait for cal to complete (Done when 0x016[4]==0)
SPIWrite(0x168,0x03);	// Set RX Quadcal Tone Level
SPIWrite(0x16E,0x25);	// Set Rx Gain index to use during RX Quadcal
SPIWrite(0x16A,0x75);	// Set Kexp Phase
SPIWrite(0x16B,0x15);	// Set Kexp Amplitude
SPIWrite(0x169,0xCF);
SPIWrite(0x18B,0xAD);
SPIWrite(0x012,0x10);	// Cals done, Set PPORT Config
SPIWrite(0x013,0x01);	// Set ENSM FDD/TDD bit
SPIWrite(0x015,0x04);	// Set Dual Synth Mode, FDD External Control bits properly
//************************************************************
// Set Tx Attenuation: Tx1: 10.00 dB,  Tx2: 10.00 dB 
//************************************************************
SPIWrite(0x073,0x28);
SPIWrite(0x074,0x00);
SPIWrite(0x075,0x28);
SPIWrite(0x076,0x00);
//************************************************************
// Setup RSSI and Power Measurement Duration Registers
//************************************************************
SPIWrite(0x150,0x0E);	// RSSI Measurement Duration 0, 1
SPIWrite(0x151,0x00);	// RSSI Measurement Duration 2, 3
SPIWrite(0x152,0xFF);	// RSSI Weighted Multiplier 0
SPIWrite(0x153,0x00);	// RSSI Weighted Multiplier 1
SPIWrite(0x154,0x00);	// RSSI Weighted Multiplier 2
SPIWrite(0x155,0x00);	// RSSI Weighted Multiplier 3
SPIWrite(0x156,0x00);	// RSSI Delay
SPIWrite(0x157,0x00);	// RSSI Wait
SPIWrite(0x158,0x0D);	// RSSI Mode Select
SPIWrite(0x15C,0x67);	// Power Measurement Duration

SPIWrite(0x3F4,0x00);	
SPIWrite(0x014,0x23);

SPIWrite(0x002,0xCE);	// Set # transmitters enabled
SPIWrite(0x003,0xDE);	// Set # receivers enabled
}
