Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/Decodificador.vhd" in Library work.
Architecture dataflow of Entity decoder is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/conversor_bin_to_bcd_grande.vhd" in Library work.
Architecture behavioral of Entity bcd_g is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/clk_mod.vhd" in Library work.
Architecture behavioral of Entity clk_mod is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/CountEventsDown.vhd" in Library work.
Entity <counteventsdown> compiled.
Entity <counteventsdown> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/Divisor.vhd" in Library work.
Architecture behavioral of Entity divisor is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/CountEvents.vhd" in Library work.
Architecture behavioral of Entity countevents is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/EscaladoPrePresentacion.vhd" in Library work.
Architecture behavioral of Entity escaladoprepresentacion is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/ControladorSegmentos.vhd" in Library work.
Architecture behavioral of Entity controladorsegmentos is up to date.
Compiling vhdl file "C:/Users/sed/Documents/Frecuencimentro - Presentacion/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_mod> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CountEventsDown> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Divisor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CountEvents> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EscaladoPrePresentacion> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ControladorSegmentos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_g> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/sed/Documents/Frecuencimentro - Presentacion/top.vhd" line 106: Unconnected output port 'reset_cont' of component 'Divisor'.
WARNING:Xst:1541 - "C:/Users/sed/Documents/Frecuencimentro - Presentacion/top.vhd" line 113: Different binding for component: <CountEvents>. Port <Output> does not match.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk_mod> in library <work> (Architecture <behavioral>).
Entity <clk_mod> analyzed. Unit <clk_mod> generated.

Analyzing Entity <CountEventsDown> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/sed/Documents/Frecuencimentro - Presentacion/CountEventsDown.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>, <counter>
INFO:Xst:2679 - Register <res> in unit <CountEventsDown> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CountEventsDown> analyzed. Unit <CountEventsDown> generated.

Analyzing Entity <Divisor> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/sed/Documents/Frecuencimentro - Presentacion/Divisor.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <entrada>
Entity <Divisor> analyzed. Unit <Divisor> generated.

Analyzing Entity <CountEvents> in library <work> (Architecture <behavioral>).
Entity <CountEvents> analyzed. Unit <CountEvents> generated.

Analyzing Entity <EscaladoPrePresentacion> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/sed/Documents/Frecuencimentro - Presentacion/EscaladoPrePresentacion.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <millares>, <centenas>, <decenas>, <unidades>, <millones>, <centenas_mill>, <decenas_mill>, <decenas_millones>
Entity <EscaladoPrePresentacion> analyzed. Unit <EscaladoPrePresentacion> generated.

Analyzing Entity <bcd_g> in library <work> (Architecture <behavioral>).
Entity <bcd_g> analyzed. Unit <bcd_g> generated.

Analyzing Entity <ControladorSegmentos> in library <work> (Architecture <behavioral>).
Entity <ControladorSegmentos> analyzed. Unit <ControladorSegmentos> generated.

Analyzing Entity <decoder> in library <work> (Architecture <dataflow>).
Entity <decoder> analyzed. Unit <decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_mod>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/clk_mod.vhd".
    Found 18-bit up counter for signal <contador>.
    Found 1-bit register for signal <temporal>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_mod> synthesized.


Synthesizing Unit <CountEventsDown>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/CountEventsDown.vhd".
    Found 31-bit down counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <CountEventsDown> synthesized.


Synthesizing Unit <Divisor>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/Divisor.vhd".
WARNING:Xst:647 - Input <entrada_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <sal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Divisor> synthesized.


Synthesizing Unit <CountEvents>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/CountEvents.vhd".
    Found 32-bit up counter for signal <temp>.
    Summary:
	inferred   1 Counter(s).
Unit <CountEvents> synthesized.


Synthesizing Unit <bcd_g>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/conversor_bin_to_bcd_grande.vhd".
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0000> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0001> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0002> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0003> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0004> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0005> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0006> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0007> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0008> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0009> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0010> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0011> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0012> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0013> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0014> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0015> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0016> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0017> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0018> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0019> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0020> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0021> created at line 42.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0022> created at line 42.
    Found 5-bit comparator greater for signal <shift_35$cmp_gt0000> created at line 42.
    Found 5-bit comparator greater for signal <shift_35$cmp_gt0001> created at line 42.
    Found 5-bit comparator greater for signal <shift_35$cmp_gt0002> created at line 42.
    Found 5-bit comparator greater for signal <shift_35$cmp_gt0003> created at line 42.
    Found 5-bit comparator greater for signal <shift_35$cmp_gt0004> created at line 42.
    Found 5-bit comparator greater for signal <shift_35$cmp_gt0005> created at line 42.
    Found 4-bit adder for signal <shift_35_32$add0000> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0001> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0002> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0003> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0004> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0005> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0006> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0007> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0008> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0009> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0010> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0011> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0012> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0013> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0014> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0015> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0016> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0017> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0018> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0019> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0020> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0021> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0022> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0023> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0024> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0025> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0026> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0027> created at line 43.
    Found 4-bit adder for signal <shift_35_32$add0028> created at line 43.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0000> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0001> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0002> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0003> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0004> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0005> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0006> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0007> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0008> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0009> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0010> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0011> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0012> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0013> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0014> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0015> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0016> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0017> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0018> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0019> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0020> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0021> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0022> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0023> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0024> created at line 46.
    Found 5-bit comparator greater for signal <shift_39$cmp_gt0025> created at line 46.
    Found 4-bit adder for signal <shift_39_36$add0000> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0001> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0002> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0003> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0004> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0005> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0006> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0007> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0008> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0009> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0010> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0011> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0012> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0013> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0014> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0015> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0016> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0017> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0018> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0019> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0020> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0021> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0022> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0023> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0024> created at line 48.
    Found 4-bit adder for signal <shift_39_36$add0025> created at line 48.
    Found 5-bit comparator greater for signal <shift_40$cmp_gt0000> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0000> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0001> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0002> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0003> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0004> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0005> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0006> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0007> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0008> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0009> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0010> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0011> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0012> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0013> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0014> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0015> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0016> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0017> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0018> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0019> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0020> created at line 51.
    Found 5-bit comparator greater for signal <shift_43$cmp_gt0021> created at line 51.
    Found 4-bit adder for signal <shift_43_40$add0000> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0001> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0002> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0003> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0004> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0005> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0006> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0007> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0008> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0009> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0010> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0011> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0012> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0013> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0014> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0015> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0016> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0017> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0018> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0019> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0020> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0021> created at line 53.
    Found 4-bit adder for signal <shift_43_40$add0022> created at line 53.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0000> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0001> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0002> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0003> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0004> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0005> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0006> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0007> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0008> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0009> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0010> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0011> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0012> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0013> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0014> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0015> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0016> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0017> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0018> created at line 56.
    Found 5-bit comparator greater for signal <shift_47$cmp_gt0019> created at line 56.
    Found 4-bit adder for signal <shift_47_44$add0000> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0001> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0002> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0003> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0004> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0005> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0006> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0007> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0008> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0009> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0010> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0011> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0012> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0013> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0014> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0015> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0016> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0017> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0018> created at line 58.
    Found 4-bit adder for signal <shift_47_44$add0019> created at line 58.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0000> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0001> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0002> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0003> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0004> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0005> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0006> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0007> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0008> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0009> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0010> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0011> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0012> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0013> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0014> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0015> created at line 61.
    Found 5-bit comparator greater for signal <shift_49$cmp_gt0016> created at line 61.
    Found 4-bit adder for signal <shift_51_48$add0000> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0001> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0002> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0003> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0004> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0005> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0006> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0007> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0008> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0009> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0010> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0011> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0012> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0013> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0014> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0015> created at line 63.
    Found 4-bit adder for signal <shift_51_48$add0016> created at line 63.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0000> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0001> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0002> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0003> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0004> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0005> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0006> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0007> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0008> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0009> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0010> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0011> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0012> created at line 66.
    Found 5-bit comparator greater for signal <shift_55$cmp_gt0013> created at line 66.
    Found 4-bit adder for signal <shift_55_52$add0000> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0001> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0002> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0003> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0004> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0005> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0006> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0007> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0008> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0009> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0010> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0011> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0012> created at line 68.
    Found 4-bit adder for signal <shift_55_52$add0013> created at line 68.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0000> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0001> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0002> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0003> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0004> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0005> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0006> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0007> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0008> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0009> created at line 71.
    Found 5-bit comparator greater for signal <shift_59$cmp_gt0010> created at line 71.
    Found 4-bit adder for signal <shift_59_56$add0000> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0001> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0002> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0003> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0004> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0005> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0006> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0007> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0008> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0009> created at line 73.
    Found 4-bit adder for signal <shift_59_56$add0010> created at line 73.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0000> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0001> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0002> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0003> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0004> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0005> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0006> created at line 76.
    Found 5-bit comparator greater for signal <shift_62$cmp_gt0007> created at line 76.
    Found 4-bit adder for signal <shift_63_60$add0000> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0001> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0002> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0003> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0004> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0005> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0006> created at line 78.
    Found 4-bit adder for signal <shift_63_60$add0007> created at line 78.
    Summary:
	inferred 148 Adder/Subtractor(s).
	inferred 148 Comparator(s).
Unit <bcd_g> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/Decodificador.vhd".
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <EscaladoPrePresentacion>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/EscaladoPrePresentacion.vhd".
    Found 32-bit comparator greatequal for signal <unidades_esc$cmp_ge0000> created at line 70.
    Found 32-bit comparator greatequal for signal <unidades_esc$cmp_ge0001> created at line 73.
    Found 32-bit comparator less for signal <unidades_esc$cmp_lt0000> created at line 68.
    Found 32-bit comparator less for signal <unidades_esc$cmp_lt0001> created at line 70.
    Summary:
	inferred   4 Comparator(s).
Unit <EscaladoPrePresentacion> synthesized.


Synthesizing Unit <ControladorSegmentos>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/ControladorSegmentos.vhd".
    Found 4-bit register for signal <selector>.
    Found 4-bit register for signal <s_interm>.
    Found 4-bit register for signal <s_selector>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <ControladorSegmentos> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/sed/Documents/Frecuencimentro - Presentacion/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 148
 4-bit adder                                           : 148
# Counters                                             : 3
 18-bit up counter                                     : 1
 31-bit down counter                                   : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 1
 4-bit register                                        : 3
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 152
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 148

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <s_selector_2> in Unit <Segmentos> is equivalent to the following FF/Latch, which will be removed : <selector_3> 
INFO:Xst:2261 - The FF/Latch <s_selector_3> in Unit <Segmentos> is equivalent to the following FF/Latch, which will be removed : <selector_0> 
INFO:Xst:2261 - The FF/Latch <s_selector_0> in Unit <Segmentos> is equivalent to the following FF/Latch, which will be removed : <selector_1> 
INFO:Xst:2261 - The FF/Latch <s_selector_1> in Unit <Segmentos> is equivalent to the following FF/Latch, which will be removed : <selector_2> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 148
 3-bit adder                                           : 8
 4-bit adder                                           : 140
# Counters                                             : 3
 18-bit up counter                                     : 1
 31-bit down counter                                   : 1
 32-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 152
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 148

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <s_selector_2> in Unit <ControladorSegmentos> is equivalent to the following FF/Latch, which will be removed : <selector_3> 
INFO:Xst:2261 - The FF/Latch <s_selector_3> in Unit <ControladorSegmentos> is equivalent to the following FF/Latch, which will be removed : <selector_0> 
INFO:Xst:2261 - The FF/Latch <s_selector_0> in Unit <ControladorSegmentos> is equivalent to the following FF/Latch, which will be removed : <selector_1> 
INFO:Xst:2261 - The FF/Latch <s_selector_1> in Unit <ControladorSegmentos> is equivalent to the following FF/Latch, which will be removed : <selector_2> 

Optimizing unit <top> ...

Optimizing unit <bcd_g> ...

Optimizing unit <EscaladoPrePresentacion> ...

Optimizing unit <ControladorSegmentos> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 25.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 1052
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 57
#      LUT2                        : 60
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 44
#      LUT3_L                      : 1
#      LUT4                        : 624
#      LUT4_L                      : 2
#      MUXCY                       : 134
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 122
#      FD                          : 4
#      FDC                         : 74
#      FDCE                        : 1
#      FDP                         : 7
#      FDS                         : 4
#      LD                          : 32
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGP                       : 2
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      465  out of   1920    24%  
 Number of Slice Flip Flops:            122  out of   3840     3%  
 Number of 4 input LUTs:                829  out of   3840    21%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  
 Number of GCLKs:                         4  out of      8    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk                                             | BUFGP                  | 19    |
clk_modificado/temporal1                        | BUFG                   | 39    |
entrada                                         | BUFGP                  | 32    |
s_act1(countdown/temporal_cmp_eq0000_wg_cy<7>:O)| BUFG(*)(div/sal_0)     | 32    |
------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 82    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.507ns (Maximum Frequency: 153.674MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.218ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.705ns (frequency: 175.291MHz)
  Total number of paths / destination ports: 514 / 20
-------------------------------------------------------------------------
Delay:               5.705ns (Levels of Logic = 19)
  Source:            clk_modificado/contador_1 (FF)
  Destination:       clk_modificado/contador_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_modificado/contador_1 to clk_modificado/contador_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  clk_modificado/contador_1 (clk_modificado/contador_1)
     LUT1:I0->O            1   0.479   0.000  clk_modificado/Mcount_contador_cy<1>_rt (clk_modificado/Mcount_contador_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  clk_modificado/Mcount_contador_cy<1> (clk_modificado/Mcount_contador_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<2> (clk_modificado/Mcount_contador_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<3> (clk_modificado/Mcount_contador_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<4> (clk_modificado/Mcount_contador_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<5> (clk_modificado/Mcount_contador_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<6> (clk_modificado/Mcount_contador_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<7> (clk_modificado/Mcount_contador_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<8> (clk_modificado/Mcount_contador_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<9> (clk_modificado/Mcount_contador_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<10> (clk_modificado/Mcount_contador_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<11> (clk_modificado/Mcount_contador_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<12> (clk_modificado/Mcount_contador_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<13> (clk_modificado/Mcount_contador_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<14> (clk_modificado/Mcount_contador_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  clk_modificado/Mcount_contador_cy<15> (clk_modificado/Mcount_contador_cy<15>)
     MUXCY:CI->O           0   0.056   0.000  clk_modificado/Mcount_contador_cy<16> (clk_modificado/Mcount_contador_cy<16>)
     XORCY:CI->O           1   0.786   0.851  clk_modificado/Mcount_contador_xor<17> (Result<17>)
     LUT2:I1->O            1   0.479   0.000  clk_modificado/Mcount_contador_eqn_171 (clk_modificado/Mcount_contador_eqn_17)
     FDC:D                     0.176          clk_modificado/contador_17
    ----------------------------------------
    Total                      5.705ns (3.814ns logic, 1.891ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_modificado/temporal1'
  Clock period: 5.193ns (frequency: 192.578MHz)
  Total number of paths / destination ports: 545 / 43
-------------------------------------------------------------------------
Delay:               5.193ns (Levels of Logic = 2)
  Source:            Segmentos/s_selector_1 (FF)
  Destination:       Segmentos/s_interm_2 (FF)
  Source Clock:      clk_modificado/temporal1 rising
  Destination Clock: clk_modificado/temporal1 rising

  Data Path: Segmentos/s_selector_1 to Segmentos/s_interm_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.626   1.267  Segmentos/s_selector_1 (Segmentos/s_selector_1)
     LUT2_D:I0->O          2   0.479   0.768  Segmentos/s_interm_mux0001<15>131 (Segmentos/s_interm_mux0001<13>131)
     LUT4:I3->O            1   0.479   0.681  Segmentos/s_interm_mux0001<14>138 (Segmentos/s_interm_mux0001<14>138)
     FDS:S                     0.892          Segmentos/s_interm_2
    ----------------------------------------
    Total                      5.193ns (2.476ns logic, 2.717ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'entrada'
  Clock period: 6.507ns (frequency: 153.674MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               6.507ns (Levels of Logic = 33)
  Source:            countup/temp_1 (FF)
  Destination:       countup/temp_31 (FF)
  Source Clock:      entrada rising
  Destination Clock: entrada rising

  Data Path: countup/temp_1 to countup/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   1.066  countup/temp_1 (countup/temp_1)
     LUT1:I0->O            1   0.479   0.000  countup/Mcount_temp_cy<1>_rt (countup/Mcount_temp_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  countup/Mcount_temp_cy<1> (countup/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<2> (countup/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<3> (countup/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<4> (countup/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<5> (countup/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<6> (countup/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<7> (countup/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<8> (countup/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<9> (countup/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<10> (countup/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<11> (countup/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<12> (countup/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<13> (countup/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<14> (countup/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<15> (countup/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<16> (countup/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<17> (countup/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<18> (countup/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<19> (countup/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<20> (countup/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<21> (countup/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<22> (countup/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<23> (countup/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<24> (countup/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<25> (countup/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<26> (countup/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<27> (countup/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<28> (countup/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  countup/Mcount_temp_cy<29> (countup/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  countup/Mcount_temp_cy<30> (countup/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.786   0.851  countup/Mcount_temp_xor<31> (Result<31>)
     LUT2:I1->O            1   0.479   0.000  countup/Mcount_temp_eqn_311 (countup/Mcount_temp_eqn_31)
     FDC:D                     0.176          countup/temp_31
    ----------------------------------------
    Total                      6.507ns (4.591ns logic, 1.917ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_act1'
  Total number of paths / destination ports: 134 / 2
-------------------------------------------------------------------------
Offset:              11.218ns (Levels of Logic = 13)
  Source:            div/sal_4 (LATCH)
  Destination:       led_unidades<0> (PAD)
  Source Clock:      s_act1 falling

  Data Path: div/sal_4 to led_unidades<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.551   1.148  div/sal_4 (div/sal_4)
     LUT1:I0->O            1   0.479   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<0>_rt (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.435   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<0> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<1> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<2> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<3> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<4> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<5> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<6> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<7> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<8> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<8>)
     MUXCY:CI->O          28   0.264   1.726  escalado/Mcompar_unidades_esc_cmp_lt0000_cy<9> (escalado/Mcompar_unidades_esc_cmp_lt0000_cy<9>)
     LUT3:I1->O            5   0.479   0.783  escalado/unidades_esc<0>1 (led_unidades_0_OBUF)
     OBUF:I->O                 4.909          led_unidades_0_OBUF (led_unidades<0>)
    ----------------------------------------
    Total                     11.218ns (7.562ns logic, 3.656ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_modificado/temporal1'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              7.896ns (Levels of Logic = 2)
  Source:            Segmentos/s_interm_0 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk_modificado/temporal1 rising

  Data Path: Segmentos/s_interm_0 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.626   1.201  Segmentos/s_interm_0 (Segmentos/s_interm_0)
     LUT4:I0->O            1   0.479   0.681  Segmentos/segmento/Mrom_led111 (led_1_OBUF)
     OBUF:I->O                 4.909          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      7.896ns (6.014ns logic, 1.882ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.95 secs
 
--> 

Total memory usage is 295536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    9 (   0 filtered)

