# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../array2.srcs/sources_1/new/array.sv" \
"../../../../array2.srcs/sources_1/new/dct_butterfly.sv" \
"../../../../array2.srcs/sim_1/imports/new/test_dct2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
