--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run1\fpga_main.ncd
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run1\fpga_main.pcf
-xml
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run1\fpga_main.twx
-v 3 -s 4 -n 3 -fastpaths -ucf ports.ucf -o
C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results\run1\fpga_main.twr

Design file:              fpga_main.ncd
Physical constraint file: fpga_main.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<2>      |    1.961(R)|   -0.371(R)|Clk_BUFGP         |   0.000|
BTN<3>      |    1.680(R)|    0.054(R)|Clk_BUFGP         |   0.000|
HallA<0>    |    4.796(R)|    0.240(R)|Clk_BUFGP         |   0.000|
HallA<1>    |    5.362(R)|   -0.138(R)|Clk_BUFGP         |   0.000|
HallA<2>    |    1.909(R)|    0.121(R)|Clk_BUFGP         |   0.000|
HallB<0>    |    5.765(R)|   -0.565(R)|Clk_BUFGP         |   0.000|
HallB<1>    |    6.708(R)|   -0.251(R)|Clk_BUFGP         |   0.000|
HallB<2>    |    1.526(R)|    0.945(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_MClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SPI_MOSI    |    0.736(R)|    0.589(R)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    9.862(R)|Clk_BUFGP         |   0.000|
AN<1>       |    9.850(R)|Clk_BUFGP         |   0.000|
AN<2>       |   10.159(R)|Clk_BUFGP         |   0.000|
AN<3>       |    9.550(R)|Clk_BUFGP         |   0.000|
MotorA<0>   |   15.390(R)|Clk_BUFGP         |   0.000|
MotorA<1>   |   15.304(R)|Clk_BUFGP         |   0.000|
MotorA<2>   |   10.742(R)|Clk_BUFGP         |   0.000|
MotorB<0>   |   15.062(R)|Clk_BUFGP         |   0.000|
MotorB<1>   |   15.394(R)|Clk_BUFGP         |   0.000|
MotorB<2>   |   10.831(R)|Clk_BUFGP         |   0.000|
Seg<0>      |   13.531(R)|Clk_BUFGP         |   0.000|
Seg<1>      |   12.481(R)|Clk_BUFGP         |   0.000|
Seg<2>      |   13.066(R)|Clk_BUFGP         |   0.000|
Seg<3>      |   13.396(R)|Clk_BUFGP         |   0.000|
Seg<4>      |   13.022(R)|Clk_BUFGP         |   0.000|
Seg<5>      |   12.521(R)|Clk_BUFGP         |   0.000|
Seg<6>      |   14.722(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock SPI_MClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPI_MISO    |    8.002(F)|SPI_MClk_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock SPI_SS to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MotorA<0>   |   15.534(R)|SPI_SS_IBUF       |   0.000|
MotorA<1>   |   15.447(R)|SPI_SS_IBUF       |   0.000|
MotorA<2>   |    9.590(R)|SPI_SS_IBUF       |   0.000|
MotorB<0>   |   13.317(R)|SPI_SS_IBUF       |   0.000|
MotorB<1>   |   13.649(R)|SPI_SS_IBUF       |   0.000|
MotorB<2>   |    9.043(R)|SPI_SS_IBUF       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.129|         |         |         |
SPI_SS         |    7.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_MClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_MClk       |    3.347|         |    1.741|         |
SPI_SS         |    2.637|    1.722|    0.875|    0.875|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_SS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.245|         |         |         |
SPI_MClk       |    2.723|         |         |         |
SPI_SS         |    3.972|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BTN<2>         |Seg<0>         |   10.847|
BTN<2>         |Seg<1>         |    9.860|
BTN<2>         |Seg<2>         |   10.230|
BTN<2>         |Seg<3>         |   10.712|
BTN<2>         |Seg<4>         |   10.338|
BTN<2>         |Seg<5>         |    9.860|
BTN<2>         |Seg<6>         |   12.038|
---------------+---------------+---------+


Analysis completed Thu Apr 10 17:30:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



