Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 30 15:18:57 2024
| Host         : raffael running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 r  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.974ns  (logic 4.559ns (19.017%)  route 19.415ns (80.983%))
  Logic Levels:           27  (LUT3=2 LUT4=2 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.841    -0.851    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.333 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2/Q
                         net (fo=128, routed)         1.102     0.769    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__2_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I4_O)        0.124     0.893 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, routed)           1.008     1.901    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_1
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.025 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_4/O
                         net (fo=85, routed)          0.616     2.641    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_rep__1_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.149     2.790 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=15, routed)          0.715     3.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X42Y112        LUT5 (Prop_lut5_I4_O)        0.358     3.863 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139/O
                         net (fo=1, routed)           0.859     4.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_139_n_1
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.328     5.050 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_69/O
                         net (fo=7, routed)           0.451     5.501    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/commit_pointer_q[1][2]_i_2_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.625 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=7, routed)           0.639     6.264    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.150     6.414 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.651     7.065    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X45Y111        LUT6 (Prop_lut6_I0_O)        0.328     7.393 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=5, routed)           0.718     8.110    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X43Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_2/O
                         net (fo=5, routed)           0.735     8.969    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc
    SLICE_X41Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.093 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[15][sbe][bp][predict_address][31]_i_31/O
                         net (fo=34, routed)          0.349     9.442    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X39Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.566 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[15][sbe][bp][predict_address][31]_i_20/O
                         net (fo=108, routed)         0.880    10.446    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/flu_trans_id_ex_id[1]
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.570 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677/O
                         net (fo=1, routed)           0.433    11.003    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_1677_n_1
    SLICE_X37Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.127 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[31]_i_803/O
                         net (fo=1, routed)           0.915    12.041    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_66
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.165 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_303/O
                         net (fo=2, routed)           0.750    12.916    i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_34
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  i_ariane/i_cva6/id_stage_i/operand_a_q[31]_i_66/O
                         net (fo=1, routed)           0.441    13.481    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_13_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.605 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.288    13.893    i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_6_0[0]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.124    14.017 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/operand_a_q[31]_i_13/O
                         net (fo=33, routed)          0.366    14.384    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_2
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.508 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.324    14.832    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][issued]_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.124    14.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=33, routed)          0.735    15.691    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][issued]_0
    SLICE_X44Y103        LUT4 (Prop_lut4_I3_O)        0.124    15.815 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=3, routed)           0.599    16.414    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X42Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.538 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.594    17.132    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_6_n_1
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.256 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2/O
                         net (fo=60, routed)          0.719    17.974    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][fu][2]_i_2_n_1
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][1]_i_1/O
                         net (fo=5, routed)           1.020    19.118    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[2][sbe][fu][1]
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.124    19.242 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52/O
                         net (fo=3, routed)           0.841    20.083    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_52_n_1
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    20.207 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16/O
                         net (fo=1, routed)           0.791    20.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_16_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.122 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4/O
                         net (fo=96, routed)          1.302    22.423    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[15][sbe][rd][4]_i_4_n_1
    SLICE_X54Y104        LUT6 (Prop_lut6_I1_O)        0.124    22.547 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.575    23.122    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[12][sbe][rd][4]_i_1_n_1
    SLICE_X53Y103        FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=31393, routed)       1.640    23.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y103        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]/C
                         clock pessimism              0.484    23.979    
                         clock uncertainty           -0.082    23.897    
    SLICE_X53Y103        FDCE (Setup_fdce_C_CE)      -0.205    23.692    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[12][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                         -23.122    
  -------------------------------------------------------------------
                         slack                                  0.570    




