<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_CORE_EBL_CR_POWERON_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_CORE_EBL_CR_POWERON_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a985cf7d28472c00b0d7cdada3959530f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a65c4e8b7fcdcbb8f3e9f1fab8cd2d4ab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#af020983fd7d76c9f3ba6f9d05c88eb5e">Reserved1</a>:1</td></tr>
<tr class="separator:a65c4e8b7fcdcbb8f3e9f1fab8cd2d4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0c404a2cf03de1ac7676e2fc727674"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a2c04c42f9a390004d910981359bb13e5">DataErrorCheckingEnable</a>:1</td></tr>
<tr class="separator:a4c0c404a2cf03de1ac7676e2fc727674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3fde8801545c63fa34ce33fe0ef711"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a850cd89ce5d0955ad1ea2d146093a8d5">ResponseErrorCheckingEnable</a>:1</td></tr>
<tr class="separator:acf3fde8801545c63fa34ce33fe0ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75e50d729387d5ef443b56f58581787"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a209962bc76fb0fac615d687a86d9fd13">MCERR_DriveEnable</a>:1</td></tr>
<tr class="separator:af75e50d729387d5ef443b56f58581787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e16680f9eb402945fcf654dff2fd044"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aa926ef847d8f0d0eb749499918c6c36f">AddressParityEnable</a>:1</td></tr>
<tr class="separator:a3e16680f9eb402945fcf654dff2fd044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03607af1dde6216e953795133a98fc89"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a0d16d78f8a43a9601cb5d020c09da9ae">Reserved2</a>:2</td></tr>
<tr class="separator:a03607af1dde6216e953795133a98fc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad80e9db8226c7eff79bd7a665b917ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a2f5ee2058a0e5b7fa3d4ce00db77a492">BINIT_DriverEnable</a>:1</td></tr>
<tr class="separator:aad80e9db8226c7eff79bd7a665b917ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af637453bf10470b3b7d4151abb4260cb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#ad087a9b362ddd4059de06c82c6ed6a6d">OutputTriStateEnable</a>:1</td></tr>
<tr class="separator:af637453bf10470b3b7d4151abb4260cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2b1bb2df3762e10de6f427ca04b748"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aa8a0feecd46602a4a5479a95c74470c5">ExecuteBIST</a>:1</td></tr>
<tr class="separator:afd2b1bb2df3762e10de6f427ca04b748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffd73fd8063fa30b23b679c8cd835b1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a272b01cc273e06a988590a72ac81ed72">MCERR_ObservationEnabled</a>:1</td></tr>
<tr class="separator:a7ffd73fd8063fa30b23b679c8cd835b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adc9982e02731a5bf5188b37043727e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aa65499aa813ce459d3838aa02d53bf73">Reserved3</a>:1</td></tr>
<tr class="separator:a8adc9982e02731a5bf5188b37043727e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74a438cfdc2ea7207510b1132a5d1c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aadcc1c1480f7a62b1774aee898f0dcb9">BINIT_ObservationEnabled</a>:1</td></tr>
<tr class="separator:aa74a438cfdc2ea7207510b1132a5d1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f35820a73ca5aacd9668bb829b29c9a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a1d4e23f69f30fd72fc63d9f1d1bf6af9">Reserved4</a>:1</td></tr>
<tr class="separator:a7f35820a73ca5aacd9668bb829b29c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd4e93c184dde8c9428d07125fd229f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a4b9124619a9bf0f677d5e603495418e5">ResetVector</a>:1</td></tr>
<tr class="separator:a1cd4e93c184dde8c9428d07125fd229f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a8856ba418763bd767bf053d024cd1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a29b0fcafebbc683faedf397953fb98a0">Reserved5</a>:1</td></tr>
<tr class="separator:a15a8856ba418763bd767bf053d024cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0733c5514d3a7977a7e577f532c31627"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a495d86209dc94de921f315183367ad75">APICClusterID</a>:2</td></tr>
<tr class="separator:a0733c5514d3a7977a7e577f532c31627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917f4a69b740017d32ca3e9cdfaa04b5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a1741794ee4d75510439e9367e9d7458c">SystemBusFrequency</a>:1</td></tr>
<tr class="separator:a917f4a69b740017d32ca3e9cdfaa04b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54662f836f13c9ff468bac3155c2497"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#ac4e0609320407df8149f38f52c096cef">Reserved6</a>:1</td></tr>
<tr class="separator:aa54662f836f13c9ff468bac3155c2497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7172ee48c463ee79113447d8395addd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aa53d234e70a6f764cdae5244ba69bcd2">SymmetricArbitrationID</a>:2</td></tr>
<tr class="separator:aa7172ee48c463ee79113447d8395addd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999329cef4bc0724c6f935b98b75c92b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#adb939601478a287b36bf070962a7fd5a">ClockFrequencyRatio</a>:5</td></tr>
<tr class="separator:a999329cef4bc0724c6f935b98b75c92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18eb593e205721deaf2742bcb499423"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a1db20f13d2c70e3144f1005aa7afc5f9">Reserved7</a>:5</td></tr>
<tr class="separator:aa18eb593e205721deaf2742bcb499423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf194af2c1e3b22f8feb055b037d28c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a7daeda3196505b2a552536d9626d54e4">Reserved8</a>:32</td></tr>
<tr class="separator:a7bf194af2c1e3b22f8feb055b037d28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf7d28472c00b0d7cdada3959530f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a985cf7d28472c00b0d7cdada3959530f">Bits</a></td></tr>
<tr class="separator:a985cf7d28472c00b0d7cdada3959530f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b212c865135e2bad314b12f059e41f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a79b212c865135e2bad314b12f059e41f">Uint32</a></td></tr>
<tr class="separator:a79b212c865135e2bad314b12f059e41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6133122027c200fa508b2a43344270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#afe6133122027c200fa508b2a43344270">Uint64</a></td></tr>
<tr class="separator:afe6133122027c200fa508b2a43344270"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_core_msr_8h.html#a5189d3c39d0267e33e5f1d6d0e13529e">MSR_CORE_EBL_CR_POWERON</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aa926ef847d8f0d0eb749499918c6c36f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::AddressParityEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 4] Address Parity Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="a495d86209dc94de921f315183367ad75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::APICClusterID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 17:16] APIC Cluster ID (R/O). </p>

</div>
</div>
<a class="anchor" id="a2f5ee2058a0e5b7fa3d4ce00db77a492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::BINIT_DriverEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="aadcc1c1480f7a62b1774aee898f0dcb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::BINIT_ObservationEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] BINIT# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="a985cf7d28472c00b0d7cdada3959530f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_CORE_EBL_CR_POWERON_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="adb939601478a287b36bf070962a7fd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::ClockFrequencyRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 26:22] Clock Frequency Ratio (R/O). </p>

</div>
</div>
<a class="anchor" id="a2c04c42f9a390004d910981359bb13e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::DataErrorCheckingEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 1] Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="aa8a0feecd46602a4a5479a95c74470c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::ExecuteBIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 9] Execute BIST (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="a209962bc76fb0fac615d687a86d9fd13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::MCERR_DriveEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] MCERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="a272b01cc273e06a988590a72ac81ed72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::MCERR_ObservationEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] MCERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="ad087a9b362ddd4059de06c82c6ed6a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::OutputTriStateEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] Output Tri-state Enabled (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="af020983fd7d76c9f3ba6f9d05c88eb5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d16d78f8a43a9601cb5d020c09da9ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa65499aa813ce459d3838aa02d53bf73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d4e23f69f30fd72fc63d9f1d1bf6af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b0fcafebbc683faedf397953fb98a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4e0609320407df8149f38f52c096cef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1db20f13d2c70e3144f1005aa7afc5f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7daeda3196505b2a552536d9626d54e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b9124619a9bf0f677d5e603495418e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::ResetVector</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 14] 1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes. </p>

</div>
</div>
<a class="anchor" id="a850cd89ce5d0955ad1ea2d146093a8d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::ResponseErrorCheckingEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 2] Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="aa53d234e70a6f764cdae5244ba69bcd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::SymmetricArbitrationID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 21:20] Symmetric Arbitration ID (R/O). </p>

</div>
</div>
<a class="anchor" id="a1741794ee4d75510439e9367e9d7458c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::SystemBusFrequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] System Bus Frequency (R/O) 1. = 100 MHz 2. = Reserved. </p>

</div>
</div>
<a class="anchor" id="a79b212c865135e2bad314b12f059e41f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="afe6133122027c200fa508b2a43344270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_CORE_EBL_CR_POWERON_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE_EBL_CR_POWERON_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:44:14 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
