#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 11 08:31:22 2025
# Process ID: 937952
# Current directory: /home/jstine/ecen4243S25/lab2/fpga
# Command line: vivado
# Log file: /home/jstine/ecen4243S25/lab2/fpga/vivado.log
# Journal file: /home/jstine/ecen4243S25/lab2/fpga/vivado.jou
# Running On: iq9, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 10, Host memory: 24894 MB
#-----------------------------------------------------------
start_gui
open_project /home/jstine/ecen4243S25/lab2/fpga/lab2.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/imports/Desktop/imem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/imports/Desktop/memcontroller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/imports/Desktop/top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jstine/ecen4243S25/lab2/fpga/src/riscv_single.sv] -no_script -reset -force -quiet
remove_files  {/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/imports/Desktop/imem.v /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/imports/Desktop/memcontroller.v /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/imports/Desktop/top.v /home/jstine/ecen4243S25/lab2/fpga/src/riscv_single.sv}
upgrade_ip [get_ips  {design_1_axi_smc_0 design_1_rst_ps7_0_50M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axi_smc_0 design_1_rst_ps7_0_50M_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  design_1_top_0_0]
generate_target all [get_files  /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_top_0_0] }
export_ip_user_files -of_objects [get_files /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_top_0_0_synth_1 -jobs 10
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_rst_ps7_0_50M_0_synth_1
wait_on_run design_1_top_0_0_synth_1
export_simulation -of_objects [get_files /home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jstine/ecen4243S25/lab2/fpga/lab2.ip_user_files/sim_scripts -ip_user_files_dir /home/jstine/ecen4243S25/lab2/fpga/lab2.ip_user_files -ipstatic_source_dir /home/jstine/ecen4243S25/lab2/fpga/lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jstine/ecen4243S25/lab2/fpga/lab2.cache/compile_simlib/modelsim} {questa=/home/jstine/ecen4243S25/lab2/fpga/lab2.cache/compile_simlib/questa} {xcelium=/home/jstine/ecen4243S25/lab2/fpga/lab2.cache/compile_simlib/xcelium} {vcs=/home/jstine/ecen4243S25/lab2/fpga/lab2.cache/compile_simlib/vcs} {riviera=/home/jstine/ecen4243S25/lab2/fpga/lab2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
archive_project /home/jstine/lab2.xpr.zip -force -include_local_ip_cache
