
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012778                       # Number of seconds simulated
sim_ticks                                 12777513500                       # Number of ticks simulated
final_tick                                12777513500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2207724                       # Simulator instruction rate (inst/s)
host_op_rate                                  3007141                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              754754510                       # Simulator tick rate (ticks/s)
host_mem_usage                                8521772                       # Number of bytes of host memory used
host_seconds                                    16.93                       # Real time elapsed on the host
sim_insts                                    37375336                       # Number of instructions simulated
sim_ops                                      50908966                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu0.inst       75132116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       11943668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       75219044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       16596417                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          178891245                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     75132116                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     75219044                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     150351160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data     10002686                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     12915004                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22917690                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst        18783029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         4344731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst        18750251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         4149105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            46027116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data        2503810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data        3228751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5732561                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        5880026345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         934741176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        5886829546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1298876890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           14000473958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   5880026345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   5886829546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      11766855891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        782835095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data       1010760349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1793595444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       5880026345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1717576272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       5886829546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       2309637239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          15794069402                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                  15794069402                       # Throughput (bytes/s)
system.membus.data_through_bus              201808935                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              154309                       # Number of system calls
system.cpu0.numCycles                        25555028                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   18782426                       # Number of instructions committed
system.cpu0.committedOps                     25554425                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             22776511                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                375715                       # Number of float alu accesses
system.cpu0.num_func_calls                    1231235                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      3006163                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    22776511                       # number of integer instructions
system.cpu0.num_fp_insts                       375715                       # number of float instructions
system.cpu0.num_int_register_reads          113687784                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          24762946                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             2701145                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1501014                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      6870485                       # number of memory refs
system.cpu0.num_load_insts                    4360913                       # Number of load instructions
system.cpu0.num_store_insts                   2509572                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                  25555028                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        25558615                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   18592910                       # Number of instructions committed
system.cpu1.committedOps                     25354541                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             23203619                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu1.num_func_calls                    2305105                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2458378                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    23203619                       # number of integer instructions
system.cpu1.num_fp_insts                           16                       # number of float instructions
system.cpu1.num_int_register_reads          109870683                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          23663439                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      7376247                       # number of memory refs
system.cpu1.num_load_insts                    4149059                       # Number of load instructions
system.cpu1.num_store_insts                   3227188                       # Number of store instructions
system.cpu1.num_idle_cycles              43152.057820                       # Number of idle cycles
system.cpu1.num_busy_cycles              25515462.942180                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.998312                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.001688                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
