(DELAYFILE 
(SDFVERSION "3.0" )
(DESIGN "Manchester_rx_uart_top")
(DATE "Thu Nov  5 14:58:09 2020")
(VENDOR "XILINX")
(PROGRAM "Vivado")
(VERSION "2018.3")
(DIVIDER /)
(TIMESCALE 1ps)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE FSM_sequential_state_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE FSM_sequential_state_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "BUFG")
  (INSTANCE clk_IBUF_BUFG_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (91.0:96.0:96.0) (91.0:96.0:96.0))
    )
  )
    (TIMINGCHECK
      (PERIOD (posedge I) (2155.2:2155.2:2155.2))
      (PERIOD (negedge I) (2155.2:2155.2:2155.2))
    )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE clk_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1411.2:1481.8:1481.8) (1411.2:1481.8:1481.8))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE enb_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE manch_decode_input_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1439.3:1510.2:1510.2) (1439.3:1510.2:1510.2))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE ram_addrb\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE ram_addrb\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE ram_addrb\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH I3 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (118.0:146.0:146.0) (118.0:146.0:146.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE ram_addrb_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE ram_addrb_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE ram_addrb_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE rst_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1407.0:1477.6:1477.6) (1407.0:1477.6:1477.6))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram/doutb_internal_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMA)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (958.0:1188.0:1188.0) (958.0:1188.0:1188.0))
      (IOPATH RADR4 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH RADR3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH RADR2 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH RADR1 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH RADR0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (231.0:287.0:287.0) (192.0:192.0:192.0))
      (SETUPHOLD (negedge I) (posedge CLK) (231.0:287.0:287.0) (192.0:192.0:192.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (930.0:1153.0:1153.0) (930.0:1153.0:1153.0))
      (IOPATH RADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (309.0:384.0:384.0) (122.0:122.0:122.0))
      (SETUPHOLD (negedge I) (posedge CLK) (309.0:384.0:384.0) (122.0:122.0:122.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMB)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (957.0:1187.0:1187.0) (957.0:1187.0:1187.0))
      (IOPATH RADR4 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH RADR3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH RADR2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH RADR1 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH RADR0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (250.0:311.0:311.0) (191.0:191.0:191.0))
      (SETUPHOLD (negedge I) (posedge CLK) (250.0:311.0:311.0) (191.0:191.0:191.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (936.0:1161.0:1161.0) (936.0:1161.0:1161.0))
      (IOPATH RADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (286.0:354.0:354.0) (133.0:133.0:133.0))
      (SETUPHOLD (negedge I) (posedge CLK) (286.0:354.0:354.0) (133.0:133.0:133.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMC)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (952.0:1180.0:1180.0) (952.0:1180.0:1180.0))
      (IOPATH RADR4 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH RADR3 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH RADR2 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH RADR1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH RADR0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (243.0:301.0:301.0) (189.0:189.0:189.0))
      (SETUPHOLD (negedge I) (posedge CLK) (243.0:301.0:301.0) (189.0:189.0:189.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (933.0:1158.0:1158.0) (933.0:1158.0:1158.0))
      (IOPATH RADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (302.0:375.0:375.0) (113.0:113.0:113.0))
      (SETUPHOLD (negedge I) (posedge CLK) (302.0:375.0:375.0) (113.0:113.0:113.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMS32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMD)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (960.0:1190.0:1190.0) (960.0:1190.0:1190.0))
      (IOPATH ADR4 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH ADR3 O (120.0:149.0:149.0) (120.0:149.0:149.0))
      (IOPATH ADR2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH ADR1 O (127.0:157.0:157.0) (127.0:157.0:157.0))
      (IOPATH ADR0 O (126.0:156.0:156.0) (126.0:156.0:156.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge I) (posedge CLK) (111.0:137.0:137.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge I) (posedge CLK) (111.0:137.0:137.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMS32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (938.0:1163.0:1163.0) (938.0:1163.0:1163.0))
      (IOPATH ADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge I) (posedge CLK) (269.0:334.0:334.0) (132.0:132.0:132.0))
      (SETUPHOLD (negedge I) (posedge CLK) (269.0:334.0:334.0) (132.0:132.0:132.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMA)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (958.0:1188.0:1188.0) (958.0:1188.0:1188.0))
      (IOPATH RADR4 O (93.0:116.0:116.0) (93.0:116.0:116.0))
      (IOPATH RADR3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH RADR2 O (120.0:148.0:148.0) (120.0:148.0:148.0))
      (IOPATH RADR1 O (118.0:146.0:146.0) (118.0:146.0:146.0))
      (IOPATH RADR0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (231.0:287.0:287.0) (192.0:192.0:192.0))
      (SETUPHOLD (negedge I) (posedge CLK) (231.0:287.0:287.0) (192.0:192.0:192.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (930.0:1153.0:1153.0) (930.0:1153.0:1153.0))
      (IOPATH RADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (309.0:384.0:384.0) (122.0:122.0:122.0))
      (SETUPHOLD (negedge I) (posedge CLK) (309.0:384.0:384.0) (122.0:122.0:122.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMB)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (957.0:1187.0:1187.0) (957.0:1187.0:1187.0))
      (IOPATH RADR4 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH RADR3 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH RADR2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH RADR1 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH RADR0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (250.0:311.0:311.0) (191.0:191.0:191.0))
      (SETUPHOLD (negedge I) (posedge CLK) (250.0:311.0:311.0) (191.0:191.0:191.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (936.0:1161.0:1161.0) (936.0:1161.0:1161.0))
      (IOPATH RADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (286.0:354.0:354.0) (133.0:133.0:133.0))
      (SETUPHOLD (negedge I) (posedge CLK) (286.0:354.0:354.0) (133.0:133.0:133.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMC)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (952.0:1180.0:1180.0) (952.0:1180.0:1180.0))
      (IOPATH RADR4 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH RADR3 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH RADR2 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH RADR1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH RADR0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (243.0:301.0:301.0) (189.0:189.0:189.0))
      (SETUPHOLD (negedge I) (posedge CLK) (243.0:301.0:301.0) (189.0:189.0:189.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMD32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (933.0:1158.0:1158.0) (933.0:1158.0:1158.0))
      (IOPATH RADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH RADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge I) (posedge CLK) (302.0:375.0:375.0) (113.0:113.0:113.0))
      (SETUPHOLD (negedge I) (posedge CLK) (302.0:375.0:375.0) (113.0:113.0:113.0))
      (SETUPHOLD (posedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge WADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge WADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge WADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge WADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge WADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMS32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMD)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (960.0:1190.0:1190.0) (960.0:1190.0:1190.0))
      (IOPATH ADR4 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH ADR3 O (120.0:149.0:149.0) (120.0:149.0:149.0))
      (IOPATH ADR2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH ADR1 O (127.0:157.0:157.0) (127.0:157.0:157.0))
      (IOPATH ADR0 O (126.0:156.0:156.0) (126.0:156.0:156.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge I) (posedge CLK) (111.0:137.0:137.0) (190.0:190.0:190.0))
      (SETUPHOLD (negedge I) (posedge CLK) (111.0:137.0:137.0) (190.0:190.0:190.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "RAMS32")
  (INSTANCE rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1)
  (DELAY 
    (ABSOLUTE 
      (IOPATH CLK O (938.0:1163.0:1163.0) (938.0:1163.0:1163.0))
      (IOPATH ADR4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH ADR0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (negedge ADR0) (posedge CLK) (184.0:66.0:66.0) (538.0:538.0:538.0))
      (SETUPHOLD (posedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (negedge ADR1) (posedge CLK) (181.0:68.0:68.0) (572.0:572.0:572.0))
      (SETUPHOLD (posedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (negedge ADR2) (posedge CLK) (214.0:147.0:147.0) (460.0:460.0:460.0))
      (SETUPHOLD (posedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (negedge ADR3) (posedge CLK) (248.0:208.0:208.0) (411.0:411.0:411.0))
      (SETUPHOLD (posedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (negedge ADR4) (posedge CLK) (236.0:245.0:245.0) (314.0:314.0:314.0))
      (SETUPHOLD (posedge I) (posedge CLK) (269.0:334.0:334.0) (132.0:132.0:132.0))
      (SETUPHOLD (negedge I) (posedge CLK) (269.0:334.0:334.0) (132.0:132.0:132.0))
      (SETUPHOLD (posedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (SETUPHOLD (negedge WE) (posedge CLK) (527.0:654.0:654.0) (10.0:10.0:10.0))
      (WIDTH (negedge CLK) (1088.0:1250.0:1250.0))
      (WIDTH (posedge CLK) (1088.0:1250.0:1250.0))
    )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (95.0:118.0:118.0) (95.0:118.0:118.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (124.0:154.0:154.0) (124.0:154.0:154.0))
      (IOPATH I0 O (124.0:154.0:154.0) (124.0:154.0:154.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram/tx_reg\[7\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (120.0:149.0:149.0) (120.0:149.0:149.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/ram_addra\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE rx_top/ram_addra\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/ram_addra\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (95.0:118.0:118.0) (95.0:118.0:118.0))
      (IOPATH I2 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram_addra_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram_addra_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/ram_addra_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/bit_cnt\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE rx_top/rxm/bit_cnt\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (95.0:118.0:118.0) (95.0:118.0:118.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/bit_cnt\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/bit_cnt\[2\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/bit_cnt\[2\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/bit_cnt\[2\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/bit_cnt\[2\]_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/bit_cnt_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/bit_cnt_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/bit_cnt_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE rx_top/rxm/cntr\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE rx_top/rxm/cntr\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE rx_top/rxm/cntr\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I1 O (95.0:118.0:118.0) (95.0:118.0:118.0))
      (IOPATH I0 O (121.0:150.0:150.0) (121.0:150.0:150.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/cntr\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/cntr\[3\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/cntr_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/cntr_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/cntr_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/cntr_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/data_valid_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE rx_top/rxm/data_valid_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/data_valid_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/data_valid_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE rx_top/rxm/en_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/en_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE rx_top/rxm/parallel_dout_internal\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE rx_top/rxm/parallel_dout_internal\[7\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/parallel_dout_internal_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/rx_shift_reg\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT1")
  (INSTANCE rx_top/rxm/rx_shift_reg\[7\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/rx_shift_reg_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (292.0:362.0:362.0) (292.0:362.0:362.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (262.0:262.0:262.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/shift_reg_0Comp\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/shift_reg_0Comp\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE rx_top/rxm/shift_reg_0Comp\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE rx_top/rxm/shift_reg_0Comp\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/shift_reg_0Comp_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/shift_reg_0Comp_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/shift_reg_0Comp_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE rx_top/rxm/shift_reg_0Comp_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE tx_data_load_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (259.0:322.0:322.0) (259.0:322.0:322.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-5.0:-5.0:-5.0))
      (SETUPHOLD (posedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-74.0:-60.0:-60.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (SETUPHOLD (negedge R) (posedge C) (445.0:552.0:552.0) (-41.0:-41.0:-41.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "IBUF")
  (INSTANCE tx_on_IBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (1453.1:1524.1:1524.1) (1453.1:1524.1:1524.1))
    )
  )
)
(CELL 
  (CELLTYPE "OBUF")
  (INSTANCE tx_serial_data_OBUF_inst)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I O (3351.8:3554.3:3554.3) (3351.8:3554.3:3554.3))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[0\]_i_1__0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[0\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I1 O (124.0:154.0:154.0) (124.0:154.0:154.0))
      (IOPATH I0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[0\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[0\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[1\]_i_1__0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[1\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[1\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/FSM_sequential_state\[1\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/FSM_sequential_state_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/FSM_sequential_state_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE uart_tx/tx/bit_count\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/bit_count\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/bit_count\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE uart_tx/tx/bit_count\[2\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/bit_count_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/bit_count_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/bit_count_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE uart_tx/tx/enb_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I3 O (127.0:157.0:157.0) (127.0:157.0:157.0))
      (IOPATH I2 O (96.0:119.0:119.0) (96.0:119.0:119.0))
      (IOPATH I1 O (120.0:149.0:149.0) (120.0:149.0:149.0))
      (IOPATH I0 O (126.0:156.0:156.0) (126.0:156.0:156.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/ready_internal_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/ready_internal_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE uart_tx/tx/sample_count0_carry)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CYINIT O[0] (410.0:520.0:520.0) (410.0:520.0:520.0))
      (IOPATH S[0] O[0] (173.0:228.0:228.0) (173.0:228.0:228.0))
      (IOPATH S[1] O[1] (160.0:210.0:210.0) (160.0:210.0:210.0))
      (IOPATH S[0] O[1] (306.0:403.0:403.0) (306.0:403.0:403.0))
      (IOPATH CYINIT O[1] (508.0:644.0:644.0) (508.0:644.0:644.0))
      (IOPATH DI[0] O[1] (247.0:436.0:436.0) (247.0:436.0:436.0))
      (IOPATH S[2] O[2] (173.0:228.0:228.0) (173.0:228.0:228.0))
      (IOPATH S[1] O[2] (424.0:558.0:558.0) (424.0:558.0:558.0))
      (IOPATH S[0] O[2] (395.0:520.0:520.0) (395.0:520.0:520.0))
      (IOPATH DI[1] O[2] (357.0:566.0:566.0) (357.0:566.0:566.0))
      (IOPATH DI[0] O[2] (371.0:596.0:596.0) (371.0:596.0:596.0))
      (IOPATH CYINIT O[2] (482.0:614.0:614.0) (482.0:614.0:614.0))
      (IOPATH S[3] O[3] (177.0:233.0:233.0) (177.0:233.0:233.0))
      (IOPATH S[2] O[3] (251.0:330.0:330.0) (251.0:330.0:330.0))
      (IOPATH S[1] O[3] (474.0:623.0:623.0) (474.0:623.0:623.0))
      (IOPATH S[0] O[3] (444.0:584.0:584.0) (444.0:584.0:584.0))
      (IOPATH DI[2] O[3] (279.0:463.0:463.0) (279.0:463.0:463.0))
      (IOPATH DI[1] O[3] (404.0:629.0:629.0) (404.0:629.0:629.0))
      (IOPATH DI[0] O[3] (418.0:659.0:659.0) (418.0:659.0:659.0))
      (IOPATH CYINIT O[3] (533.0:678.0:678.0) (533.0:678.0:678.0))
      (IOPATH S[3] CO[3] (269.0:354.0:354.0) (269.0:354.0:354.0))
      (IOPATH S[2] CO[3] (272.0:358.0:358.0) (272.0:358.0:358.0))
      (IOPATH S[1] CO[3] (390.0:513.0:513.0) (390.0:513.0:513.0))
      (IOPATH S[0] CO[3] (372.0:489.0:489.0) (372.0:489.0:489.0))
      (IOPATH DI[3] CO[3] (232.0:396.0:396.0) (232.0:396.0:396.0))
      (IOPATH DI[2] CO[3] (227.0:404.0:404.0) (227.0:404.0:404.0))
      (IOPATH DI[1] CO[3] (325.0:520.0:520.0) (325.0:520.0:520.0))
      (IOPATH DI[0] CO[3] (338.0:550.0:550.0) (338.0:550.0:550.0))
      (IOPATH CYINIT CO[3] (480.0:595.0:595.0) (480.0:595.0:595.0))
    )
  )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE uart_tx/tx/sample_count0_carry__0)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CI O[0] (147.0:232.0:232.0) (147.0:232.0:232.0))
      (IOPATH S[0] O[0] (173.0:228.0:228.0) (173.0:228.0:228.0))
      (IOPATH S[1] O[1] (160.0:210.0:210.0) (160.0:210.0:210.0))
      (IOPATH S[0] O[1] (306.0:403.0:403.0) (306.0:403.0:403.0))
      (IOPATH CI O[1] (260.0:337.0:337.0) (260.0:337.0:337.0))
      (IOPATH DI[0] O[1] (247.0:436.0:436.0) (247.0:436.0:436.0))
      (IOPATH S[2] O[2] (173.0:228.0:228.0) (173.0:228.0:228.0))
      (IOPATH S[1] O[2] (424.0:558.0:558.0) (424.0:558.0:558.0))
      (IOPATH S[0] O[2] (395.0:520.0:520.0) (395.0:520.0:520.0))
      (IOPATH DI[1] O[2] (357.0:566.0:566.0) (357.0:566.0:566.0))
      (IOPATH DI[0] O[2] (371.0:596.0:596.0) (371.0:596.0:596.0))
      (IOPATH CI O[2] (192.0:256.0:256.0) (192.0:256.0:256.0))
      (IOPATH S[3] O[3] (177.0:233.0:233.0) (177.0:233.0:233.0))
      (IOPATH S[2] O[3] (251.0:330.0:330.0) (251.0:330.0:330.0))
      (IOPATH S[1] O[3] (474.0:623.0:623.0) (474.0:623.0:623.0))
      (IOPATH S[0] O[3] (444.0:584.0:584.0) (444.0:584.0:584.0))
      (IOPATH DI[2] O[3] (279.0:463.0:463.0) (279.0:463.0:463.0))
      (IOPATH DI[1] O[3] (404.0:629.0:629.0) (404.0:629.0:629.0))
      (IOPATH DI[0] O[3] (418.0:659.0:659.0) (418.0:659.0:659.0))
      (IOPATH CI O[3] (253.0:331.0:331.0) (253.0:331.0:331.0))
      (IOPATH S[3] CO[3] (269.0:354.0:354.0) (269.0:354.0:354.0))
      (IOPATH S[2] CO[3] (272.0:358.0:358.0) (272.0:358.0:358.0))
      (IOPATH S[1] CO[3] (390.0:513.0:513.0) (390.0:513.0:513.0))
      (IOPATH S[0] CO[3] (372.0:489.0:489.0) (372.0:489.0:489.0))
      (IOPATH DI[3] CO[3] (232.0:396.0:396.0) (232.0:396.0:396.0))
      (IOPATH DI[2] CO[3] (227.0:404.0:404.0) (227.0:404.0:404.0))
      (IOPATH DI[1] CO[3] (325.0:520.0:520.0) (325.0:520.0:520.0))
      (IOPATH DI[0] CO[3] (338.0:550.0:550.0) (338.0:550.0:550.0))
      (IOPATH CI CO[3] (94.0:117.0:117.0) (94.0:117.0:117.0))
    )
  )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE uart_tx/tx/sample_count0_carry__1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CI O[0] (147.0:232.0:232.0) (147.0:232.0:232.0))
      (IOPATH S[0] O[0] (173.0:228.0:228.0) (173.0:228.0:228.0))
      (IOPATH S[1] O[1] (160.0:210.0:210.0) (160.0:210.0:210.0))
      (IOPATH S[0] O[1] (306.0:403.0:403.0) (306.0:403.0:403.0))
      (IOPATH CI O[1] (260.0:337.0:337.0) (260.0:337.0:337.0))
      (IOPATH DI[0] O[1] (247.0:436.0:436.0) (247.0:436.0:436.0))
      (IOPATH S[2] O[2] (173.0:228.0:228.0) (173.0:228.0:228.0))
      (IOPATH S[1] O[2] (424.0:558.0:558.0) (424.0:558.0:558.0))
      (IOPATH S[0] O[2] (395.0:520.0:520.0) (395.0:520.0:520.0))
      (IOPATH DI[1] O[2] (357.0:566.0:566.0) (357.0:566.0:566.0))
      (IOPATH DI[0] O[2] (371.0:596.0:596.0) (371.0:596.0:596.0))
      (IOPATH CI O[2] (192.0:256.0:256.0) (192.0:256.0:256.0))
      (IOPATH S[3] O[3] (177.0:233.0:233.0) (177.0:233.0:233.0))
      (IOPATH S[2] O[3] (251.0:330.0:330.0) (251.0:330.0:330.0))
      (IOPATH S[1] O[3] (474.0:623.0:623.0) (474.0:623.0:623.0))
      (IOPATH S[0] O[3] (444.0:584.0:584.0) (444.0:584.0:584.0))
      (IOPATH DI[2] O[3] (279.0:463.0:463.0) (279.0:463.0:463.0))
      (IOPATH DI[1] O[3] (404.0:629.0:629.0) (404.0:629.0:629.0))
      (IOPATH DI[0] O[3] (418.0:659.0:659.0) (418.0:659.0:659.0))
      (IOPATH CI O[3] (253.0:331.0:331.0) (253.0:331.0:331.0))
      (IOPATH S[3] CO[3] (269.0:354.0:354.0) (269.0:354.0:354.0))
      (IOPATH S[2] CO[3] (272.0:358.0:358.0) (272.0:358.0:358.0))
      (IOPATH S[1] CO[3] (390.0:513.0:513.0) (390.0:513.0:513.0))
      (IOPATH S[0] CO[3] (372.0:489.0:489.0) (372.0:489.0:489.0))
      (IOPATH DI[3] CO[3] (232.0:396.0:396.0) (232.0:396.0:396.0))
      (IOPATH DI[2] CO[3] (227.0:404.0:404.0) (227.0:404.0:404.0))
      (IOPATH DI[1] CO[3] (325.0:520.0:520.0) (325.0:520.0:520.0))
      (IOPATH DI[0] CO[3] (338.0:550.0:550.0) (338.0:550.0:550.0))
      (IOPATH CI CO[3] (94.0:117.0:117.0) (94.0:117.0:117.0))
    )
  )
)
(CELL 
  (CELLTYPE "CARRY4")
  (INSTANCE uart_tx/tx/sample_count0_carry__2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH CI O[0] (147.0:232.0:232.0) (147.0:232.0:232.0))
      (IOPATH S[0] O[0] (173.0:228.0:228.0) (173.0:228.0:228.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE uart_tx/tx/sample_count\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[10\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[11\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[12\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[13\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[13\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[13\]_i_3)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT4")
  (INSTANCE uart_tx/tx/sample_count\[13\]_i_4)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/sample_count\[13\]_i_5)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[8\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/sample_count\[9\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[10\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[11\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[12\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[13\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[8\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/sample_count_reg\[9\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE uart_tx/tx/tx_data_load_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I3 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I2 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I1 O (94.0:117.0:117.0) (94.0:117.0:117.0))
      (IOPATH I0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE uart_tx/tx/tx_reg\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDRE")
  (INSTANCE uart_tx/tx/tx_reg_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge R) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/tx_serial_data_internal_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT5")
  (INSTANCE uart_tx/tx/tx_serial_data_internal_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_serial_data_internal_reg)
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[0\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[1\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[2\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[3\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I1 O (122.0:152.0:152.0) (122.0:152.0:152.0))
      (IOPATH I0 O (122.0:152.0:152.0) (122.0:152.0:152.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[4\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[5\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (124.0:154.0:154.0) (124.0:154.0:154.0))
      (IOPATH I1 O (123.0:153.0:153.0) (123.0:153.0:153.0))
      (IOPATH I0 O (123.0:153.0:153.0) (123.0:153.0:153.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT3")
  (INSTANCE uart_tx/tx/tx_shift_reg\[6\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT6")
  (INSTANCE uart_tx/tx/tx_shift_reg\[7\]_i_1)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I5 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I4 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I3 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I2 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I1 O (100.0:124.0:124.0) (100.0:124.0:124.0))
      (IOPATH I0 O (100.0:124.0:124.0) (100.0:124.0:124.0))
    )
  )
)
(CELL 
  (CELLTYPE "LUT2")
  (INSTANCE uart_tx/tx/tx_shift_reg\[7\]_i_2)
  (DELAY 
    (PATHPULSE (50.0))
    (ABSOLUTE 
      (IOPATH I1 O (121.0:150.0:150.0) (121.0:150.0:150.0))
      (IOPATH I0 O (120.0:149.0:149.0) (120.0:149.0:149.0))
    )
  )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[0\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[1\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[2\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[3\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[4\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[5\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[6\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (274.0:340.0:340.0) (274.0:340.0:340.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (negedge D) (posedge C) (-55.0:-45.0:-45.0) (241.0:241.0:241.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
  (CELLTYPE "FDSE")
  (INSTANCE uart_tx/tx/tx_shift_reg_reg\[7\])
  (DELAY 
    (ABSOLUTE 
      (IOPATH C Q (244.0:303.0:303.0) (244.0:303.0:303.0))
    )
  )
    (TIMINGCHECK
      (SETUPHOLD (posedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (negedge CE) (posedge C) (88.0:109.0:109.0) (-9.0:-9.0:-9.0))
      (SETUPHOLD (posedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (negedge D) (posedge C) (-57.0:-46.0:-46.0) (225.0:225.0:225.0))
      (SETUPHOLD (posedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (SETUPHOLD (negedge S) (posedge C) (345.0:428.0:428.0) (-60.0:-60.0:-60.0))
      (PERIOD (posedge C) (870.0:1000.0:1000.0))
      (WIDTH (negedge C) (435.0:500.0:500.0))
      (WIDTH (posedge C) (435.0:500.0:500.0))
    )
)
(CELL 
    (CELLTYPE "Manchester_rx_uart_top")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q ram_addrb\[0\]_i_1/I1 (737.1:893.1:893.1) (737.1:893.1:893.1))
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q ram_addrb\[1\]_i_1/I1 (745.1:903.1:903.1) (745.1:903.1:903.1))
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q ram_addrb\[2\]_i_1/I2 (745.1:903.1:903.1) (745.1:903.1:903.1))
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1/I2 (440.1:691.1:691.1) (440.1:691.1:691.1))
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1__0/I3 (555.1:677.1:677.1) (555.1:677.1:677.1))
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q uart_tx/tx/enb_i_1/I3 (440.1:691.1:691.1) (440.1:691.1:691.1))
      (INTERCONNECT FSM_sequential_state_reg\[0\]/Q uart_tx/tx/tx_data_load_i_1/I3 (555.1:677.1:677.1) (555.1:677.1:677.1))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q ram_addrb\[0\]_i_1/I0 (561.1:680.1:680.1) (561.1:680.1:680.1))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q ram_addrb\[1\]_i_1/I2 (563.1:682.1:682.1) (563.1:682.1:682.1))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q ram_addrb\[2\]_i_1/I3 (563.1:682.1:682.1) (563.1:682.1:682.1))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1__0/I0 (1352.6:1597.6:1597.6) (1352.6:1597.6:1597.6))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q uart_tx/tx/enb_i_1/I0 (1237.6:1616.6:1616.6) (1237.6:1616.6:1616.6))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1/I1 (1237.6:1616.6:1616.6) (1237.6:1616.6:1616.6))
      (INTERCONNECT FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_data_load_i_1/I2 (1352.6:1597.6:1597.6) (1352.6:1597.6:1597.6))
      (INTERCONNECT clk_IBUF_BUFG_inst/O FSM_sequential_state_reg\[0\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O FSM_sequential_state_reg\[1\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O enb_reg/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O ram_addrb_reg\[0\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O ram_addrb_reg\[1\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O ram_addrb_reg\[2\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O tx_data_load_reg/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/FSM_sequential_state_reg\[0\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/FSM_sequential_state_reg\[1\]/C (1699.4:1842.4:1842.4) (1699.4:1842.4:1842.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/bit_count_reg\[0\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/bit_count_reg\[1\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/bit_count_reg\[2\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/ready_internal_reg/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[0\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[10\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[11\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[12\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[13\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[1\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[2\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[3\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[4\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[5\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[6\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[7\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[8\]/C (1697.4:1841.4:1841.4) (1697.4:1841.4:1841.4))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/sample_count_reg\[9\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[0\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[1\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[2\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[3\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[4\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[5\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[6\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_reg_reg\[7\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_serial_data_internal_reg/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[0\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[1\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[2\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[3\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[4\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[5\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[6\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O uart_tx/tx/tx_shift_reg_reg\[7\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram_addra_reg\[0\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram_addra_reg\[1\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram_addra_reg\[2\]/C (1682.7:1826.0:1826.0) (1682.7:1826.0:1826.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[0\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[1\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[2\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[3\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[4\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[5\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[6\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/doutb_internal_reg\[7\]/C (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/CLK (1715.7:1866.0:1866.0) (1715.7:1866.0:1866.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/bit_cnt_reg\[0\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/bit_cnt_reg\[1\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/bit_cnt_reg\[2\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/cntr_reg\[0\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/cntr_reg\[1\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/cntr_reg\[2\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/cntr_reg\[3\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/data_valid_reg/C (1712.7:1864.0:1864.0) (1712.7:1864.0:1864.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/en_reg/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[0\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[1\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[2\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[3\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[4\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[5\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[6\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/parallel_dout_internal_reg\[7\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[0\]/C (1681.7:1825.0:1825.0) (1681.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[1\]/C (1681.7:1825.0:1825.0) (1681.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[2\]/C (1681.7:1825.0:1825.0) (1681.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[3\]/C (1681.7:1825.0:1825.0) (1681.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[4\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[5\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[6\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/rx_shift_reg_reg\[7\]/C (1714.7:1865.0:1865.0) (1714.7:1865.0:1865.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/shift_reg_0Comp_reg\[0\]/C (1679.7:1824.0:1824.0) (1679.7:1824.0:1824.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/shift_reg_0Comp_reg\[1\]/C (1681.7:1825.0:1825.0) (1681.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/shift_reg_0Comp_reg\[2\]/C (1681.7:1825.0:1825.0) (1681.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_BUFG_inst/O rx_top/rxm/shift_reg_0Comp_reg\[3\]/C (1680.7:1825.0:1825.0) (1680.7:1825.0:1825.0))
      (INTERCONNECT clk_IBUF_inst/O clk_IBUF_BUFG_inst/I (1920.0:2024.5:2024.5) (1920.0:2024.5:2024.5))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[0\]/CE (739.3:883.3:883.3) (739.3:883.3:883.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[1\]/CE (739.3:883.3:883.3) (739.3:883.3:883.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[2\]/CE (739.3:883.3:883.3) (739.3:883.3:883.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[3\]/CE (739.3:883.3:883.3) (739.3:883.3:883.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[4\]/CE (739.3:883.3:883.3) (739.3:883.3:883.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[5\]/CE (739.3:883.3:883.3) (739.3:883.3:883.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[6\]/CE (847.3:1014.3:1014.3) (847.3:1014.3:1014.3))
      (INTERCONNECT enb_reg/Q rx_top/ram/doutb_internal_reg\[7\]/CE (847.3:1014.3:1014.3) (847.3:1014.3:1014.3))
      (INTERCONNECT enb_reg/Q uart_tx/tx/enb_i_1/I4 (889.4:1182.4:1182.4) (889.4:1182.4:1182.4))
      (INTERCONNECT manch_decode_input_IBUF_inst/O rx_top/rxm/en_reg/D (1261.2:1488.2:1488.2) (1261.2:1488.2:1488.2))
      (INTERCONNECT manch_decode_input_IBUF_inst/O rx_top/rxm/shift_reg_0Comp_reg\[3\]/D (1255.3:1482.3:1482.3) (1255.3:1482.3:1482.3))
      (INTERCONNECT manch_decode_input_IBUF_inst/O rx_top/rxm/en_i_1/I0 (1351.6:1609.6:1609.6) (1351.6:1609.6:1609.6))
      (INTERCONNECT manch_decode_input_IBUF_inst/O rx_top/rxm/rx_shift_reg\[7\]_i_2/I0 (1420.9:1680.9:1680.9) (1420.9:1680.9:1680.9))
      (INTERCONNECT ram_addrb\[0\]_i_1/O ram_addrb_reg\[0\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT ram_addrb\[1\]_i_1/O ram_addrb_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT ram_addrb\[2\]_i_1/O ram_addrb_reg\[2\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/RADR0 (965.2:1160.2:1160.2) (965.2:1160.2:1160.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/RADR0 (965.2:1160.2:1160.2) (965.2:1160.2:1160.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/RADR0 (1091.3:1309.3:1309.3) (1091.3:1309.3:1309.3))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/RADR0 (1091.3:1309.3:1309.3) (1091.3:1309.3:1309.3))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/RADR0 (957.2:1150.2:1150.2) (957.2:1150.2:1150.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/RADR0 (957.2:1150.2:1150.2) (957.2:1150.2:1150.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/RADR0 (1083.3:1299.3:1299.3) (1083.3:1299.3:1299.3))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/RADR0 (1083.3:1299.3:1299.3) (1083.3:1299.3:1299.3))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/RADR0 (704.2:852.2:852.2) (704.2:852.2:852.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/RADR0 (704.2:852.2:852.2) (704.2:852.2:852.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/RADR0 (822.2:993.2:993.2) (822.2:993.2:993.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/RADR0 (822.2:993.2:993.2) (822.2:993.2:993.2))
      (INTERCONNECT ram_addrb_reg\[0\]/Q ram_addrb\[1\]_i_1/I0 (561.3:684.3:684.3) (561.3:684.3:684.3))
      (INTERCONNECT ram_addrb_reg\[0\]/Q ram_addrb\[2\]_i_1/I0 (561.3:684.3:684.3) (561.3:684.3:684.3))
      (INTERCONNECT ram_addrb_reg\[0\]/Q ram_addrb\[0\]_i_1/I2 (554.3:676.3:676.3) (554.3:676.3:676.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/RADR1 (859.1:1036.1:1036.1) (859.1:1036.1:1036.1))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/RADR1 (859.1:1036.1:1036.1) (859.1:1036.1:1036.1))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/RADR1 (962.3:1152.3:1152.3) (962.3:1152.3:1152.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/RADR1 (962.3:1152.3:1152.3) (962.3:1152.3:1152.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/RADR1 (852.1:1028.1:1028.1) (852.1:1028.1:1028.1))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/RADR1 (852.1:1028.1:1028.1) (852.1:1028.1:1028.1))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/RADR1 (955.3:1144.3:1144.3) (955.3:1144.3:1144.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/RADR1 (955.3:1144.3:1144.3) (955.3:1144.3:1144.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/RADR1 (1012.5:1219.5:1219.5) (1012.5:1219.5:1219.5))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/RADR1 (1012.5:1219.5:1219.5) (1012.5:1219.5:1219.5))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/RADR1 (1309.3:1566.3:1566.3) (1309.3:1566.3:1566.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/RADR1 (1309.3:1566.3:1566.3) (1309.3:1566.3:1566.3))
      (INTERCONNECT ram_addrb_reg\[1\]/Q ram_addrb\[2\]_i_1/I1 (539.5:653.5:653.5) (539.5:653.5:653.5))
      (INTERCONNECT ram_addrb_reg\[1\]/Q ram_addrb\[1\]_i_1/I3 (539.5:653.5:653.5) (539.5:653.5:653.5))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/RADR2 (742.1:894.1:894.1) (742.1:894.1:894.1))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/RADR2 (742.1:894.1:894.1) (742.1:894.1:894.1))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/RADR2 (986.3:1183.3:1183.3) (986.3:1183.3:1183.3))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/RADR2 (986.3:1183.3:1183.3) (986.3:1183.3:1183.3))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/RADR2 (740.1:892.1:892.1) (740.1:892.1:892.1))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/RADR2 (740.1:892.1:892.1) (740.1:892.1:892.1))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/RADR2 (984.3:1181.3:1181.3) (984.3:1181.3:1181.3))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/RADR2 (984.3:1181.3:1181.3) (984.3:1181.3:1181.3))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/RADR2 (860.8:1033.8:1033.8) (860.8:1033.8:1033.8))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/RADR2 (860.8:1033.8:1033.8) (860.8:1033.8:1033.8))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/RADR2 (973.0:1170.0:1170.0) (973.0:1170.0:1170.0))
      (INTERCONNECT ram_addrb_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/RADR2 (973.0:1170.0:1170.0) (973.0:1170.0:1170.0))
      (INTERCONNECT ram_addrb_reg\[2\]/Q ram_addrb\[2\]_i_1/I4 (557.7:669.7:669.7) (557.7:669.7:669.7))
      (INTERCONNECT rst_IBUF_inst/O FSM_sequential_state_reg\[0\]/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O FSM_sequential_state_reg\[1\]/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O enb_reg/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O ram_addrb_reg\[0\]/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O ram_addrb_reg\[1\]/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O ram_addrb_reg\[2\]/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O tx_data_load_reg/R (1138.9:1331.9:1331.9) (1138.9:1331.9:1331.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/FSM_sequential_state_reg\[0\]/R (1135.9:1327.9:1327.9) (1135.9:1327.9:1327.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/FSM_sequential_state_reg\[1\]/R (1123.0:1315.0:1315.0) (1123.0:1315.0:1315.0))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/bit_count_reg\[0\]/R (1151.9:1344.9:1344.9) (1151.9:1344.9:1344.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/bit_count_reg\[1\]/R (1151.9:1344.9:1344.9) (1151.9:1344.9:1344.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/bit_count_reg\[2\]/R (1151.9:1344.9:1344.9) (1151.9:1344.9:1344.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[0\]/R (1528.9:1791.9:1791.9) (1528.9:1791.9:1791.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[10\]/R (1944.4:2274.4:2274.4) (1944.4:2274.4:2274.4))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[11\]/R (1147.5:1340.5:1340.5) (1147.5:1340.5:1340.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[12\]/R (1147.5:1340.5:1340.5) (1147.5:1340.5:1340.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[13\]/R (1944.4:2274.4:2274.4) (1944.4:2274.4:2274.4))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[1\]/R (2219.1:2603.1:2603.1) (2219.1:2603.1:2603.1))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[2\]/R (2219.1:2603.1:2603.1) (2219.1:2603.1:2603.1))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[3\]/R (2219.1:2603.1:2603.1) (2219.1:2603.1:2603.1))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[4\]/R (2219.1:2603.1:2603.1) (2219.1:2603.1:2603.1))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[5\]/R (1289.4:1505.4:1505.4) (1289.4:1505.4:1505.4))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[6\]/R (1396.4:1635.4:1635.4) (1396.4:1635.4:1635.4))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[7\]/R (1396.4:1635.4:1635.4) (1396.4:1635.4:1635.4))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[8\]/R (1528.9:1791.9:1791.9) (1528.9:1791.9:1791.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/sample_count_reg\[9\]/R (1944.4:2274.4:2274.4) (1944.4:2274.4:2274.4))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[0\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[1\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[2\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[3\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[4\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[5\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[6\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_reg_reg\[7\]/R (1020.5:1189.5:1189.5) (1020.5:1189.5:1189.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/ready_internal_reg/S (1135.9:1327.9:1327.9) (1135.9:1327.9:1327.9))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_serial_data_internal_reg/S (1291.1:1507.1:1507.1) (1291.1:1507.1:1507.1))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[0\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[1\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[2\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[3\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[4\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[5\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[6\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O uart_tx/tx/tx_shift_reg_reg\[7\]/S (1295.5:1511.5:1511.5) (1295.5:1511.5:1511.5))
      (INTERCONNECT rst_IBUF_inst/O rx_top/ram_addra_reg\[0\]/R (1145.8:1337.8:1337.8) (1145.8:1337.8:1337.8))
      (INTERCONNECT rst_IBUF_inst/O rx_top/ram_addra_reg\[1\]/R (1145.8:1337.8:1337.8) (1145.8:1337.8:1337.8))
      (INTERCONNECT rst_IBUF_inst/O rx_top/ram_addra_reg\[2\]/R (1145.8:1337.8:1337.8) (1145.8:1337.8:1337.8))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/data_valid_i_1/I0 (1816.0:2131.0:2131.0) (1816.0:2131.0:2131.0))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/parallel_dout_internal\[7\]_i_1/I0 (1524.7:1782.7:1782.7) (1524.7:1782.7:1782.7))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/cntr\[3\]_i_1/I1 (1866.4:2199.4:2199.4) (1866.4:2199.4:2199.4))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/en_reg/R (1438.0:1677.0:1677.0) (1438.0:1677.0:1677.0))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[0\]/R (1393.9:1631.9:1631.9) (1393.9:1631.9:1631.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[1\]/R (1393.9:1631.9:1631.9) (1393.9:1631.9:1631.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[2\]/R (1393.9:1631.9:1631.9) (1393.9:1631.9:1631.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[3\]/R (1393.9:1631.9:1631.9) (1393.9:1631.9:1631.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[4\]/R (1396.9:1635.9:1635.9) (1396.9:1635.9:1635.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[5\]/R (1396.9:1635.9:1635.9) (1396.9:1635.9:1635.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[6\]/R (1396.9:1635.9:1635.9) (1396.9:1635.9:1635.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/rx_shift_reg_reg\[7\]/R (1396.9:1635.9:1635.9) (1396.9:1635.9:1635.9))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/shift_reg_0Comp_reg\[0\]/R (1568.0:1830.0:1830.0) (1568.0:1830.0:1830.0))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/shift_reg_0Comp_reg\[1\]/R (1271.1:1486.1:1486.1) (1271.1:1486.1:1486.1))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/shift_reg_0Comp_reg\[2\]/R (1271.1:1486.1:1486.1) (1271.1:1486.1:1486.1))
      (INTERCONNECT rst_IBUF_inst/O rx_top/rxm/shift_reg_0Comp_reg\[3\]/R (1433.7:1672.7:1672.7) (1433.7:1672.7:1672.7))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[0\]/Q rx_top/ram/tx_reg\[0\]_i_1/I1 (840.5:1028.5:1028.5) (840.5:1028.5:1028.5))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[1\]/Q rx_top/ram/tx_reg\[1\]_i_1/I1 (216.1:261.1:261.1) (216.1:261.1:261.1))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[2\]/Q rx_top/ram/tx_reg\[2\]_i_1/I1 (483.2:588.2:588.2) (483.2:588.2:588.2))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[3\]/Q rx_top/ram/tx_reg\[3\]_i_1/I1 (991.6:1158.6:1158.6) (991.6:1158.6:1158.6))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[4\]/Q rx_top/ram/tx_reg\[4\]_i_1/I1 (477.6:579.6:579.6) (477.6:579.6:579.6))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[5\]/Q rx_top/ram/tx_reg\[5\]_i_1/I1 (1022.3:1239.3:1239.3) (1022.3:1239.3:1239.3))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[6\]/Q rx_top/ram/tx_reg\[6\]_i_1/I1 (613.6:748.6:748.6) (613.6:748.6:748.6))
      (INTERCONNECT rx_top/ram/doutb_internal_reg\[7\]/Q rx_top/ram/tx_reg\[7\]_i_2/I1 (654.2:800.2:800.2) (654.2:800.2:800.2))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/O rx_top/ram/doutb_internal_reg\[0\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/O rx_top/ram/doutb_internal_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/O rx_top/ram/doutb_internal_reg\[2\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/O rx_top/ram/doutb_internal_reg\[3\]/D (85.0:105.0:105.0) (85.0:105.0:105.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/O rx_top/ram/doutb_internal_reg\[4\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/O rx_top/ram/doutb_internal_reg\[5\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/O rx_top/ram/doutb_internal_reg\[6\]/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/O rx_top/ram/doutb_internal_reg\[7\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/ram/tx_reg\[0\]_i_1/O uart_tx/tx/tx_reg_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/ram/tx_reg\[1\]_i_1/O uart_tx/tx/tx_reg_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/ram/tx_reg\[2\]_i_1/O uart_tx/tx/tx_reg_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/ram/tx_reg\[3\]_i_1/O uart_tx/tx/tx_reg_reg\[3\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/ram/tx_reg\[4\]_i_1/O uart_tx/tx/tx_reg_reg\[4\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/ram/tx_reg\[5\]_i_1/O uart_tx/tx/tx_reg_reg\[5\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/ram/tx_reg\[6\]_i_1/O uart_tx/tx/tx_reg_reg\[6\]/D (86.0:106.0:106.0) (86.0:106.0:106.0))
      (INTERCONNECT rx_top/ram/tx_reg\[7\]_i_2/O uart_tx/tx/tx_reg_reg\[7\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/ram_addra\[0\]_i_1/O rx_top/ram_addra_reg\[0\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/ram_addra\[1\]_i_1/O rx_top/ram_addra_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/ram_addra\[2\]_i_1/O rx_top/ram_addra_reg\[2\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram_addra\[1\]_i_1/I0 (558.7:680.7:680.7) (558.7:680.7:680.7))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram_addra\[2\]_i_1/I0 (558.7:680.7:680.7) (558.7:680.7:680.7))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram_addra\[0\]_i_1/I1 (557.7:679.7:679.7) (557.7:679.7:679.7))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR0 (1111.4:1467.4:1467.4) (1111.4:1467.4:1467.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/ADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/ADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/WADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/WADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/WADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/WADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/WADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/WADR0 (994.4:1327.4:1327.4) (994.4:1327.4:1327.4))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram_addra\[2\]_i_1/I1 (415.3:505.3:505.3) (415.3:505.3:505.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram_addra\[1\]_i_1/I2 (415.3:505.3:505.3) (415.3:505.3:505.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR1 (939.7:1280.7:1280.7) (939.7:1280.7:1280.7))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/ADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/ADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/WADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/WADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/WADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/WADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/WADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/WADR1 (674.3:970.3:970.3) (674.3:970.3:970.3))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram_addra\[2\]_i_1/I3 (545.7:655.7:655.7) (545.7:655.7:655.7))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR2 (860.2:1156.2:1156.2) (860.2:1156.2:1156.2))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/ADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/ADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/WADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/WADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/WADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/WADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/WADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/ram_addra_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/WADR2 (980.5:1299.5:1299.5) (980.5:1299.5:1299.5))
      (INTERCONNECT rx_top/rxm/bit_cnt\[0\]_i_1/O rx_top/rxm/bit_cnt_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/bit_cnt\[1\]_i_1/O rx_top/rxm/bit_cnt_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_1/O rx_top/rxm/bit_cnt_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_2/O rx_top/rxm/bit_cnt\[1\]_i_1/I1 (832.8:1003.8:1003.8) (832.8:1003.8:1003.8))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_2/O rx_top/rxm/bit_cnt\[2\]_i_1/I1 (831.8:1001.8:1001.8) (831.8:1001.8:1001.8))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_2/O rx_top/rxm/bit_cnt\[0\]_i_1/I2 (832.8:1003.8:1003.8) (832.8:1003.8:1003.8))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_2/O rx_top/rxm/data_valid_i_1/I3 (705.8:845.8:845.8) (705.8:845.8:845.8))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_2/O rx_top/rxm/parallel_dout_internal\[7\]_i_2/I3 (831.3:1014.3:1014.3) (831.3:1014.3:1014.3))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_3/O rx_top/rxm/bit_cnt\[0\]_i_1/I1 (525.9:624.9:624.9) (525.9:624.9:624.9))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_3/O rx_top/rxm/bit_cnt\[1\]_i_1/I2 (525.9:624.9:624.9) (525.9:624.9:624.9))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_3/O rx_top/rxm/bit_cnt\[2\]_i_1/I2 (527.9:628.9:628.9) (527.9:628.9:628.9))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_3/O rx_top/rxm/data_valid_i_1/I2 (277.9:327.9:327.9) (277.9:327.9:327.9))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_3/O rx_top/rxm/parallel_dout_internal\[7\]_i_2/I4 (491.9:592.9:592.9) (491.9:592.9:592.9))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_4/O rx_top/rxm/bit_cnt\[2\]_i_3/I4 (335.5:404.5:404.5) (335.5:404.5:404.5))
      (INTERCONNECT rx_top/rxm/bit_cnt\[2\]_i_5/O rx_top/rxm/bit_cnt\[2\]_i_3/I5 (525.0:640.0:640.0) (525.0:640.0:640.0))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[0\]/Q rx_top/rxm/bit_cnt\[0\]_i_1/I0 (686.3:833.3:833.3) (686.3:833.3:833.3))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[0\]/Q rx_top/rxm/data_valid_i_2/I1 (361.3:430.3:430.3) (361.3:430.3:430.3))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[0\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_2/I1 (362.3:431.3:431.3) (362.3:431.3:431.3))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[0\]/Q rx_top/rxm/bit_cnt\[1\]_i_1/I3 (686.3:833.3:833.3) (686.3:833.3:833.3))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[0\]/Q rx_top/rxm/bit_cnt\[2\]_i_1/I4 (687.3:835.3:835.3) (687.3:835.3:835.3))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[1\]/Q rx_top/rxm/bit_cnt\[1\]_i_1/I0 (706.1:854.1:854.1) (706.1:854.1:854.1))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[1\]/Q rx_top/rxm/data_valid_i_2/I0 (514.2:627.2:627.2) (514.2:627.2:627.2))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[1\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_2/I0 (586.6:699.6:699.6) (586.6:699.6:699.6))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[1\]/Q rx_top/rxm/bit_cnt\[2\]_i_1/I3 (709.1:859.1:859.1) (709.1:859.1:859.1))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[2\]/Q rx_top/rxm/bit_cnt\[2\]_i_1/I0 (544.0:666.0:666.0) (544.0:666.0:666.0))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[2\]/Q rx_top/rxm/data_valid_i_2/I2 (585.0:707.0:707.0) (585.0:707.0:707.0))
      (INTERCONNECT rx_top/rxm/bit_cnt_reg\[2\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_2/I2 (589.0:712.0:712.0) (589.0:712.0:712.0))
      (INTERCONNECT rx_top/rxm/cntr\[0\]_i_1/O rx_top/rxm/cntr_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/cntr\[1\]_i_1/O rx_top/rxm/cntr_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/cntr\[2\]_i_1/O rx_top/rxm/cntr_reg\[2\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT rx_top/rxm/cntr\[3\]_i_1/O rx_top/rxm/cntr_reg\[0\]/R (375.2:449.2:449.2) (375.2:449.2:449.2))
      (INTERCONNECT rx_top/rxm/cntr\[3\]_i_1/O rx_top/rxm/cntr_reg\[1\]/R (574.5:687.5:687.5) (574.5:687.5:687.5))
      (INTERCONNECT rx_top/rxm/cntr\[3\]_i_1/O rx_top/rxm/cntr_reg\[2\]/R (574.5:687.5:687.5) (574.5:687.5:687.5))
      (INTERCONNECT rx_top/rxm/cntr\[3\]_i_1/O rx_top/rxm/cntr_reg\[3\]/R (574.5:687.5:687.5) (574.5:687.5:687.5))
      (INTERCONNECT rx_top/rxm/cntr\[3\]_i_2/O rx_top/rxm/cntr_reg\[3\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/cntr\[0\]_i_1/I0 (456.1:546.1:546.1) (456.1:546.1:546.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/cntr\[1\]_i_1/I0 (424.1:492.1:492.1) (424.1:492.1:492.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/cntr\[3\]_i_2/I0 (599.3:714.3:714.3) (599.3:714.3:714.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/rx_shift_reg\[7\]_i_1/I0 (383.6:450.6:450.6) (383.6:450.6:450.6))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/shift_reg_0Comp\[3\]_i_1/I0 (739.3:887.3:887.3) (739.3:887.3:887.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/cntr\[2\]_i_1/I1 (424.1:492.1:492.1) (424.1:492.1:492.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/shift_reg_0Comp\[0\]_i_1/I1 (596.3:709.3:709.3) (596.3:709.3:709.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/shift_reg_0Comp\[1\]_i_1/I1 (542.3:645.3:645.3) (542.3:645.3:645.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/shift_reg_0Comp\[2\]_i_1/I1 (406.3:477.3:477.3) (406.3:477.3:477.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/bit_cnt\[2\]_i_2/I3 (599.3:714.3:714.3) (599.3:714.3:714.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[0\]/Q rx_top/rxm/cntr\[3\]_i_1/I5 (739.0:886.0:886.0) (739.0:886.0:886.0))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/cntr\[2\]_i_1/I0 (916.1:1083.1:1083.1) (916.1:1083.1:1083.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/cntr\[1\]_i_1/I1 (916.1:1083.1:1083.1) (916.1:1083.1:1083.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/cntr\[3\]_i_2/I1 (575.2:684.2:684.2) (575.2:684.2:684.2))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/rx_shift_reg\[7\]_i_1/I1 (580.9:695.9:695.9) (580.9:695.9:695.9))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/shift_reg_0Comp\[3\]_i_1/I1 (574.4:684.4:684.4) (574.4:684.4:684.4))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/bit_cnt\[2\]_i_2/I2 (575.2:684.2:684.2) (575.2:684.2:684.2))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/shift_reg_0Comp\[0\]_i_1/I2 (254.9:299.9:299.9) (254.9:299.9:299.9))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/shift_reg_0Comp\[1\]_i_1/I2 (560.8:657.8:657.8) (560.8:657.8:657.8))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/shift_reg_0Comp\[2\]_i_1/I2 (592.4:705.4:705.4) (592.4:705.4:705.4))
      (INTERCONNECT rx_top/rxm/cntr_reg\[1\]/Q rx_top/rxm/cntr\[3\]_i_1/I4 (354.6:409.6:409.6) (354.6:409.6:409.6))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/bit_cnt\[2\]_i_2/I1 (602.9:714.9:714.9) (602.9:714.9:714.9))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/cntr\[2\]_i_1/I2 (904.2:1091.2:1091.2) (904.2:1091.2:1091.2))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/cntr\[3\]_i_2/I2 (602.9:714.9:714.9) (602.9:714.9:714.9))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/rx_shift_reg\[7\]_i_1/I2 (689.1:823.1:823.1) (689.1:823.1:823.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/shift_reg_0Comp\[3\]_i_1/I2 (723.7:880.7:880.7) (723.7:880.7:880.7))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/cntr\[3\]_i_1/I3 (548.1:660.1:660.1) (548.1:660.1:660.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/shift_reg_0Comp\[0\]_i_1/I3 (724.2:868.2:868.2) (724.2:868.2:868.2))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/shift_reg_0Comp\[1\]_i_1/I3 (876.1:1055.1:1055.1) (876.1:1055.1:1055.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[2\]/Q rx_top/rxm/shift_reg_0Comp\[2\]_i_1/I3 (877.1:1057.1:1057.1) (877.1:1057.1:1057.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/bit_cnt\[2\]_i_2/I0 (585.0:707.0:707.0) (585.0:707.0:707.0))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/cntr\[3\]_i_1/I2 (628.1:751.1:751.1) (628.1:751.1:751.1))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/cntr\[3\]_i_2/I3 (585.0:707.0:707.0) (585.0:707.0:707.0))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/rx_shift_reg\[7\]_i_1/I3 (720.7:866.7:866.7) (720.7:866.7:866.7))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/shift_reg_0Comp\[3\]_i_1/I3 (177.3:202.3:202.3) (177.3:202.3:202.3))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/shift_reg_0Comp\[0\]_i_1/I4 (759.2:914.2:914.2) (759.2:914.2:914.2))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/shift_reg_0Comp\[1\]_i_1/I4 (424.4:495.4:495.4) (424.4:495.4:495.4))
      (INTERCONNECT rx_top/rxm/cntr_reg\[3\]/Q rx_top/rxm/shift_reg_0Comp\[2\]_i_1/I4 (422.4:492.4:492.4) (422.4:492.4:492.4))
      (INTERCONNECT rx_top/rxm/data_valid_i_1/O rx_top/rxm/data_valid_reg/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/data_valid_i_2/O rx_top/rxm/data_valid_i_1/I1 (711.2:875.2:875.2) (711.2:875.2:875.2))
      (INTERCONNECT rx_top/rxm/data_valid_i_3/O rx_top/rxm/data_valid_i_1/I5 (664.4:812.4:812.4) (664.4:812.4:812.4))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram_addra\[0\]_i_1/I0 (816.4:983.4:983.4) (816.4:983.4:983.4))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram_addra\[1\]_i_1/I1 (815.4:981.4:981.4) (815.4:981.4:981.4))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram_addra\[2\]_i_1/I2 (815.4:981.4:981.4) (815.4:981.4:981.4))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/WE (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMB_D1/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMC_D1/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMD_D1/WE (438.2:517.2:517.2) (438.2:517.2:517.2))
      (INTERCONNECT rx_top/rxm/data_valid_reg/Q rx_top/rxm/data_valid_i_1/I4 (449.4:545.4:545.4) (449.4:545.4:545.4))
      (INTERCONNECT rx_top/rxm/en_i_1/O rx_top/rxm/en_reg/CE (548.7:662.7:662.7) (548.7:662.7:662.7))
      (INTERCONNECT rx_top/rxm/en_reg/Q rx_top/rxm/cntr\[3\]_i_1/I0 (356.6:425.6:425.6) (356.6:425.6:425.6))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/bit_cnt\[0\]_i_1/I3 (797.0:965.0:965.0) (797.0:965.0:965.0))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/bit_cnt\[1\]_i_1/I4 (797.0:965.0:965.0) (797.0:965.0:965.0))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/bit_cnt\[2\]_i_1/I5 (261.9:306.9:306.9) (261.9:306.9:306.9))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[0\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[1\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[2\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[3\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[4\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[5\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[6\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_1/O rx_top/rxm/parallel_dout_internal_reg\[7\]/R (395.5:468.5:468.5) (395.5:468.5:468.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[0\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[1\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[2\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[3\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[4\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[5\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[6\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal\[7\]_i_2/O rx_top/rxm/parallel_dout_internal_reg\[7\]/CE (548.5:657.5:657.5) (548.5:657.5:657.5))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[0\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/I (406.4:485.4:485.4) (406.4:485.4:485.4))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[1\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/I (642.9:765.9:765.9) (642.9:765.9:765.9))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[2\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/I (532.4:628.4:628.4) (532.4:628.4:628.4))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[3\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/I (528.4:624.4:624.4) (528.4:624.4:624.4))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[4\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/I (418.7:505.7:505.7) (418.7:505.7:505.7))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[5\]/Q rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/I (668.8:804.8:804.8) (668.8:804.8:804.8))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[6\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/I (419.4:506.4:506.4) (419.4:506.4:506.4))
      (INTERCONNECT rx_top/rxm/parallel_dout_internal_reg\[7\]/Q rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/I (569.1:678.1:678.1) (569.1:678.1:678.1))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[0\]/CE (437.7:528.7:528.7) (437.7:528.7:528.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[1\]/CE (437.7:528.7:528.7) (437.7:528.7:528.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[2\]/CE (437.7:528.7:528.7) (437.7:528.7:528.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[3\]/CE (437.7:528.7:528.7) (437.7:528.7:528.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[4\]/CE (435.7:525.7:525.7) (435.7:525.7:525.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[5\]/CE (435.7:525.7:525.7) (435.7:525.7:525.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[6\]/CE (435.7:525.7:525.7) (435.7:525.7:525.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_1/O rx_top/rxm/rx_shift_reg_reg\[7\]/CE (435.7:525.7:525.7) (435.7:525.7:525.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg\[7\]_i_2/O rx_top/rxm/rx_shift_reg_reg\[7\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[0\]/Q rx_top/rxm/parallel_dout_internal_reg\[0\]/D (522.2:635.2:635.2) (522.2:635.2:635.2))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[0\]/Q rx_top/rxm/bit_cnt\[2\]_i_5/I1 (550.2:669.2:669.2) (550.2:669.2:669.2))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[1\]/Q rx_top/rxm/parallel_dout_internal_reg\[1\]/D (981.5:1198.5:1198.5) (981.5:1198.5:1198.5))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[1\]/Q rx_top/rxm/rx_shift_reg_reg\[0\]/D (685.2:823.2:823.2) (685.2:823.2:823.2))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[1\]/Q rx_top/rxm/bit_cnt\[2\]_i_5/I0 (783.5:951.5:951.5) (783.5:951.5:951.5))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[2\]/Q rx_top/rxm/parallel_dout_internal_reg\[2\]/D (1028.0:1198.0:1198.0) (1028.0:1198.0:1198.0))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[2\]/Q rx_top/rxm/rx_shift_reg_reg\[1\]/D (859.9:998.9:998.9) (859.9:998.9:998.9))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[2\]/Q rx_top/rxm/bit_cnt\[2\]_i_5/I3 (1073.0:1255.0:1255.0) (1073.0:1255.0:1255.0))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[3\]/Q rx_top/rxm/parallel_dout_internal_reg\[3\]/D (773.7:941.7:941.7) (773.7:941.7:941.7))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[3\]/Q rx_top/rxm/rx_shift_reg_reg\[2\]/D (648.6:779.6:779.6) (648.6:779.6:779.6))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[3\]/Q rx_top/rxm/bit_cnt\[2\]_i_5/I2 (682.9:830.9:830.9) (682.9:830.9:830.9))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[4\]/Q rx_top/rxm/parallel_dout_internal_reg\[4\]/D (844.6:1016.6:1016.6) (844.6:1016.6:1016.6))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[4\]/Q rx_top/rxm/rx_shift_reg_reg\[3\]/D (820.6:990.6:990.6) (820.6:990.6:990.6))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[4\]/Q rx_top/rxm/bit_cnt\[2\]_i_4/I3 (947.6:1145.6:1145.6) (947.6:1145.6:1145.6))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[5\]/Q rx_top/rxm/parallel_dout_internal_reg\[5\]/D (472.2:568.2:568.2) (472.2:568.2:568.2))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[5\]/Q rx_top/rxm/rx_shift_reg_reg\[4\]/D (844.8:981.8:981.8) (844.8:981.8:981.8))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[5\]/Q rx_top/rxm/bit_cnt\[2\]_i_4/I2 (677.2:823.2:823.2) (677.2:823.2:823.2))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[6\]/Q rx_top/rxm/parallel_dout_internal_reg\[6\]/D (450.1:542.1:542.1) (450.1:542.1:542.1))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[6\]/Q rx_top/rxm/rx_shift_reg_reg\[5\]/D (650.4:781.4:781.4) (650.4:781.4:781.4))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[6\]/Q rx_top/rxm/bit_cnt\[2\]_i_4/I1 (700.2:851.2:851.2) (700.2:851.2:851.2))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[7\]/Q rx_top/rxm/parallel_dout_internal_reg\[7\]/D (618.4:741.4:741.4) (618.4:741.4:741.4))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[7\]/Q rx_top/rxm/rx_shift_reg_reg\[6\]/D (461.1:557.1:557.1) (461.1:557.1:557.1))
      (INTERCONNECT rx_top/rxm/rx_shift_reg_reg\[7\]/Q rx_top/rxm/bit_cnt\[2\]_i_4/I0 (509.2:615.2:615.2) (509.2:615.2:615.2))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp\[0\]_i_1/O rx_top/rxm/shift_reg_0Comp_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp\[1\]_i_1/O rx_top/rxm/shift_reg_0Comp_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp\[2\]_i_1/O rx_top/rxm/shift_reg_0Comp_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp\[3\]_i_1/O rx_top/rxm/shift_reg_0Comp_reg\[3\]/CE (602.4:734.4:734.4) (602.4:734.4:734.4))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[0\]/Q rx_top/rxm/bit_cnt\[2\]_i_3/I0 (276.8:321.8:321.8) (276.8:321.8:321.8))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[0\]/Q rx_top/rxm/data_valid_i_3/I0 (376.5:445.5:445.5) (376.5:445.5:445.5))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[0\]/Q rx_top/rxm/en_i_1/I4 (694.5:840.5:840.5) (694.5:840.5:840.5))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[0\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_1/I4 (430.4:522.4:522.4) (430.4:522.4:522.4))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[0\]/Q rx_top/rxm/shift_reg_0Comp\[0\]_i_1/I5 (288.5:336.5:336.5) (288.5:336.5:336.5))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[1\]/Q rx_top/rxm/shift_reg_0Comp\[0\]_i_1/I0 (715.0:858.0:858.0) (715.0:858.0:858.0))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[1\]/Q rx_top/rxm/bit_cnt\[2\]_i_3/I1 (718.2:861.2:861.2) (718.2:861.2:861.2))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[1\]/Q rx_top/rxm/data_valid_i_3/I1 (715.0:858.0:858.0) (715.0:858.0:858.0))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[1\]/Q rx_top/rxm/en_i_1/I3 (317.4:363.4:363.4) (317.4:363.4:363.4))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[1\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_1/I3 (714.0:857.0:857.0) (714.0:857.0:857.0))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[1\]/Q rx_top/rxm/shift_reg_0Comp\[1\]_i_1/I5 (427.4:517.4:517.4) (427.4:517.4:517.4))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[2\]/Q rx_top/rxm/shift_reg_0Comp\[1\]_i_1/I0 (568.2:690.2:690.2) (568.2:690.2:690.2))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[2\]/Q rx_top/rxm/bit_cnt\[2\]_i_3/I2 (734.7:889.7:889.7) (734.7:889.7:889.7))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[2\]/Q rx_top/rxm/data_valid_i_3/I2 (530.9:629.9:629.9) (530.9:629.9:629.9))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[2\]/Q rx_top/rxm/en_i_1/I2 (532.9:632.9:632.9) (532.9:632.9:632.9))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[2\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_1/I2 (305.9:350.9:350.9) (305.9:350.9:350.9))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[2\]/Q rx_top/rxm/shift_reg_0Comp\[2\]_i_1/I5 (567.2:689.2:689.2) (567.2:689.2:689.2))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[3\]/Q rx_top/rxm/shift_reg_0Comp\[2\]_i_1/I0 (674.1:807.1:807.1) (674.1:807.1:807.1))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[3\]/Q rx_top/rxm/en_i_1/I1 (670.3:807.3:807.3) (670.3:807.3:807.3))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[3\]/Q rx_top/rxm/parallel_dout_internal\[7\]_i_1/I1 (808.3:979.3:979.3) (808.3:979.3:979.3))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[3\]/Q rx_top/rxm/bit_cnt\[2\]_i_3/I3 (855.1:1032.1:1032.1) (855.1:1032.1:1032.1))
      (INTERCONNECT rx_top/rxm/shift_reg_0Comp_reg\[3\]/Q rx_top/rxm/data_valid_i_3/I3 (674.3:812.3:812.3) (674.3:812.3:812.3))
      (INTERCONNECT tx_data_load_reg/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1/I2 (606.5:729.5:729.5) (606.5:729.5:729.5))
      (INTERCONNECT tx_data_load_reg/Q uart_tx/tx/tx_data_load_i_1/I4 (859.6:1032.6:1032.6) (859.6:1032.6:1032.6))
      (INTERCONNECT tx_data_load_reg/Q uart_tx/tx/ready_internal_i_1/I5 (609.5:734.5:734.5) (609.5:734.5:734.5))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[0\]_i_1/I0 (841.0:997.0:997.0) (841.0:997.0:997.0))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[1\]_i_1/I0 (841.0:997.0:997.0) (841.0:997.0:997.0))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[2\]_i_1/I0 (1020.0:1219.0:1219.0) (1020.0:1219.0:1219.0))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[3\]_i_1/I0 (1020.0:1219.0:1219.0) (1020.0:1219.0:1219.0))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[4\]_i_1/I0 (1029.0:1230.0:1230.0) (1029.0:1230.0:1230.0))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[5\]_i_1/I0 (1029.0:1230.0:1230.0) (1029.0:1230.0:1230.0))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[6\]_i_1/I0 (725.7:872.7:872.7) (725.7:872.7:872.7))
      (INTERCONNECT tx_data_load_reg/Q rx_top/ram/tx_reg\[7\]_i_2/I0 (725.7:872.7:872.7) (725.7:872.7:872.7))
      (INTERCONNECT tx_on_IBUF_inst/O uart_tx/tx/tx_data_load_i_1/I0 (1953.9:2322.9:2322.9) (1953.9:2322.9:2322.9))
      (INTERCONNECT tx_on_IBUF_inst/O uart_tx/tx/enb_i_1/I1 (1887.9:2339.9:2339.9) (1887.9:2339.9:2339.9))
      (INTERCONNECT tx_on_IBUF_inst/O uart_tx/tx/FSM_sequential_state\[0\]_i_1__0/I2 (1953.9:2322.9:2322.9) (1953.9:2322.9:2322.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_1/O uart_tx/tx/FSM_sequential_state_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_1__0/O FSM_sequential_state_reg\[0\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_2/O uart_tx/tx/FSM_sequential_state\[0\]_i_1/I3 (957.7:1163.7:1163.7) (957.7:1163.7:1163.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_2/O uart_tx/tx/sample_count\[13\]_i_3/I4 (477.9:570.9:570.9) (477.9:570.9:570.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/ready_internal_i_1/I2 (438.4:509.4:509.4) (438.4:509.4:509.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/tx_serial_data_internal_i_2/I2 (553.4:655.4:655.4) (553.4:655.4:655.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/bit_count\[0\]_i_1/I3 (680.5:805.5:805.5) (680.5:805.5:805.5))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[0\]_i_1/I3 (315.7:360.7:360.7) (315.7:360.7:360.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/bit_count\[1\]_i_1/I4 (595.4:685.4:685.4) (595.4:685.4:685.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/bit_count\[2\]_i_1/I4 (597.4:689.4:689.4) (597.4:689.4:689.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/FSM_sequential_state\[0\]_i_1/I5 (436.4:505.4:505.4) (436.4:505.4:505.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[10\]_i_1/I5 (730.7:852.7:852.7) (730.7:852.7:852.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[11\]_i_1/I5 (580.7:670.7:670.7) (580.7:670.7:670.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[12\]_i_1/I5 (859.5:1027.5:1027.5) (859.5:1027.5:1027.5))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[13\]_i_2/I5 (663.3:775.3:775.3) (663.3:775.3:775.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[1\]_i_1/I5 (555.4:658.4:658.4) (555.4:658.4:658.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[2\]_i_1/I5 (432.8:500.8:500.8) (432.8:500.8:500.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[3\]_i_1/I5 (326.4:374.4:374.4) (326.4:374.4:374.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[4\]_i_1/I5 (330.4:379.4:379.4) (330.4:379.4:379.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[5\]_i_1/I5 (413.8:492.8:492.8) (413.8:492.8:492.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[6\]_i_1/I5 (539.9:641.9:641.9) (539.9:641.9:641.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[7\]_i_1/I5 (538.9:639.9:639.9) (538.9:639.9:639.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[8\]_i_1/I5 (317.7:363.7:363.7) (317.7:363.7:363.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_3/O uart_tx/tx/sample_count\[9\]_i_1/I5 (665.3:779.3:779.3) (665.3:779.3:779.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[0\]_i_4/O uart_tx/tx/FSM_sequential_state\[0\]_i_3/I2 (465.4:564.4:564.4) (465.4:564.4:564.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_1/O FSM_sequential_state_reg\[1\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/O uart_tx/tx/FSM_sequential_state_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_2/O uart_tx/tx/tx_serial_data_internal_i_1/I2 (309.4:365.4:365.4) (309.4:365.4:365.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_2/O uart_tx/tx/sample_count\[13\]_i_1/I3 (305.4:360.4:360.4) (305.4:360.4:360.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_2/O uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/I4 (501.8:601.8:601.8) (501.8:601.8:601.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_2/O uart_tx/tx/tx_shift_reg\[7\]_i_1/I4 (500.8:599.8:599.8) (500.8:599.8:599.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_3/O uart_tx/tx/FSM_sequential_state\[1\]_i_2/I1 (538.0:638.0:638.0) (538.0:638.0:638.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_3/O uart_tx/tx/sample_count\[13\]_i_3/I2 (779.9:945.9:945.9) (779.9:945.9:945.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_4/O uart_tx/tx/sample_count\[13\]_i_3/I3 (670.6:809.6:809.6) (670.6:809.6:809.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_4/O uart_tx/tx/FSM_sequential_state\[0\]_i_3/I4 (482.6:576.6:576.6) (482.6:576.6:576.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state\[1\]_i_4/O uart_tx/tx/FSM_sequential_state\[1\]_i_2/I5 (687.9:835.9:835.9) (687.9:835.9:835.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1/I0 (713.7:860.7:860.7) (713.7:860.7:860.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/bit_count\[0\]_i_1/I0 (362.3:408.3:408.3) (362.3:408.3:408.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[13\]_i_1/I0 (569.8:682.8:682.8) (569.8:682.8:682.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_1/I0 (1356.8:1538.8:1538.8) (1356.8:1538.8:1538.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/I1 (1358.8:1541.8:1541.8) (1358.8:1541.8:1541.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/bit_count\[1\]_i_1/I1 (591.0:691.0:691.0) (591.0:691.0:691.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/bit_count\[2\]_i_1/I1 (580.8:679.8:679.8) (580.8:679.8:679.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[0\]_i_1/I1 (1487.5:1722.5:1722.5) (1487.5:1722.5:1722.5))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/tx_reg\[7\]_i_1/I1 (524.7:625.7:625.7) (524.7:625.7:625.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/tx_serial_data_internal_i_2/I1 (1455.1:1660.1:1660.1) (1455.1:1660.1:1660.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[10\]_i_1/I2 (706.1:826.1:826.1) (706.1:826.1:826.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[11\]_i_1/I2 (760.0:903.0:903.0) (760.0:903.0:903.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[12\]_i_1/I2 (579.0:678.0:678.0) (579.0:678.0:678.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[13\]_i_2/I2 (895.1:1061.1:1061.1) (895.1:1061.1:1061.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[1\]_i_1/I2 (624.3:714.3:714.3) (624.3:714.3:714.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[2\]_i_1/I2 (1037.3:1227.3:1227.3) (1037.3:1227.3:1227.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[3\]_i_1/I2 (847.3:990.3:990.3) (847.3:990.3:990.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[4\]_i_1/I2 (1030.3:1218.3:1218.3) (1030.3:1218.3:1218.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[5\]_i_1/I2 (1739.6:2018.6:2018.6) (1739.6:2018.6:2018.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[6\]_i_1/I2 (716.0:853.0:853.0) (716.0:853.0:853.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[7\]_i_1/I2 (719.0:858.0:858.0) (719.0:858.0:858.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[8\]_i_1/I2 (1486.5:1720.5:1720.5) (1486.5:1720.5:1720.5))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/sample_count\[9\]_i_1/I2 (481.1:547.1:547.1) (481.1:547.1:547.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/ready_internal_i_1/I3 (714.7:862.7:862.7) (714.7:862.7:862.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[0\]/Q uart_tx/tx/tx_serial_data_internal_i_1/I4 (732.9:881.9:881.9) (732.9:881.9:881.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/I0 (450.7:540.7:540.7) (450.7:540.7:540.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[10\]_i_1/I0 (1000.9:1189.9:1189.9) (1000.9:1189.9:1189.9))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[11\]_i_1/I0 (1785.3:2076.3:2076.3) (1785.3:2076.3:2076.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[12\]_i_1/I0 (1786.3:2078.3:2078.3) (1786.3:2078.3:2078.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[13\]_i_2/I0 (1526.6:1762.6:1762.6) (1526.6:1762.6:1762.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[1\]_i_1/I0 (729.2:866.2:866.2) (729.2:866.2:866.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[2\]_i_1/I0 (732.2:871.2:871.2) (732.2:871.2:871.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[3\]_i_1/I0 (868.2:1039.2:1039.2) (868.2:1039.2:1039.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[4\]_i_1/I0 (872.2:1044.2:1044.2) (872.2:1044.2:1044.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[5\]_i_1/I0 (761.6:903.6:903.6) (761.6:903.6:903.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[6\]_i_1/I0 (741.1:886.1:886.1) (741.1:886.1:886.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[7\]_i_1/I0 (742.1:888.1:888.1) (742.1:888.1:888.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[8\]_i_1/I0 (585.0:699.0:699.0) (585.0:699.0:699.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[9\]_i_1/I0 (1705.6:1984.6:1984.6) (1705.6:1984.6:1984.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_reg\[7\]_i_1/I0 (907.6:1075.6:1075.6) (907.6:1075.6:1075.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_2/I0 (826.0:974.0:974.0) (826.0:974.0:974.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1/I1 (719.6:842.6:842.6) (719.6:842.6:842.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/bit_count\[0\]_i_1/I1 (764.2:912.2:912.2) (764.2:912.2:912.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[0\]_i_1/I1 (1592.6:1841.6:1841.6) (1592.6:1841.6:1841.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[1\]_i_1/I1 (1592.6:1841.6:1841.6) (1592.6:1841.6:1841.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[2\]_i_1/I1 (1713.3:1994.3:1994.3) (1713.3:1994.3:1994.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[3\]_i_1/I1 (1713.3:1994.3:1994.3) (1713.3:1994.3:1994.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[4\]_i_1/I1 (831.4:978.4:978.4) (831.4:978.4:978.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[5\]_i_1/I1 (831.4:978.4:978.4) (831.4:978.4:978.4))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[6\]_i_1/I1 (826.0:974.0:974.0) (826.0:974.0:974.0))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_1/I1 (453.7:545.7:545.7) (453.7:545.7:545.7))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/bit_count\[1\]_i_1/I2 (1936.8:2256.8:2256.8) (1936.8:2256.8:2256.8))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/bit_count\[2\]_i_1/I2 (624.2:739.2:739.2) (624.2:739.2:739.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[0\]_i_1/I2 (1258.1:1448.1:1448.1) (1258.1:1448.1:1448.1))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/ready_internal_i_1/I4 (718.6:840.6:840.6) (718.6:840.6:840.6))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_serial_data_internal_i_2/I4 (1647.3:1904.3:1904.3) (1647.3:1904.3:1904.3))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[13\]_i_1/I5 (552.2:642.2:642.2) (552.2:642.2:642.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/sample_count\[13\]_i_3/I5 (877.2:1046.2:1046.2) (877.2:1046.2:1046.2))
      (INTERCONNECT uart_tx/tx/FSM_sequential_state_reg\[1\]/Q uart_tx/tx/tx_serial_data_internal_i_1/I5 (739.2:874.2:874.2) (739.2:874.2:874.2))
      (INTERCONNECT uart_tx/tx/bit_count\[0\]_i_1/O uart_tx/tx/bit_count_reg\[0\]/D (86.0:106.0:106.0) (86.0:106.0:106.0))
      (INTERCONNECT uart_tx/tx/bit_count\[1\]_i_1/O uart_tx/tx/bit_count_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/bit_count\[2\]_i_1/O uart_tx/tx/bit_count_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/bit_count\[2\]_i_2/O uart_tx/tx/bit_count\[2\]_i_1/I0 (134.7:158.7:158.7) (134.7:158.7:158.7))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_2/I0 (426.3:518.3:518.3) (426.3:518.3:518.3))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[0\]/Q uart_tx/tx/bit_count\[1\]_i_1/I0 (800.5:919.5:919.5) (800.5:919.5:919.5))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[0\]/Q uart_tx/tx/bit_count\[2\]_i_2/I1 (426.3:518.3:518.3) (426.3:518.3:518.3))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[0\]/Q uart_tx/tx/bit_count\[0\]_i_1/I4 (1199.1:1416.1:1416.1) (1199.1:1416.1:1416.1))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[1\]/Q uart_tx/tx/bit_count\[2\]_i_2/I0 (714.4:867.4:867.4) (714.4:867.4:867.4))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_2/I1 (714.4:867.4:867.4) (714.4:867.4:867.4))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[1\]/Q uart_tx/tx/bit_count\[1\]_i_1/I5 (430.5:520.5:520.5) (430.5:520.5:520.5))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[2\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_2/I2 (530.7:639.7:639.7) (530.7:639.7:639.7))
      (INTERCONNECT uart_tx/tx/bit_count_reg\[2\]/Q uart_tx/tx/bit_count\[2\]_i_1/I5 (549.5:671.5:671.5) (549.5:671.5:671.5))
      (INTERCONNECT uart_tx/tx/enb_i_1/O enb_reg/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT uart_tx/tx/ready_internal_i_1/O uart_tx/tx/ready_internal_reg/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/ready_internal_reg/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1/I0 (378.0:498.0:498.0) (378.0:498.0:498.0))
      (INTERCONNECT uart_tx/tx/ready_internal_reg/Q uart_tx/tx/ready_internal_i_1/I0 (544.0:666.0:666.0) (544.0:666.0:666.0))
      (INTERCONNECT uart_tx/tx/ready_internal_reg/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1__0/I1 (413.0:494.0:494.0) (413.0:494.0:494.0))
      (INTERCONNECT uart_tx/tx/ready_internal_reg/Q uart_tx/tx/tx_data_load_i_1/I1 (413.0:494.0:494.0) (413.0:494.0:494.0))
      (INTERCONNECT uart_tx/tx/ready_internal_reg/Q uart_tx/tx/enb_i_1/I2 (378.0:498.0:498.0) (378.0:498.0:498.0))
      (INTERCONNECT uart_tx/tx/sample_count0_carry/CO[3] uart_tx/tx/sample_count0_carry__0/CI (0.0:0.0:0.0) (0.0:0.0:0.0))
      (INTERCONNECT uart_tx/tx/sample_count0_carry/O[3] uart_tx/tx/sample_count\[4\]_i_1/I1 (713.7:870.7:870.7) (713.7:870.7:870.7))
      (INTERCONNECT uart_tx/tx/sample_count0_carry/O[2] uart_tx/tx/sample_count\[3\]_i_1/I1 (480.6:584.6:584.6) (480.6:584.6:584.6))
      (INTERCONNECT uart_tx/tx/sample_count0_carry/O[1] uart_tx/tx/sample_count\[2\]_i_1/I1 (623.2:759.2:759.2) (623.2:759.2:759.2))
      (INTERCONNECT uart_tx/tx/sample_count0_carry/O[0] uart_tx/tx/sample_count\[1\]_i_1/I1 (840.5:1028.5:1028.5) (840.5:1028.5:1028.5))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__0/CO[3] uart_tx/tx/sample_count0_carry__1/CI (0.7:0.7:0.7) (0.7:0.7:0.7))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__0/O[3] uart_tx/tx/sample_count\[8\]_i_1/I1 (685.5:842.5:842.5) (685.5:842.5:842.5))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__0/O[2] uart_tx/tx/sample_count\[7\]_i_1/I1 (486.9:592.9:592.9) (486.9:592.9:592.9))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__0/O[1] uart_tx/tx/sample_count\[6\]_i_1/I1 (1034.2:1258.2:1258.2) (1034.2:1258.2:1258.2))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__0/O[0] uart_tx/tx/sample_count\[5\]_i_1/I1 (794.6:972.6:972.6) (794.6:972.6:972.6))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__1/CO[3] uart_tx/tx/sample_count0_carry__2/CI (0.0:0.0:0.0) (0.0:0.0:0.0))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__1/O[3] uart_tx/tx/sample_count\[12\]_i_1/I1 (390.8:470.8:470.8) (390.8:470.8:470.8))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__1/O[2] uart_tx/tx/sample_count\[11\]_i_1/I1 (612.6:747.6:747.6) (612.6:747.6:747.6))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__1/O[1] uart_tx/tx/sample_count\[10\]_i_1/I1 (558.8:685.8:685.8) (558.8:685.8:685.8))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__1/O[0] uart_tx/tx/sample_count\[9\]_i_1/I1 (841.5:1030.5:1030.5) (841.5:1030.5:1030.5))
      (INTERCONNECT uart_tx/tx/sample_count0_carry__2/O[0] uart_tx/tx/sample_count\[13\]_i_2/I1 (388.6:469.6:469.6) (388.6:469.6:469.6))
      (INTERCONNECT uart_tx/tx/sample_count\[0\]_i_1/O uart_tx/tx/sample_count_reg\[0\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count\[10\]_i_1/O uart_tx/tx/sample_count_reg\[10\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count\[11\]_i_1/O uart_tx/tx/sample_count_reg\[11\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/sample_count\[12\]_i_1/O uart_tx/tx/sample_count_reg\[12\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[0\]/CE (458.9:547.9:547.9) (458.9:547.9:547.9))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[10\]/CE (620.7:743.7:743.7) (620.7:743.7:743.7))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[11\]/CE (604.2:717.2:717.2) (604.2:717.2:717.2))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[12\]/CE (604.2:717.2:717.2) (604.2:717.2:717.2))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[13\]/CE (620.7:743.7:743.7) (620.7:743.7:743.7))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[1\]/CE (575.8:687.8:687.8) (575.8:687.8:687.8))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[2\]/CE (575.8:687.8:687.8) (575.8:687.8:687.8))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[3\]/CE (575.8:687.8:687.8) (575.8:687.8:687.8))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[4\]/CE (575.8:687.8:687.8) (575.8:687.8:687.8))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[5\]/CE (690.9:828.9:828.9) (690.9:828.9:828.9))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[6\]/CE (650.5:780.5:780.5) (650.5:780.5:780.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[7\]/CE (650.5:780.5:780.5) (650.5:780.5:780.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[8\]/CE (458.9:547.9:547.9) (458.9:547.9:547.9))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_1/O uart_tx/tx/sample_count_reg\[9\]/CE (620.7:743.7:743.7) (620.7:743.7:743.7))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_2/O uart_tx/tx/sample_count_reg\[13\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[10\]_i_1/I3 (717.5:864.5:864.5) (717.5:864.5:864.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[11\]_i_1/I3 (779.8:931.8:931.8) (779.8:931.8:931.8))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[12\]_i_1/I3 (782.8:936.8:936.8) (782.8:936.8:936.8))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[13\]_i_2/I3 (709.5:854.5:854.5) (709.5:854.5:854.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[1\]_i_1/I3 (652.4:766.4:766.4) (652.4:766.4:766.4))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[2\]_i_1/I3 (654.4:770.4:770.4) (654.4:770.4:770.4))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[3\]_i_1/I3 (716.5:853.5:853.5) (716.5:853.5:853.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[4\]_i_1/I3 (524.5:615.5:615.5) (524.5:615.5:615.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[5\]_i_1/I3 (334.3:390.3:390.3) (334.3:390.3:390.3))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[6\]_i_1/I3 (318.4:367.4:367.4) (318.4:367.4:367.4))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[7\]_i_1/I3 (316.4:364.4:364.4) (316.4:364.4:364.4))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[8\]_i_1/I3 (363.6:429.6:429.6) (363.6:429.6:429.6))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_3/O uart_tx/tx/sample_count\[9\]_i_1/I3 (528.5:629.5:629.5) (528.5:629.5:629.5))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_4/O uart_tx/tx/sample_count\[13\]_i_3/I0 (402.0:488.0:488.0) (402.0:488.0:488.0))
      (INTERCONNECT uart_tx/tx/sample_count\[13\]_i_5/O uart_tx/tx/sample_count\[13\]_i_3/I1 (530.6:649.6:649.6) (530.6:649.6:649.6))
      (INTERCONNECT uart_tx/tx/sample_count\[1\]_i_1/O uart_tx/tx/sample_count_reg\[1\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/sample_count\[2\]_i_1/O uart_tx/tx/sample_count_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count\[3\]_i_1/O uart_tx/tx/sample_count_reg\[3\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count\[4\]_i_1/O uart_tx/tx/sample_count_reg\[4\]/D (86.0:106.0:106.0) (86.0:106.0:106.0))
      (INTERCONNECT uart_tx/tx/sample_count\[5\]_i_1/O uart_tx/tx/sample_count_reg\[5\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/sample_count\[6\]_i_1/O uart_tx/tx/sample_count_reg\[6\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/sample_count\[7\]_i_1/O uart_tx/tx/sample_count_reg\[7\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count\[8\]_i_1/O uart_tx/tx/sample_count_reg\[8\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/sample_count\[9\]_i_1/O uart_tx/tx/sample_count_reg\[9\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[0\]/Q uart_tx/tx/sample_count0_carry/CYINIT (606.8:682.8:682.8) (606.8:682.8:682.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[0\]/Q uart_tx/tx/sample_count\[0\]_i_1/I0 (556.2:678.2:678.2) (556.2:678.2:678.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_3/I1 (547.2:657.2:657.2) (547.2:657.2:657.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[0\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_4/I4 (545.2:654.2:654.2) (545.2:654.2:654.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[10\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_4/I0 (546.2:669.2:669.2) (546.2:669.2:669.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[10\]/Q uart_tx/tx/sample_count0_carry__1/S[1] (263.2:317.2:317.2) (263.2:317.2:317.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/tx_serial_data_internal_i_1/I1 (1233.4:1443.4:1443.4) (1233.4:1443.4:1443.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/sample_count\[13\]_i_1/I2 (1050.4:1215.4:1215.4) (1050.4:1215.4:1215.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/sample_count\[13\]_i_4/I2 (1057.8:1222.8:1222.8) (1057.8:1222.8:1222.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/I3 (1375.8:1607.8:1607.8) (1375.8:1607.8:1607.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_1/I3 (1376.8:1609.8:1609.8) (1376.8:1609.8:1609.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_3/I5 (825.4:936.4:936.4) (825.4:936.4:936.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[11\]/Q uart_tx/tx/sample_count0_carry__1/S[2] (376.1:451.1:451.1) (376.1:451.1:451.1))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_3/I0 (1111.4:1301.4:1301.4) (1111.4:1301.4:1301.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/sample_count\[13\]_i_4/I0 (712.6:804.6:804.6) (712.6:804.6:804.6))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/tx_serial_data_internal_i_1/I3 (1075.3:1251.3:1251.3) (1075.3:1251.3:1251.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/sample_count\[13\]_i_1/I4 (1112.4:1302.4:1302.4) (1112.4:1302.4:1302.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/I5 (926.7:1061.7:1061.7) (926.7:1061.7:1061.7))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_1/I5 (928.7:1065.7:1065.7) (928.7:1065.7:1065.7))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[12\]/Q uart_tx/tx/sample_count0_carry__1/S[3] (690.5:802.5:802.5) (690.5:802.5:802.5))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/tx_serial_data_internal_i_1/I0 (375.0:442.0:442.0) (375.0:442.0:442.0))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/ready_internal_i_1/I1 (865.9:1001.9:1001.9) (865.9:1001.9:1001.9))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[13\]_i_1/I1 (1548.4:1806.4:1806.4) (1548.4:1806.4:1806.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[13\]_i_5/I1 (387.9:454.9:454.9) (387.9:454.9:454.9))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_1__0/I2 (1556.8:1816.8:1816.8) (1556.8:1816.8:1816.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/bit_count\[0\]_i_1/I2 (830.7:967.7:967.7) (830.7:967.7:967.7))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_1/I2 (1555.8:1815.8:1815.8) (1555.8:1815.8:1815.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/bit_count\[1\]_i_1/I3 (1152.0:1367.0:1367.0) (1152.0:1367.0:1367.0))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/bit_count\[2\]_i_1/I3 (1143.8:1359.8:1359.8) (1143.8:1359.8:1359.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/tx_serial_data_internal_i_2/I3 (961.1:1152.1:1152.1) (961.1:1152.1:1152.1))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_1/I4 (867.9:1004.9:1004.9) (867.9:1004.9:1004.9))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[0\]_i_1/I4 (1462.3:1698.3:1698.3) (1462.3:1698.3:1698.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[10\]_i_1/I4 (379.4:448.4:448.4) (379.4:448.4:448.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[11\]_i_1/I4 (889.2:1036.2:1036.2) (889.2:1036.2:1036.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[12\]_i_1/I4 (937.8:1098.8:1098.8) (937.8:1098.8:1098.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[13\]_i_2/I4 (438.5:528.5:528.5) (438.5:528.5:528.5))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[1\]_i_1/I4 (1513.1:1793.1:1793.1) (1513.1:1793.1:1793.1))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[2\]_i_1/I4 (1512.1:1792.1:1792.1) (1512.1:1792.1:1792.1))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[3\]_i_1/I4 (1513.1:1793.1:1793.1) (1513.1:1793.1:1793.1))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[4\]_i_1/I4 (1365.4:1581.4:1581.4) (1365.4:1581.4:1581.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[5\]_i_1/I4 (1222.4:1401.4:1401.4) (1222.4:1401.4:1401.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[6\]_i_1/I4 (1065.0:1247.0:1247.0) (1065.0:1247.0:1247.0))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[7\]_i_1/I4 (1537.6:1795.6:1795.6) (1537.6:1795.6:1795.6))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[8\]_i_1/I4 (1410.3:1633.3:1633.3) (1410.3:1633.3:1633.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count\[9\]_i_1/I4 (441.5:533.5:533.5) (441.5:533.5:533.5))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[13\]/Q uart_tx/tx/sample_count0_carry__2/S[0] (556.2:658.2:658.2) (556.2:658.2:658.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_4/I2 (681.3:828.3:828.3) (681.3:828.3:828.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[1\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_3/I3 (685.3:833.3:833.3) (685.3:833.3:833.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[1\]/Q uart_tx/tx/sample_count0_carry/S[0] (358.2:435.2:435.2) (358.2:435.2:435.2))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[2\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_3/I2 (269.4:317.4:317.4) (269.4:317.4:317.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[2\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_4/I3 (265.4:312.4:312.4) (265.4:312.4:312.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[2\]/Q uart_tx/tx/sample_count0_carry/S[1] (612.3:733.3:733.3) (612.3:733.3:733.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[3\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_3/I0 (615.3:730.3:730.3) (615.3:730.3:730.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[3\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_4/I5 (616.3:731.3:731.3) (616.3:731.3:731.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[3\]/Q uart_tx/tx/sample_count0_carry/S[2] (629.9:749.9:749.9) (629.9:749.9:749.9))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[4\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_4/I1 (549.3:664.3:664.3) (549.3:664.3:664.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[4\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_2/I2 (682.0:816.0:816.0) (682.0:816.0:816.0))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[4\]/Q uart_tx/tx/sample_count\[13\]_i_5/I2 (562.5:677.5:677.5) (562.5:677.5:677.5))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[4\]/Q uart_tx/tx/sample_count0_carry/S[3] (432.7:530.7:530.7) (432.7:530.7:530.7))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[5\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_4/I0 (678.4:821.4:821.4) (678.4:821.4:821.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[5\]/Q uart_tx/tx/sample_count\[13\]_i_4/I1 (569.0:693.0:693.0) (569.0:693.0:693.0))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[5\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_2/I3 (254.1:299.1:299.1) (254.1:299.1:299.1))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[5\]/Q uart_tx/tx/sample_count0_carry__0/S[0] (401.4:478.4:478.4) (401.4:478.4:478.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[6\]/Q uart_tx/tx/sample_count\[13\]_i_5/I0 (695.4:843.4:843.4) (695.4:843.4:843.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[6\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_3/I3 (555.4:670.4:670.4) (555.4:670.4:670.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[6\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_2/I4 (565.4:678.4:678.4) (565.4:678.4:678.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[6\]/Q uart_tx/tx/sample_count0_carry__0/S[1] (543.9:651.9:651.9) (543.9:651.9:651.9))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[7\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_2/I0 (955.3:1154.3:1154.3) (955.3:1154.3:1154.3))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[7\]/Q uart_tx/tx/FSM_sequential_state\[0\]_i_3/I1 (804.8:975.8:975.8) (804.8:975.8:975.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[7\]/Q uart_tx/tx/sample_count\[13\]_i_4/I3 (672.7:810.7:810.7) (672.7:810.7:810.7))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[7\]/Q uart_tx/tx/sample_count0_carry__0/S[2] (626.9:747.9:747.9) (626.9:747.9:747.9))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[8\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_4/I2 (536.8:650.8:650.8) (536.8:650.8:650.8))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[8\]/Q uart_tx/tx/sample_count0_carry__0/S[3] (538.7:659.7:659.7) (538.7:659.7:659.7))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[9\]/Q uart_tx/tx/FSM_sequential_state\[1\]_i_4/I1 (615.4:733.4:733.4) (615.4:733.4:733.4))
      (INTERCONNECT uart_tx/tx/sample_count_reg\[9\]/Q uart_tx/tx/sample_count0_carry__1/S[0] (743.4:892.4:892.4) (743.4:892.4:892.4))
      (INTERCONNECT uart_tx/tx/tx_data_load_i_1/O tx_data_load_reg/D (54.0:68.0:68.0) (54.0:68.0:68.0))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[0\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[1\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[2\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[3\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[4\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[5\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[6\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg\[7\]_i_1/O uart_tx/tx/tx_reg_reg\[7\]/CE (550.4:663.4:663.4) (550.4:663.4:663.4))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[0\]/Q uart_tx/tx/tx_shift_reg\[0\]_i_1/I2 (792.2:960.2:960.2) (792.2:960.2:960.2))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[1\]_i_1/I2 (634.8:768.8:768.8) (634.8:768.8:768.8))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[2\]/Q uart_tx/tx/tx_shift_reg\[2\]_i_1/I2 (357.8:425.8:425.8) (357.8:425.8:425.8))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[3\]/Q uart_tx/tx/tx_shift_reg\[3\]_i_1/I2 (621.7:753.7:753.7) (621.7:753.7:753.7))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[4\]/Q uart_tx/tx/tx_shift_reg\[4\]_i_1/I2 (359.5:426.5:426.5) (359.5:426.5:426.5))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[5\]/Q uart_tx/tx/tx_shift_reg\[5\]_i_1/I2 (1059.8:1284.8:1284.8) (1059.8:1284.8:1284.8))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[6\]/Q uart_tx/tx/tx_shift_reg\[6\]_i_1/I2 (791.9:960.9:960.9) (791.9:960.9:960.9))
      (INTERCONNECT uart_tx/tx/tx_reg_reg\[7\]/Q uart_tx/tx/tx_shift_reg\[7\]_i_2/I1 (805.3:983.3:983.3) (805.3:983.3:983.3))
      (INTERCONNECT uart_tx/tx/tx_serial_data_internal_i_1/O uart_tx/tx/tx_serial_data_internal_reg/CE (590.6:712.6:712.6) (590.6:712.6:712.6))
      (INTERCONNECT uart_tx/tx/tx_serial_data_internal_i_2/O uart_tx/tx/tx_serial_data_internal_reg/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/tx_serial_data_internal_reg/Q tx_serial_data_OBUF_inst/I (4056.9:4705.9:4705.9) (4056.9:4705.9:4705.9))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[0\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[0\]/D (88.0:109.0:109.0) (88.0:109.0:109.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[1\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[1\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[2\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[2\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[3\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[3\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[4\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[4\]/D (87.0:107.0:107.0) (87.0:107.0:107.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[5\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[5\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[6\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[6\]/D (86.0:106.0:106.0) (86.0:106.0:106.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[0\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[1\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[2\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[3\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[4\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[5\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[6\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_1/O uart_tx/tx/tx_shift_reg_reg\[7\]/CE (668.3:804.3:804.3) (668.3:804.3:804.3))
      (INTERCONNECT uart_tx/tx/tx_shift_reg\[7\]_i_2/O uart_tx/tx/tx_shift_reg_reg\[7\]/D (52.0:64.0:64.0) (52.0:64.0:64.0))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[0\]/Q uart_tx/tx/tx_serial_data_internal_i_2/I0 (219.7:264.7:264.7) (219.7:264.7:264.7))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[1\]/Q uart_tx/tx/tx_shift_reg\[0\]_i_1/I0 (640.4:764.4:764.4) (640.4:764.4:764.4))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[2\]/Q uart_tx/tx/tx_shift_reg\[1\]_i_1/I0 (535.9:657.9:657.9) (535.9:657.9:657.9))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[3\]/Q uart_tx/tx/tx_shift_reg\[2\]_i_1/I0 (689.1:847.1:847.1) (689.1:847.1:847.1))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[4\]/Q uart_tx/tx/tx_shift_reg\[3\]_i_1/I0 (567.2:690.2:690.2) (567.2:690.2:690.2))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[5\]/Q uart_tx/tx/tx_shift_reg\[4\]_i_1/I0 (688.9:845.9:845.9) (688.9:845.9:845.9))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[6\]/Q uart_tx/tx/tx_shift_reg\[5\]_i_1/I0 (1185.6:1387.6:1387.6) (1185.6:1387.6:1387.6))
      (INTERCONNECT uart_tx/tx/tx_shift_reg_reg\[7\]/Q uart_tx/tx/tx_shift_reg\[6\]_i_1/I0 (533.9:644.9:644.9) (533.9:644.9:644.9))
      )
    )
)
)
