(declare-fun temp610_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp610_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp610_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp610_4 () (_ BitVec 64))
(declare-fun temp610_5 () (_ BitVec 64))
(declare-fun temp610_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp610_7 () (_ BitVec 64))
(declare-fun temp610_8 () (_ BitVec 64))
(declare-fun temp610_9 () (_ BitVec 64))
(declare-fun temp610_10 () (_ BitVec 64))
(declare-fun temp610_11 () (_ BitVec 64))
(declare-fun temp610_12 () (_ BitVec 64))
(declare-fun temp610_13 () (_ BitVec 64))
(declare-fun temp610_14 () (_ BitVec 64))
(declare-fun temp610_15 () (_ BitVec 64))
(declare-fun temp610_16 () (_ BitVec 64))
(declare-fun temp610_17 () (_ BitVec 64))
(declare-fun temp610_18 () (_ BitVec 64))
(declare-fun temp610_19 () (_ BitVec 64))
(declare-fun temp610_20 () (_ BitVec 64))
(declare-fun temp610_21 () (_ BitVec 64))
(declare-fun temp610_22 () (_ BitVec 64))
(declare-fun temp610_23 () (_ BitVec 64))
(declare-fun temp610_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp610_25 () (_ BitVec 64))
(declare-fun var4003261 () (_ BitVec 64))
(declare-fun var4003273 () (_ BitVec 64))
(assert (= temp610_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp610_1)))
(assert (= temp610_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp610_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp610_3 #xffffffffffffffff))
(assert (= var71509 temp610_3))
(assert (= temp610_4 #x0000000000000000))
(assert (= temp610_5 temp610_4))
(assert (= temp610_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_5)))
(assert (= temp610_7 #x0000000000000001))
(assert (= temp610_8 temp610_7))
(assert (= temp610_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_8)))
(assert (= temp610_10 #x0000000000000002))
(assert (= temp610_11 temp610_10))
(assert (= temp610_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_11)))
(assert (= temp610_13 #x0000000000000003))
(assert (= temp610_14 temp610_13))
(assert (= temp610_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_14)))
(assert (= temp610_16 #x0000000000000004))
(assert (= temp610_17 temp610_16))
(assert (= temp610_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_17)))
(assert (= temp610_19 #x0000000000000005))
(assert (= temp610_20 temp610_19))
(assert (= temp610_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_20)))
(assert (= temp610_22 #x0000000000000000))
(assert (= temp610_23
   (ite (bvslt var71509 temp610_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp610_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp610_23)))
(assert (= var75972 temp610_24))
(assert (bvslt (ite (bvslt var71509 temp610_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp610_25 #x0000000000000001))
(assert (= var4003261 temp610_25))
(assert (= var4003273 var4003261))
(model-add temp610_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp610_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp610_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp610_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp610_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp610_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp610_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp610_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp610_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp610_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp610_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp610_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp610_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp610_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp610_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp610_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp610_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp610_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp610_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp610_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp610_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp610_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp610_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp610_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp610_25 () (_ BitVec 64) #x0000000000000001)
(model-add var4003261 () (_ BitVec 64) #x0000000000000001)
(model-add var4003273 () (_ BitVec 64) #x0000000000000001)






