$date
	Thu Jul 10 14:45:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 32 ! OUT2 [31:0] $end
$var wire 32 " OUT1 [31:0] $end
$var reg 5 # ADDR1 [4:0] $end
$var reg 5 $ ADDR2 [4:0] $end
$var reg 5 % ADDRW [4:0] $end
$var reg 1 & CLK $end
$var reg 32 ' IN [31:0] $end
$var reg 1 ( RESET $end
$var reg 1 ) WRITE $end
$scope module uut $end
$var wire 5 * ADDR1 [4:0] $end
$var wire 5 + ADDR2 [4:0] $end
$var wire 5 , ADDRW [4:0] $end
$var wire 1 & CLK $end
$var wire 32 - IN [31:0] $end
$var wire 32 . OUT1 [31:0] $end
$var wire 32 / OUT2 [31:0] $end
$var wire 1 ( RESET $end
$var wire 1 ) WRITE $end
$var integer 32 0 bit [31:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
b0 -
b0 ,
b0 +
b0 *
0)
1(
b0 '
0&
b0 %
b0 $
b0 #
bx "
bx !
$end
#5000
1&
#6000
b100000 0
#8000
b0 "
b0 .
b0 !
b0 /
#10000
0&
1)
b101 %
b101 ,
b101010 '
b101010 -
0(
#15000
1&
#20000
0&
b1010 %
b1010 ,
b1100011 '
b1100011 -
#25000
1&
#30000
0&
b1010 $
b1010 +
b101 #
b101 *
0)
#32000
b1100011 !
b1100011 /
b101010 "
b101010 .
#35000
1&
#40000
0&
b1 $
b1 +
b0 #
b0 *
#42000
b0 !
b0 /
b0 "
b0 .
#45000
1&
#50000
0&
