|vAluBlock
clk => vectorOper2Aux[0].CLK
clk => vectorOper2Aux[1].CLK
clk => vectorOper2Aux[2].CLK
clk => vectorOper2Aux[3].CLK
clk => vectorOper2Aux[4].CLK
clk => vectorOper2Aux[5].CLK
clk => vectorOper2Aux[6].CLK
clk => vectorOper2Aux[7].CLK
clk => vectorOper2Aux[8].CLK
clk => vectorOper2Aux[9].CLK
clk => vectorOper2Aux[10].CLK
clk => vectorOper2Aux[11].CLK
clk => vectorOper2Aux[12].CLK
clk => vectorOper2Aux[13].CLK
clk => vectorOper2Aux[14].CLK
clk => vectorOper2Aux[15].CLK
clk => vectorOper2Aux[16].CLK
clk => vectorOper2Aux[17].CLK
clk => vectorOper2Aux[18].CLK
clk => vectorOper2Aux[19].CLK
clk => vectorOper2Aux[20].CLK
clk => vectorOper2Aux[21].CLK
clk => vectorOper2Aux[22].CLK
clk => vectorOper2Aux[23].CLK
clk => vectorOper2Aux[24].CLK
clk => vectorOper2Aux[25].CLK
clk => vectorOper2Aux[26].CLK
clk => vectorOper2Aux[27].CLK
clk => vectorOper2Aux[28].CLK
clk => vectorOper2Aux[29].CLK
clk => vectorOper2Aux[30].CLK
clk => vectorOper2Aux[31].CLK
clk => vectorOper2Aux[32].CLK
clk => vectorOper2Aux[33].CLK
clk => vectorOper2Aux[34].CLK
clk => vectorOper2Aux[35].CLK
clk => vectorOper2Aux[36].CLK
clk => vectorOper2Aux[37].CLK
clk => vectorOper2Aux[38].CLK
clk => vectorOper2Aux[39].CLK
clk => vectorOper2Aux[40].CLK
clk => vectorOper2Aux[41].CLK
clk => vectorOper2Aux[42].CLK
clk => vectorOper2Aux[43].CLK
clk => vectorOper2Aux[44].CLK
clk => vectorOper2Aux[45].CLK
clk => vectorOper2Aux[46].CLK
clk => vectorOper2Aux[47].CLK
clk => vectorOper2Aux[48].CLK
clk => vectorOper2Aux[49].CLK
clk => vectorOper2Aux[50].CLK
clk => vectorOper2Aux[51].CLK
clk => vectorOper2Aux[52].CLK
clk => vectorOper2Aux[53].CLK
clk => vectorOper2Aux[54].CLK
clk => vectorOper2Aux[55].CLK
clk => vectorOper2Aux[56].CLK
clk => vectorOper2Aux[57].CLK
clk => vectorOper2Aux[58].CLK
clk => vectorOper2Aux[59].CLK
clk => vectorOper2Aux[60].CLK
clk => vectorOper2Aux[61].CLK
clk => vectorOper2Aux[62].CLK
clk => vectorOper2Aux[63].CLK
clk => vectorOper1Aux[0].CLK
clk => vectorOper1Aux[1].CLK
clk => vectorOper1Aux[2].CLK
clk => vectorOper1Aux[3].CLK
clk => vectorOper1Aux[4].CLK
clk => vectorOper1Aux[5].CLK
clk => vectorOper1Aux[6].CLK
clk => vectorOper1Aux[7].CLK
clk => vectorOper1Aux[8].CLK
clk => vectorOper1Aux[9].CLK
clk => vectorOper1Aux[10].CLK
clk => vectorOper1Aux[11].CLK
clk => vectorOper1Aux[12].CLK
clk => vectorOper1Aux[13].CLK
clk => vectorOper1Aux[14].CLK
clk => vectorOper1Aux[15].CLK
clk => vectorOper1Aux[16].CLK
clk => vectorOper1Aux[17].CLK
clk => vectorOper1Aux[18].CLK
clk => vectorOper1Aux[19].CLK
clk => vectorOper1Aux[20].CLK
clk => vectorOper1Aux[21].CLK
clk => vectorOper1Aux[22].CLK
clk => vectorOper1Aux[23].CLK
clk => vectorOper1Aux[24].CLK
clk => vectorOper1Aux[25].CLK
clk => vectorOper1Aux[26].CLK
clk => vectorOper1Aux[27].CLK
clk => vectorOper1Aux[28].CLK
clk => vectorOper1Aux[29].CLK
clk => vectorOper1Aux[30].CLK
clk => vectorOper1Aux[31].CLK
clk => vectorOper1Aux[32].CLK
clk => vectorOper1Aux[33].CLK
clk => vectorOper1Aux[34].CLK
clk => vectorOper1Aux[35].CLK
clk => vectorOper1Aux[36].CLK
clk => vectorOper1Aux[37].CLK
clk => vectorOper1Aux[38].CLK
clk => vectorOper1Aux[39].CLK
clk => vectorOper1Aux[40].CLK
clk => vectorOper1Aux[41].CLK
clk => vectorOper1Aux[42].CLK
clk => vectorOper1Aux[43].CLK
clk => vectorOper1Aux[44].CLK
clk => vectorOper1Aux[45].CLK
clk => vectorOper1Aux[46].CLK
clk => vectorOper1Aux[47].CLK
clk => vectorOper1Aux[48].CLK
clk => vectorOper1Aux[49].CLK
clk => vectorOper1Aux[50].CLK
clk => vectorOper1Aux[51].CLK
clk => vectorOper1Aux[52].CLK
clk => vectorOper1Aux[53].CLK
clk => vectorOper1Aux[54].CLK
clk => vectorOper1Aux[55].CLK
clk => vectorOper1Aux[56].CLK
clk => vectorOper1Aux[57].CLK
clk => vectorOper1Aux[58].CLK
clk => vectorOper1Aux[59].CLK
clk => vectorOper1Aux[60].CLK
clk => vectorOper1Aux[61].CLK
clk => vectorOper1Aux[62].CLK
clk => vectorOper1Aux[63].CLK
clk => opCodeAux[0].CLK
clk => opCodeAux[1].CLK
clk => opCodeAux[2].CLK
clk => result[0]~reg0.CLK
clk => result[1]~reg0.CLK
clk => result[2]~reg0.CLK
clk => result[3]~reg0.CLK
clk => result[4]~reg0.CLK
clk => result[5]~reg0.CLK
clk => result[6]~reg0.CLK
clk => result[7]~reg0.CLK
clk => result[8]~reg0.CLK
clk => result[9]~reg0.CLK
clk => result[10]~reg0.CLK
clk => result[11]~reg0.CLK
clk => result[12]~reg0.CLK
clk => result[13]~reg0.CLK
clk => result[14]~reg0.CLK
clk => result[15]~reg0.CLK
clk => result[16]~reg0.CLK
clk => result[17]~reg0.CLK
clk => result[18]~reg0.CLK
clk => result[19]~reg0.CLK
clk => result[20]~reg0.CLK
clk => result[21]~reg0.CLK
clk => result[22]~reg0.CLK
clk => result[23]~reg0.CLK
clk => result[24]~reg0.CLK
clk => result[25]~reg0.CLK
clk => result[26]~reg0.CLK
clk => result[27]~reg0.CLK
clk => result[28]~reg0.CLK
clk => result[29]~reg0.CLK
clk => result[30]~reg0.CLK
clk => result[31]~reg0.CLK
clk => result[32]~reg0.CLK
clk => result[33]~reg0.CLK
clk => result[34]~reg0.CLK
clk => result[35]~reg0.CLK
clk => result[36]~reg0.CLK
clk => result[37]~reg0.CLK
clk => result[38]~reg0.CLK
clk => result[39]~reg0.CLK
clk => result[40]~reg0.CLK
clk => result[41]~reg0.CLK
clk => result[42]~reg0.CLK
clk => result[43]~reg0.CLK
clk => result[44]~reg0.CLK
clk => result[45]~reg0.CLK
clk => result[46]~reg0.CLK
clk => result[47]~reg0.CLK
clk => result[48]~reg0.CLK
clk => result[49]~reg0.CLK
clk => result[50]~reg0.CLK
clk => result[51]~reg0.CLK
clk => result[52]~reg0.CLK
clk => result[53]~reg0.CLK
clk => result[54]~reg0.CLK
clk => result[55]~reg0.CLK
clk => result[56]~reg0.CLK
clk => result[57]~reg0.CLK
clk => result[58]~reg0.CLK
clk => result[59]~reg0.CLK
clk => result[60]~reg0.CLK
clk => result[61]~reg0.CLK
clk => result[62]~reg0.CLK
clk => result[63]~reg0.CLK
vectorOper1[0] => vectorOper1Aux[0].DATAIN
vectorOper1[1] => vectorOper1Aux[1].DATAIN
vectorOper1[2] => vectorOper1Aux[2].DATAIN
vectorOper1[3] => vectorOper1Aux[3].DATAIN
vectorOper1[4] => vectorOper1Aux[4].DATAIN
vectorOper1[5] => vectorOper1Aux[5].DATAIN
vectorOper1[6] => vectorOper1Aux[6].DATAIN
vectorOper1[7] => vectorOper1Aux[7].DATAIN
vectorOper1[8] => vectorOper1Aux[8].DATAIN
vectorOper1[9] => vectorOper1Aux[9].DATAIN
vectorOper1[10] => vectorOper1Aux[10].DATAIN
vectorOper1[11] => vectorOper1Aux[11].DATAIN
vectorOper1[12] => vectorOper1Aux[12].DATAIN
vectorOper1[13] => vectorOper1Aux[13].DATAIN
vectorOper1[14] => vectorOper1Aux[14].DATAIN
vectorOper1[15] => vectorOper1Aux[15].DATAIN
vectorOper1[16] => vectorOper1Aux[16].DATAIN
vectorOper1[17] => vectorOper1Aux[17].DATAIN
vectorOper1[18] => vectorOper1Aux[18].DATAIN
vectorOper1[19] => vectorOper1Aux[19].DATAIN
vectorOper1[20] => vectorOper1Aux[20].DATAIN
vectorOper1[21] => vectorOper1Aux[21].DATAIN
vectorOper1[22] => vectorOper1Aux[22].DATAIN
vectorOper1[23] => vectorOper1Aux[23].DATAIN
vectorOper1[24] => vectorOper1Aux[24].DATAIN
vectorOper1[25] => vectorOper1Aux[25].DATAIN
vectorOper1[26] => vectorOper1Aux[26].DATAIN
vectorOper1[27] => vectorOper1Aux[27].DATAIN
vectorOper1[28] => vectorOper1Aux[28].DATAIN
vectorOper1[29] => vectorOper1Aux[29].DATAIN
vectorOper1[30] => vectorOper1Aux[30].DATAIN
vectorOper1[31] => vectorOper1Aux[31].DATAIN
vectorOper1[32] => vectorOper1Aux[32].DATAIN
vectorOper1[33] => vectorOper1Aux[33].DATAIN
vectorOper1[34] => vectorOper1Aux[34].DATAIN
vectorOper1[35] => vectorOper1Aux[35].DATAIN
vectorOper1[36] => vectorOper1Aux[36].DATAIN
vectorOper1[37] => vectorOper1Aux[37].DATAIN
vectorOper1[38] => vectorOper1Aux[38].DATAIN
vectorOper1[39] => vectorOper1Aux[39].DATAIN
vectorOper1[40] => vectorOper1Aux[40].DATAIN
vectorOper1[41] => vectorOper1Aux[41].DATAIN
vectorOper1[42] => vectorOper1Aux[42].DATAIN
vectorOper1[43] => vectorOper1Aux[43].DATAIN
vectorOper1[44] => vectorOper1Aux[44].DATAIN
vectorOper1[45] => vectorOper1Aux[45].DATAIN
vectorOper1[46] => vectorOper1Aux[46].DATAIN
vectorOper1[47] => vectorOper1Aux[47].DATAIN
vectorOper1[48] => vectorOper1Aux[48].DATAIN
vectorOper1[49] => vectorOper1Aux[49].DATAIN
vectorOper1[50] => vectorOper1Aux[50].DATAIN
vectorOper1[51] => vectorOper1Aux[51].DATAIN
vectorOper1[52] => vectorOper1Aux[52].DATAIN
vectorOper1[53] => vectorOper1Aux[53].DATAIN
vectorOper1[54] => vectorOper1Aux[54].DATAIN
vectorOper1[55] => vectorOper1Aux[55].DATAIN
vectorOper1[56] => vectorOper1Aux[56].DATAIN
vectorOper1[57] => vectorOper1Aux[57].DATAIN
vectorOper1[58] => vectorOper1Aux[58].DATAIN
vectorOper1[59] => vectorOper1Aux[59].DATAIN
vectorOper1[60] => vectorOper1Aux[60].DATAIN
vectorOper1[61] => vectorOper1Aux[61].DATAIN
vectorOper1[62] => vectorOper1Aux[62].DATAIN
vectorOper1[63] => vectorOper1Aux[63].DATAIN
vectorOper2[0] => vectorOper2Aux[0].DATAIN
vectorOper2[1] => vectorOper2Aux[1].DATAIN
vectorOper2[2] => vectorOper2Aux[2].DATAIN
vectorOper2[3] => vectorOper2Aux[3].DATAIN
vectorOper2[4] => vectorOper2Aux[4].DATAIN
vectorOper2[5] => vectorOper2Aux[5].DATAIN
vectorOper2[6] => vectorOper2Aux[6].DATAIN
vectorOper2[7] => vectorOper2Aux[7].DATAIN
vectorOper2[8] => vectorOper2Aux[8].DATAIN
vectorOper2[9] => vectorOper2Aux[9].DATAIN
vectorOper2[10] => vectorOper2Aux[10].DATAIN
vectorOper2[11] => vectorOper2Aux[11].DATAIN
vectorOper2[12] => vectorOper2Aux[12].DATAIN
vectorOper2[13] => vectorOper2Aux[13].DATAIN
vectorOper2[14] => vectorOper2Aux[14].DATAIN
vectorOper2[15] => vectorOper2Aux[15].DATAIN
vectorOper2[16] => vectorOper2Aux[16].DATAIN
vectorOper2[17] => vectorOper2Aux[17].DATAIN
vectorOper2[18] => vectorOper2Aux[18].DATAIN
vectorOper2[19] => vectorOper2Aux[19].DATAIN
vectorOper2[20] => vectorOper2Aux[20].DATAIN
vectorOper2[21] => vectorOper2Aux[21].DATAIN
vectorOper2[22] => vectorOper2Aux[22].DATAIN
vectorOper2[23] => vectorOper2Aux[23].DATAIN
vectorOper2[24] => vectorOper2Aux[24].DATAIN
vectorOper2[25] => vectorOper2Aux[25].DATAIN
vectorOper2[26] => vectorOper2Aux[26].DATAIN
vectorOper2[27] => vectorOper2Aux[27].DATAIN
vectorOper2[28] => vectorOper2Aux[28].DATAIN
vectorOper2[29] => vectorOper2Aux[29].DATAIN
vectorOper2[30] => vectorOper2Aux[30].DATAIN
vectorOper2[31] => vectorOper2Aux[31].DATAIN
vectorOper2[32] => vectorOper2Aux[32].DATAIN
vectorOper2[33] => vectorOper2Aux[33].DATAIN
vectorOper2[34] => vectorOper2Aux[34].DATAIN
vectorOper2[35] => vectorOper2Aux[35].DATAIN
vectorOper2[36] => vectorOper2Aux[36].DATAIN
vectorOper2[37] => vectorOper2Aux[37].DATAIN
vectorOper2[38] => vectorOper2Aux[38].DATAIN
vectorOper2[39] => vectorOper2Aux[39].DATAIN
vectorOper2[40] => vectorOper2Aux[40].DATAIN
vectorOper2[41] => vectorOper2Aux[41].DATAIN
vectorOper2[42] => vectorOper2Aux[42].DATAIN
vectorOper2[43] => vectorOper2Aux[43].DATAIN
vectorOper2[44] => vectorOper2Aux[44].DATAIN
vectorOper2[45] => vectorOper2Aux[45].DATAIN
vectorOper2[46] => vectorOper2Aux[46].DATAIN
vectorOper2[47] => vectorOper2Aux[47].DATAIN
vectorOper2[48] => vectorOper2Aux[48].DATAIN
vectorOper2[49] => vectorOper2Aux[49].DATAIN
vectorOper2[50] => vectorOper2Aux[50].DATAIN
vectorOper2[51] => vectorOper2Aux[51].DATAIN
vectorOper2[52] => vectorOper2Aux[52].DATAIN
vectorOper2[53] => vectorOper2Aux[53].DATAIN
vectorOper2[54] => vectorOper2Aux[54].DATAIN
vectorOper2[55] => vectorOper2Aux[55].DATAIN
vectorOper2[56] => vectorOper2Aux[56].DATAIN
vectorOper2[57] => vectorOper2Aux[57].DATAIN
vectorOper2[58] => vectorOper2Aux[58].DATAIN
vectorOper2[59] => vectorOper2Aux[59].DATAIN
vectorOper2[60] => vectorOper2Aux[60].DATAIN
vectorOper2[61] => vectorOper2Aux[61].DATAIN
vectorOper2[62] => vectorOper2Aux[62].DATAIN
vectorOper2[63] => vectorOper2Aux[63].DATAIN
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= result[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= result[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= result[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= result[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= result[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= result[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= result[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= result[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= result[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= result[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= result[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= result[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= result[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= result[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= result[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= result[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= result[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= result[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= result[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= result[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= result[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= result[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= result[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= result[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= result[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= result[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= result[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= result[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= result[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= result[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= result[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= result[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opCode[0] => opCodeAux[0].DATAIN
opCode[1] => opCodeAux[1].DATAIN
opCode[2] => opCodeAux[2].DATAIN


|vAluBlock|alu:forloop[0].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[0].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[1].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[2].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[3].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[4].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[5].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[6].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu
bus_a_i[0] => bus_a_i[0].IN5
bus_a_i[1] => bus_a_i[1].IN5
bus_a_i[2] => bus_a_i[2].IN5
bus_a_i[3] => bus_a_i[3].IN5
bus_a_i[4] => bus_a_i[4].IN5
bus_a_i[5] => bus_a_i[5].IN5
bus_a_i[6] => bus_a_i[6].IN5
bus_a_i[7] => bus_a_i[7].IN5
bus_b_i[0] => bus_b_i[0].IN5
bus_b_i[1] => bus_b_i[1].IN5
bus_b_i[2] => bus_b_i[2].IN5
bus_b_i[3] => bus_b_i[3].IN5
bus_b_i[4] => bus_b_i[4].IN5
bus_b_i[5] => bus_b_i[5].IN5
bus_b_i[6] => bus_b_i[6].IN5
bus_b_i[7] => bus_b_i[7].IN5
control_i[0] => control_i[0].IN2
control_i[1] => control_i[1].IN1
control_i[2] => control_i[2].IN1
bus_s_o[0] <= mux_eight:opSelector.bus_o
bus_s_o[1] <= mux_eight:opSelector.bus_o
bus_s_o[2] <= mux_eight:opSelector.bus_o
bus_s_o[3] <= mux_eight:opSelector.bus_o
bus_s_o[4] <= mux_eight:opSelector.bus_o
bus_s_o[5] <= mux_eight:opSelector.bus_o
bus_s_o[6] <= mux_eight:opSelector.bus_o
bus_s_o[7] <= mux_eight:opSelector.bus_o
flags_o[0] <= flag_v.DB_MAX_OUTPUT_PORT_TYPE
flags_o[1] <= flag_c.DB_MAX_OUTPUT_PORT_TYPE
flags_o[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
flags_o[3] <= mux_eight:opSelector.bus_o


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
select_i => select_i.IN9
bus_o[0] <= adder:addr.bus_o
bus_o[1] <= adder:addr.bus_o
bus_o[2] <= adder:addr.bus_o
bus_o[3] <= adder:addr.bus_o
bus_o[4] <= adder:addr.bus_o
bus_o[5] <= adder:addr.bus_o
bus_o[6] <= adder:addr.bus_o
bus_o[7] <= adder:addr.bus_o
carry_o <= adder:addr.carry_o


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|xor_gate:oper
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
carry_i => full_num[0].IN1
bus_o[0] <= one_bit_full_adder:forloop[0].addrr.port3
bus_o[1] <= one_bit_full_adder:forloop[1].addrr.port3
bus_o[2] <= one_bit_full_adder:forloop[2].addrr.port3
bus_o[3] <= one_bit_full_adder:forloop[3].addrr.port3
bus_o[4] <= one_bit_full_adder:forloop[4].addrr.port3
bus_o[5] <= one_bit_full_adder:forloop[5].addrr.port3
bus_o[6] <= one_bit_full_adder:forloop[6].addrr.port3
bus_o[7] <= one_bit_full_adder:forloop[7].addrr.port3
carry_o <= one_bit_full_adder:forloop[7].addrr.port4


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[0].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[1].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[2].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[3].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[4].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[5].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[6].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr
bit_a_i => bit_a_i.IN1
bit_b_i => bit_b_i.IN1
carry_i => carry_i.IN1
sum_o <= one_bit_half_adder:getSumB.port2
carry_o <= or_gate:getCarry.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumA|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB
bit_a_i => bit_a_i.IN2
bit_b_i => bit_b_i.IN2
sum_o <= xor_gate:sum.port2
carry_o <= and_gate:car.port2


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|xor_gate:sum
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|one_bit_half_adder:getSumB|and_gate:car
bus_a_i[0] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|adder_substractor:adder_sub|adder:addr|one_bit_full_adder:forloop[7].addrr|or_gate:getCarry
bus_a_i[0] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|and_gate:and_op
bus_a_i[0] => bus_s_o.IN0
bus_a_i[1] => bus_s_o.IN0
bus_a_i[2] => bus_s_o.IN0
bus_a_i[3] => bus_s_o.IN0
bus_a_i[4] => bus_s_o.IN0
bus_a_i[5] => bus_s_o.IN0
bus_a_i[6] => bus_s_o.IN0
bus_a_i[7] => bus_s_o.IN0
bus_b_i[0] => bus_s_o.IN1
bus_b_i[1] => bus_s_o.IN1
bus_b_i[2] => bus_s_o.IN1
bus_b_i[3] => bus_s_o.IN1
bus_b_i[4] => bus_s_o.IN1
bus_b_i[5] => bus_s_o.IN1
bus_b_i[6] => bus_s_o.IN1
bus_b_i[7] => bus_s_o.IN1
bus_s_o[0] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[1] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[2] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[3] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[4] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[5] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[6] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE
bus_s_o[7] <= bus_s_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|or_gate:xor_op
bus_a_i[0] => bus_o.IN0
bus_a_i[1] => bus_o.IN0
bus_a_i[2] => bus_o.IN0
bus_a_i[3] => bus_o.IN0
bus_a_i[4] => bus_o.IN0
bus_a_i[5] => bus_o.IN0
bus_a_i[6] => bus_o.IN0
bus_a_i[7] => bus_o.IN0
bus_b_i[0] => bus_o.IN1
bus_b_i[1] => bus_o.IN1
bus_b_i[2] => bus_o.IN1
bus_b_i[3] => bus_o.IN1
bus_b_i[4] => bus_o.IN1
bus_b_i[5] => bus_o.IN1
bus_b_i[6] => bus_o.IN1
bus_b_i[7] => bus_o.IN1
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|shift_left_gate:shift_left_gate
bus_i[0] => ShiftLeft0.IN8
bus_i[1] => ShiftLeft0.IN7
bus_i[2] => ShiftLeft0.IN6
bus_i[3] => ShiftLeft0.IN5
bus_i[4] => ShiftLeft0.IN4
bus_i[5] => ShiftLeft0.IN3
bus_i[6] => ShiftLeft0.IN2
bus_i[7] => ShiftLeft0.IN1
shift_i[0] => ShiftLeft0.IN16
shift_i[1] => ShiftLeft0.IN15
shift_i[2] => ShiftLeft0.IN14
shift_i[3] => ShiftLeft0.IN13
shift_i[4] => ShiftLeft0.IN12
shift_i[5] => ShiftLeft0.IN11
shift_i[6] => ShiftLeft0.IN10
shift_i[7] => ShiftLeft0.IN9
bus_o[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|shift_right_gate:shift_right_gate
bus_i[0] => ShiftRight0.IN8
bus_i[1] => ShiftRight0.IN7
bus_i[2] => ShiftRight0.IN6
bus_i[3] => ShiftRight0.IN5
bus_i[4] => ShiftRight0.IN4
bus_i[5] => ShiftRight0.IN3
bus_i[6] => ShiftRight0.IN2
bus_i[7] => ShiftRight0.IN1
shift_i[0] => ShiftRight0.IN16
shift_i[1] => ShiftRight0.IN15
shift_i[2] => ShiftRight0.IN14
shift_i[3] => ShiftRight0.IN13
shift_i[4] => ShiftRight0.IN12
shift_i[5] => ShiftRight0.IN11
shift_i[6] => ShiftRight0.IN10
shift_i[7] => ShiftRight0.IN9
bus_o[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
bus_e_i[0] => bus_e_i[0].IN1
bus_e_i[1] => bus_e_i[1].IN1
bus_e_i[2] => bus_e_i[2].IN1
bus_e_i[3] => bus_e_i[3].IN1
bus_e_i[4] => bus_e_i[4].IN1
bus_e_i[5] => bus_e_i[5].IN1
bus_e_i[6] => bus_e_i[6].IN1
bus_e_i[7] => bus_e_i[7].IN1
bus_f_i[0] => bus_f_i[0].IN1
bus_f_i[1] => bus_f_i[1].IN1
bus_f_i[2] => bus_f_i[2].IN1
bus_f_i[3] => bus_f_i[3].IN1
bus_f_i[4] => bus_f_i[4].IN1
bus_f_i[5] => bus_f_i[5].IN1
bus_f_i[6] => bus_f_i[6].IN1
bus_f_i[7] => bus_f_i[7].IN1
bus_g_i[0] => bus_g_i[0].IN1
bus_g_i[1] => bus_g_i[1].IN1
bus_g_i[2] => bus_g_i[2].IN1
bus_g_i[3] => bus_g_i[3].IN1
bus_g_i[4] => bus_g_i[4].IN1
bus_g_i[5] => bus_g_i[5].IN1
bus_g_i[6] => bus_g_i[6].IN1
bus_g_i[7] => bus_g_i[7].IN1
bus_h_i[0] => bus_h_i[0].IN1
bus_h_i[1] => bus_h_i[1].IN1
bus_h_i[2] => bus_h_i[2].IN1
bus_h_i[3] => bus_h_i[3].IN1
bus_h_i[4] => bus_h_i[4].IN1
bus_h_i[5] => bus_h_i[5].IN1
bus_h_i[6] => bus_h_i[6].IN1
bus_h_i[7] => bus_h_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN2
select_i[2] => select_i[2].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_1
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_1|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_2
bus_a_i[0] => bus_a_i[0].IN1
bus_a_i[1] => bus_a_i[1].IN1
bus_a_i[2] => bus_a_i[2].IN1
bus_a_i[3] => bus_a_i[3].IN1
bus_a_i[4] => bus_a_i[4].IN1
bus_a_i[5] => bus_a_i[5].IN1
bus_a_i[6] => bus_a_i[6].IN1
bus_a_i[7] => bus_a_i[7].IN1
bus_b_i[0] => bus_b_i[0].IN1
bus_b_i[1] => bus_b_i[1].IN1
bus_b_i[2] => bus_b_i[2].IN1
bus_b_i[3] => bus_b_i[3].IN1
bus_b_i[4] => bus_b_i[4].IN1
bus_b_i[5] => bus_b_i[5].IN1
bus_b_i[6] => bus_b_i[6].IN1
bus_b_i[7] => bus_b_i[7].IN1
bus_c_i[0] => bus_c_i[0].IN1
bus_c_i[1] => bus_c_i[1].IN1
bus_c_i[2] => bus_c_i[2].IN1
bus_c_i[3] => bus_c_i[3].IN1
bus_c_i[4] => bus_c_i[4].IN1
bus_c_i[5] => bus_c_i[5].IN1
bus_c_i[6] => bus_c_i[6].IN1
bus_c_i[7] => bus_c_i[7].IN1
bus_d_i[0] => bus_d_i[0].IN1
bus_d_i[1] => bus_d_i[1].IN1
bus_d_i[2] => bus_d_i[2].IN1
bus_d_i[3] => bus_d_i[3].IN1
bus_d_i[4] => bus_d_i[4].IN1
bus_d_i[5] => bus_d_i[5].IN1
bus_d_i[6] => bus_d_i[6].IN1
bus_d_i[7] => bus_d_i[7].IN1
select_i[0] => select_i[0].IN2
select_i[1] => select_i[1].IN1
bus_o[0] <= mux2:stage_2_0.port3
bus_o[1] <= mux2:stage_2_0.port3
bus_o[2] <= mux2:stage_2_0.port3
bus_o[3] <= mux2:stage_2_0.port3
bus_o[4] <= mux2:stage_2_0.port3
bus_o[5] <= mux2:stage_2_0.port3
bus_o[6] <= mux2:stage_2_0.port3
bus_o[7] <= mux2:stage_2_0.port3


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_1
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_1_2
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux_four:stage_1_2|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


|vAluBlock|alu:forloop[7].alu|mux_eight:opSelector|mux2:stage_2_0
bus_a_i[0] => bus_o.DATAA
bus_a_i[1] => bus_o.DATAA
bus_a_i[2] => bus_o.DATAA
bus_a_i[3] => bus_o.DATAA
bus_a_i[4] => bus_o.DATAA
bus_a_i[5] => bus_o.DATAA
bus_a_i[6] => bus_o.DATAA
bus_a_i[7] => bus_o.DATAA
bus_b_i[0] => bus_o.DATAB
bus_b_i[1] => bus_o.DATAB
bus_b_i[2] => bus_o.DATAB
bus_b_i[3] => bus_o.DATAB
bus_b_i[4] => bus_o.DATAB
bus_b_i[5] => bus_o.DATAB
bus_b_i[6] => bus_o.DATAB
bus_b_i[7] => bus_o.DATAB
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
select_i => bus_o.OUTPUTSELECT
bus_o[0] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[1] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[2] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[3] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[4] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[5] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[6] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE
bus_o[7] <= bus_o.DB_MAX_OUTPUT_PORT_TYPE


