Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 12 20:03:36 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.389        0.000                      0                   78        0.132        0.000                      0                   78        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.389        0.000                      0                   78        0.132        0.000                      0                   78        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 A/right_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 5.692ns (66.628%)  route 2.851ns (33.372%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.557     5.078    A/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  A/right_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  A/right_motor_reg[9]/Q
                         net (fo=4, routed)           1.267     6.823    A/m1/pwm_0/A[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[9]_P[21])
                                                      4.018    10.841 r  A/m1/pwm_0/count_duty0/P[21]
                         net (fo=2, routed)           1.157    11.998    A/m1/pwm_0/count_duty0_n_84
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124    12.122 r  A/m1/pwm_0/PWM0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    12.122    A/m1/pwm_0/PWM0_carry__0_i_7__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.655 r  A/m1/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.655    A/m1/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.884 r  A/m1/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.427    13.311    A/m1/pwm_0/PWM0_carry__1_n_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.310    13.621 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    13.621    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X14Y38         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.447    14.788    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X14Y38         FDCE (Setup_fdce_C_D)        0.077    15.010    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 5.555ns (70.795%)  route 2.292ns (29.205%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.557     5.078    A/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  A/left_motor_reg[9]/Q
                         net (fo=4, routed)           0.832     6.428    A/m0/pwm_0/A[2]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_P[21])
                                                      3.841    10.269 r  A/m0/pwm_0/count_duty0/P[21]
                         net (fo=2, routed)           1.157    11.426    A/m0/pwm_0/count_duty0_n_84
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.550 r  A/m0/pwm_0/PWM0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.550    A/m0/pwm_0/PWM0_carry__0_i_7_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.083 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.083    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.312 r  A/m0/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.303    12.614    A/m0/pwm_0/PWM0_carry__1_n_1
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.310    12.924 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000    12.924    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X14Y59         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y59         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X14Y59         FDCE (Setup_fdce_C_D)        0.077    15.079    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -12.924    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 B/u1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.088ns (23.947%)  route 3.455ns (76.053%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.627     5.148    B/u1/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  B/u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  B/u1/count_reg[18]/Q
                         net (fo=2, routed)           0.976     6.543    B/u1/count[18]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.297     6.840 f  B/u1/count[23]_i_7/O
                         net (fo=1, routed)           0.789     7.630    B/u1/count[23]_i_7_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  B/u1/count[23]_i_2/O
                         net (fo=25, routed)          0.446     8.200    B/u1/count[23]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124     8.324 f  B/u1/trig_i_2/O
                         net (fo=8, routed)           0.586     8.910    B/u1/next_trig
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.658     9.691    B/u1/trig0
    SLICE_X1Y51          FDCE                                         r  B/u1/trig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.510    14.851    B/u1/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y51          FDCE (Setup_fdce_C_CE)      -0.205    14.883    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 B/u1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.088ns (26.118%)  route 3.078ns (73.882%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.627     5.148    B/u1/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  B/u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  B/u1/count_reg[18]/Q
                         net (fo=2, routed)           0.976     6.543    B/u1/count[18]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.297     6.840 r  B/u1/count[23]_i_7/O
                         net (fo=1, routed)           0.789     7.630    B/u1/count[23]_i_7_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  B/u1/count[23]_i_2/O
                         net (fo=25, routed)          0.446     8.200    B/u1/count[23]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  B/u1/trig_i_2/O
                         net (fo=8, routed)           0.866     9.190    B/u1/next_trig
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.124     9.314 r  B/u1/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.314    B/u1/count[8]_i_1_n_0
    SLICE_X1Y50          FDCE                                         r  B/u1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.510    14.851    B/u1/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  B/u1/count_reg[8]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.031    15.119    B/u1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 B/u1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.088ns (26.232%)  route 3.060ns (73.768%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.627     5.148    B/u1/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  B/u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  B/u1/count_reg[18]/Q
                         net (fo=2, routed)           0.976     6.543    B/u1/count[18]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.297     6.840 r  B/u1/count[23]_i_7/O
                         net (fo=1, routed)           0.789     7.630    B/u1/count[23]_i_7_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  B/u1/count[23]_i_2/O
                         net (fo=25, routed)          0.446     8.200    B/u1/count[23]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  B/u1/trig_i_2/O
                         net (fo=8, routed)           0.848     9.172    B/u1/next_trig
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  B/u1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.296    B/u1/count[6]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  B/u1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.510    14.851    B/u1/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  B/u1/count_reg[6]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.031    15.119    B/u1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 B/u1/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.088ns (26.244%)  route 3.058ns (73.756%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.627     5.148    B/u1/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  B/u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  B/u1/count_reg[18]/Q
                         net (fo=2, routed)           0.976     6.543    B/u1/count[18]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.297     6.840 r  B/u1/count[23]_i_7/O
                         net (fo=1, routed)           0.789     7.630    B/u1/count[23]_i_7_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  B/u1/count[23]_i_2/O
                         net (fo=25, routed)          0.446     8.200    B/u1/count[23]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  B/u1/trig_i_2/O
                         net (fo=8, routed)           0.846     9.170    B/u1/next_trig
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124     9.294 r  B/u1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.294    B/u1/count[5]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  B/u1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.510    14.851    B/u1/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  B/u1/count_reg[5]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.029    15.117    B/u1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.021ns (28.846%)  route 2.518ns (71.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.557     5.078    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     5.556 f  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.861     6.417    B/clk1/cnt_reg[2]
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.295     6.712 f  B/clk1/cnt[5]_i_4/O
                         net (fo=4, routed)           0.704     7.416    B/clk1/p_2_in
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  B/clk1/cnt[5]_i_2/O
                         net (fo=8, routed)           0.332     7.872    B/clk1/cnt[5]_i_2_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.996 r  B/clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.621     8.617    B/clk1/cnt[5]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    14.519    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.021ns (28.846%)  route 2.518ns (71.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.557     5.078    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     5.556 f  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.861     6.417    B/clk1/cnt_reg[2]
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.295     6.712 f  B/clk1/cnt[5]_i_4/O
                         net (fo=4, routed)           0.704     7.416    B/clk1/p_2_in
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  B/clk1/cnt[5]_i_2/O
                         net (fo=8, routed)           0.332     7.872    B/clk1/cnt[5]_i_2_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.996 r  B/clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.621     8.617    B/clk1/cnt[5]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    14.519    B/clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.021ns (28.846%)  route 2.518ns (71.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.557     5.078    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     5.556 f  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.861     6.417    B/clk1/cnt_reg[2]
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.295     6.712 f  B/clk1/cnt[5]_i_4/O
                         net (fo=4, routed)           0.704     7.416    B/clk1/p_2_in
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  B/clk1/cnt[5]_i_2/O
                         net (fo=8, routed)           0.332     7.872    B/clk1/cnt[5]_i_2_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.996 r  B/clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.621     8.617    B/clk1/cnt[5]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[3]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    14.519    B/clk1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.021ns (28.846%)  route 2.518ns (71.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.557     5.078    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     5.556 f  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.861     6.417    B/clk1/cnt_reg[2]
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.295     6.712 f  B/clk1/cnt[5]_i_4/O
                         net (fo=4, routed)           0.704     7.416    B/clk1/p_2_in
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.540 r  B/clk1/cnt[5]_i_2/O
                         net (fo=8, routed)           0.332     7.872    B/clk1/cnt[5]_i_2_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.996 r  B/clk1/cnt[5]_i_1/O
                         net (fo=4, routed)           0.621     8.617    B/clk1/cnt[5]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    14.519    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 B/u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.042%)  route 0.266ns (53.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.596     1.479    B/u1/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  B/u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.128     1.607 f  B/u1/count_reg[4]/Q
                         net (fo=10, routed)          0.266     1.873    B/u1/count[4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I3_O)        0.099     1.972 r  B/u1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.972    B/u1/count[9]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  B/u1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.992    B/u1/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  B/u1/count_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.092     1.840    B/u1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    B/clk1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.121     1.710    B/clk1/cnt_reg[0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.048     1.758 r  B/clk1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    B/clk1/cnt[2]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.961    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.131     1.591    B/clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    B/clk1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.121     1.710    B/clk1/cnt_reg[0]
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    B/clk1/cnt[1]_i_1_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.961    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.120     1.580    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    B/clk1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.125     1.714    B/clk1/cnt_reg[0]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  B/clk1/cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.759    B/clk1/cnt[5]_i_3_n_0
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.961    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121     1.581    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.516%)  route 0.162ns (46.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    B/clk1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.162     1.750    B/clk1/cnt_reg[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    B/clk1/cnt[4]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.961    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.121     1.584    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.564%)  route 0.182ns (49.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  A/m1/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  A/m1/pwm_0/count_reg[11]/Q
                         net (fo=16, routed)          0.182     1.770    A/m1/pwm_0/count_reg[11]
    SLICE_X14Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X14Y38         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.961    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.120     1.583    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/left_motor_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.396%)  route 0.182ns (46.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  mode_reg[1]/Q
                         net (fo=5, routed)           0.182     1.794    A/Q[1]
    SLICE_X10Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  A/left_motor[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    A/next_left_motor[6]
    SLICE_X10Y56         FDPE                                         r  A/left_motor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.961    A/clk_IBUF_BUFG
    SLICE_X10Y56         FDPE                                         r  A/left_motor_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y56         FDPE (Hold_fdpe_C_D)         0.120     1.583    A/left_motor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=3, routed)           0.116     1.703    A/m1/pwm_0/count_reg[4]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  A/m1/pwm_0/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.748    A/m1/pwm_0/count[4]_i_5__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.818 r  A/m1/pwm_0/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.818    A/m1/pwm_0/count_reg[4]_i_1__0_n_7
    SLICE_X13Y37         FDCE                                         r  A/m1/pwm_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y37         FDCE (Hold_fdce_C_D)         0.105     1.551    A/m1/pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.256%)  route 0.169ns (44.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    B/clk1/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.611 f  B/clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.169     1.780    B/clk1/cnt_reg[5]
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    B/clk1/cnt[0]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.961    B/clk1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.091     1.551    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 B/u1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.232ns (35.358%)  route 0.424ns (64.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.477    B/u1/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  B/u1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  B/u1/count_reg[10]/Q
                         net (fo=4, routed)           0.154     1.773    B/u1/count[10]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  B/u1/count[23]_i_3/O
                         net (fo=17, routed)          0.270     2.087    B/u1/count[23]_i_3_n_0
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.046     2.133 r  B/u1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.133    B/u1/count[4]_i_1_n_0
    SLICE_X3Y49          FDCE                                         r  B/u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     1.994    B/u1/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  B/u1/count_reg[4]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDCE (Hold_fdce_C_D)         0.107     1.857    B/u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y56   A/left_motor_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y53   A/left_motor_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y53   A/left_motor_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y59   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y59   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y60   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   A/m0/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/m1/pwm_0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   A/m1/pwm_0/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   A/m1/pwm_0/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/m1/pwm_0/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/m1/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   A/m1/pwm_0/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   A/m1/pwm_0/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   A/m1/pwm_0/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   A/m1/pwm_0/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   A/m1/pwm_0/count_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56   A/left_motor_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   A/left_motor_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   A/left_motor_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y59   A/m0/pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y59   A/m0/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y60   A/m0/pwm_0/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57   A/m0/pwm_0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57   A/m0/pwm_0/count_reg[3]/C



