2

S 0 _ -> S _ > 0 >
S 1 _ -> S _ > 1 >
S o _ -> or o ^ _ <
S a _ -> and a ^ _ <
S _ _ -> output _ ^ _ < 

output _ 0 -> AC 0 ^ _ ^
output _ 1 -> AC 1 ^ _ ^

or o 0 -> or0 o ^ _ <
or o 1 -> or1 o ^ _ <

or0 o 0 -> S _ > 0 >
or0 o 1 -> S _ > 1 >
or1 o 0 -> S _ > 1 >
or1 o 1 -> S _ > 1 >

and a 0 -> and0 a ^ _ <
and a 1 -> and1 a ^ _ <

and0 a 0 -> S _ > 0 >
and0 a 1 -> S _ > 0 >
and1 a 0 -> S _ > 0 >
and1 a 1 -> S _ > 1 >
