$date
	Tue Aug 26 14:05:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pulse_tb $end
$var wire 1 ! out_pulse $end
$var reg 1 " clk $end
$var reg 1 # in_pulse $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in_pulse $end
$var wire 1 $ rst $end
$var reg 1 ! out_pulse $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#10
0$
#15
1#
#20
0#
#25
1#
#125
