Analysis & Synthesis report for wg
Sat May 22 11:28:14 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom_1:inst5|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated
 14. Parameter Settings for User Entity Instance: rom_1:inst5|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: dds:inst3|adder:a
 16. Parameter Settings for User Entity Instance: dds:inst3|register:r
 17. Parameter Settings for User Entity Instance: mux2to1:inst2
 18. Parameter Settings for Inferred Entity Instance: wgp:inst|lpm_divide:Div0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "dds:inst3|register:r"
 21. Port Connectivity Checks: "dds:inst3|adder:a"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 22 11:28:14 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; wg                                              ;
; Top-level Entity Name              ; wg                                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 252                                             ;
;     Total combinational functions  ; 245                                             ;
;     Dedicated logic registers      ; 105                                             ;
; Total registers                    ; 105                                             ;
; Total pins                         ; 58                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; wg                 ; wg                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../../../../../../altera/13.0sp1/output_files/wgp.v  ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/output_files/wgp.v                                                       ;         ;
; ../../../../../../altera/13.0sp1/output_files/dds.v  ; yes             ; User Verilog HDL File                  ; C:/altera/13.0sp1/output_files/dds.v                                                       ;         ;
; ../../../../../../altera/13.0sp1/output_files/wg.bdf ; yes             ; User Block Diagram/Schematic File      ; C:/altera/13.0sp1/output_files/wg.bdf                                                      ;         ;
; rom_1.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom_1.v                    ;         ;
; mux.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/mux.v                      ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal130.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_s1f1.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/altsyncram_s1f1.tdf     ;         ;
; sine.mif                                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/sine.mif                   ;         ;
; lpm_divide.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_nhm.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/lpm_divide_nhm.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_i4f.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/alt_u_div_i4f.tdf       ;         ;
; db/add_sub_7pc.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/db/add_sub_8pc.tdf         ;         ;
+------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 252       ;
;                                             ;           ;
; Total combinational functions               ; 245       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 68        ;
;     -- 3 input functions                    ; 115       ;
;     -- <=2 input functions                  ; 62        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 148       ;
;     -- arithmetic mode                      ; 97        ;
;                                             ;           ;
; Total registers                             ; 105       ;
;     -- Dedicated logic registers            ; 105       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 58        ;
; Total memory bits                           ; 2048      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 113       ;
; Total fan-out                               ; 1171      ;
; Average fan-out                             ; 2.47      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |wg                                       ; 245 (2)           ; 105 (0)      ; 2048        ; 0            ; 0       ; 0         ; 58   ; 0            ; |wg                                                                                                          ; work         ;
;    |dds:inst3|                            ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|dds:inst3                                                                                                ; work         ;
;       |register:r|                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|dds:inst3|register:r                                                                                     ; work         ;
;    |mux2to1:inst2|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|mux2to1:inst2                                                                                            ; work         ;
;    |rom_1:inst5|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|rom_1:inst5                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|rom_1:inst5|altsyncram:altsyncram_component                                                              ; work         ;
;          |altsyncram_s1f1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|rom_1:inst5|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated                               ; work         ;
;    |wgp:inst|                             ; 227 (158)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|wgp:inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|wgp:inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_nhm:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|wgp:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|wgp:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_i4f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wg|wgp:inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------+
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                      ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------+
; rom_1:inst5|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/sine.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------+-------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |wg|rom_1:inst5 ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/rom_1.v ;
+--------+--------------+---------+--------------+--------------+-----------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Registers Removed During Synthesis                                     ;
+---------------------------------------+--------------------------------+
; Register name                         ; Reason for Removal             ;
+---------------------------------------+--------------------------------+
; wgp:inst|square[1..7]                 ; Merged with wgp:inst|square[0] ;
; Total Number of Removed Registers = 7 ;                                ;
+---------------------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 105   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wg|wgp:inst|smsw[3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wg|wgp:inst|hwr[1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wg|wgp:inst|fwr[2]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |wg|wgp:inst|waveform[0]~reg0 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |wg|wgp:inst|Add4             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for rom_1:inst5|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_1:inst5|altsyncram:altsyncram_component                                       ;
+------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                    ; Type           ;
+------------------------------------+--------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                      ; Untyped        ;
; WIDTH_A                            ; 8                                                                        ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                        ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                      ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                     ; Untyped        ;
; WIDTH_B                            ; 1                                                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                        ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                     ; Untyped        ;
; INIT_FILE                          ; C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/sine.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_s1f1                                                          ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:inst3|adder:a ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:inst3|register:r ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:inst2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wgp:inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                         ;
; LPM_WIDTHD             ; 8              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; rom_1:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "dds:inst3|register:r" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; ld   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "dds:inst3|adder:a"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; cin  ; Input  ; Info     ; Stuck at GND           ;
; cout ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 22 11:28:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wg -c wg
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0sp1/output_files/wgp.v
    Info (12023): Found entity 1: wgp
Info (12021): Found 3 design units, including 3 entities, in source file /altera/13.0sp1/output_files/dds.v
    Info (12023): Found entity 1: dds
    Info (12023): Found entity 2: adder
    Info (12023): Found entity 3: register
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0sp1/output_files/wg.bdf
    Info (12023): Found entity 1: wg
Info (12021): Found 1 design units, including 1 entities, in source file /altera/13.0sp1/output_files/lpm_mux0.v
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 1 design units, including 1 entities, in source file rom_1.v
    Info (12023): Found entity 1: rom_1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux2to1
Info (12127): Elaborating entity "wg" for the top level hierarchy
Info (12128): Elaborating entity "wgp" for hierarchy "wgp:inst"
Warning (10230): Verilog HDL assignment warning at wgp.v(20): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(21): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(41): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(42): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(49): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(76): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(77): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(85): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(86): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wgp.v(95): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "rom_1" for hierarchy "rom_1:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_1:inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_1:inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_1:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1f1.tdf
    Info (12023): Found entity 1: altsyncram_s1f1
Info (12128): Elaborating entity "altsyncram_s1f1" for hierarchy "rom_1:inst5|altsyncram:altsyncram_component|altsyncram_s1f1:auto_generated"
Info (12128): Elaborating entity "dds" for hierarchy "dds:inst3"
Info (12128): Elaborating entity "adder" for hierarchy "dds:inst3|adder:a"
Info (12128): Elaborating entity "register" for hierarchy "dds:inst3|register:r"
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:inst2"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "wgp:inst|Div0"
Info (12130): Elaborated megafunction instantiation "wgp:inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "wgp:inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[7]" to the node "mux2to1:inst2|w[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[6]" to the node "mux2to1:inst2|w[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[5]" to the node "mux2to1:inst2|w[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[4]" to the node "mux2to1:inst2|w[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[3]" to the node "mux2to1:inst2|w[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[2]" to the node "mux2to1:inst2|w[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[1]" to the node "mux2to1:inst2|w[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wgp:inst|waveform[0]" to the node "mux2to1:inst2|w[0]" into an OR gate
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/output_files/wg.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[12]"
    Warning (15610): No output dependent on input pin "sw[11]"
    Warning (15610): No output dependent on input pin "sw[7]"
    Warning (15610): No output dependent on input pin "sw[6]"
    Warning (15610): No output dependent on input pin "sw[5]"
    Warning (15610): No output dependent on input pin "sw[4]"
    Warning (15610): No output dependent on input pin "sw[3]"
    Warning (15610): No output dependent on input pin "sw[2]"
    Warning (15610): No output dependent on input pin "sw[1]"
    Warning (15610): No output dependent on input pin "sw[0]"
Info (21057): Implemented 323 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 257 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4596 megabytes
    Info: Processing ended: Sat May 22 11:28:14 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Wave Generator/output_files/wg.map.smsg.


