$date
	Wed Jun 24 12:56:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 5 ! dot [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ st $end
$scope module ledarray $end
$var wire 1 " clk $end
$var wire 5 % dot [4:0] $end
$var wire 1 # rst $end
$var wire 1 $ st $end
$var reg 5 & cnt [4:0] $end
$var reg 1 ' enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
bx &
bx %
x$
x#
x"
bx !
$end
#2
0'
b0 !
b0 %
b0 &
0$
0"
1#
#3
1"
#4
0"
0#
#5
1'
1"
#6
0"
1$
#7
b11110 !
b11110 %
b1 &
1"
#8
0"
0$
#9
b1 !
b1 %
b10 &
1"
#10
0"
#11
b11110 !
b11110 %
b11 &
1"
#12
0"
#13
b0 !
b0 %
b100 &
1"
#14
0"
#15
b11111 !
b11111 %
b101 &
1"
#16
0"
#17
b10101 !
b10101 %
b110 &
1"
#18
0"
#19
b111 &
1"
#20
0"
#21
b0 !
b0 %
b1000 &
1"
#22
0"
#23
b11111 !
b11111 %
b1001 &
1"
#24
0"
#25
b10100 !
b10100 %
b1010 &
1"
#26
0"
#27
b11011 !
b11011 %
b1011 &
1"
#28
0"
#29
b0 !
b0 %
b1100 &
1"
#30
0"
#31
b11111 !
b11111 %
b1101 &
1"
#32
0"
#33
b0 !
b0 %
b1110 &
1"
#34
0"
#35
b11111 !
b11111 %
b1111 &
1"
#36
0"
#37
b1 !
b1 %
b10000 &
1"
#38
0"
#39
b10001 &
1"
#40
0"
#41
b0 !
b0 %
b10010 &
1"
#42
0"
#43
b11111 !
b11111 %
b10011 &
1"
#44
0"
#45
b10001 !
b10001 %
b10100 &
1"
#46
0"
#47
b11111 !
b11111 %
b10101 &
1"
#48
0"
1$
#49
b0 !
b0 %
b10110 &
1"
#50
0"
0$
#51
b11111 !
b11111 %
b10111 &
1"
#52
0"
#53
b10001 !
b10001 %
b11000 &
1"
#54
0"
#55
b10111 !
b10111 %
b11001 &
1"
#56
0"
#57
b0 !
b0 %
b11010 &
1"
#58
0"
#59
b11101 !
b11101 %
b11011 &
1"
#60
0"
#61
b0 !
b0 %
b11100 &
1"
#62
0"
#63
b11101 !
b11101 %
b11101 &
1"
#64
0"
#65
b0 !
b0 %
b11110 &
1"
#66
0"
#67
b11101 !
b11101 %
b11111 &
1"
#68
0"
#69
0'
b0 !
b0 %
b0 &
1"
#70
0"
#71
1'
1"
#72
0"
#73
b11110 !
b11110 %
b1 &
1"
#74
0"
#75
b1 !
b1 %
b10 &
1"
#76
0"
#77
b11110 !
b11110 %
b11 &
1"
#78
0"
#79
b0 !
b0 %
b100 &
1"
#80
0"
#81
b11111 !
b11111 %
b101 &
1"
#82
0"
#83
b10101 !
b10101 %
b110 &
1"
#84
0"
#85
b111 &
1"
#86
0"
#87
b0 !
b0 %
b1000 &
1"
#88
0"
#89
b11111 !
b11111 %
b1001 &
1"
#90
0"
