

================================================================
== Vitis HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_19_9_5_3_0_config8_mult_s'
================================================================
* Date:           Mon Apr 28 18:40:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  16.849 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       72|       73|  2.160 us|  2.190 us|   72|   72|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       72|       72|         2|          1|          1|    72|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln135 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 4 'br' 'br_ln135' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split.i_ifconv, i1 1, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index21 = phi i7 0, void %entry, i7 %w_index, void %MultLoop.split.i_ifconv, i7 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 6 'phi' 'w_index21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %w8, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"   --->   Operation 17 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25"   --->   Operation 18 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24"   --->   Operation 19 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23"   --->   Operation 20 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22"   --->   Operation 21 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21"   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20"   --->   Operation 23 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19"   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18"   --->   Operation 25 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17"   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16"   --->   Operation 27 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15"   --->   Operation 28 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14"   --->   Operation 29 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13"   --->   Operation 30 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12"   --->   Operation 31 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11"   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10"   --->   Operation 33 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9"   --->   Operation 34 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8"   --->   Operation 35 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7"   --->   Operation 36 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6"   --->   Operation 37 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5"   --->   Operation 38 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4"   --->   Operation 39 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3"   --->   Operation 40 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2"   --->   Operation 41 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1"   --->   Operation 42 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9"   --->   Operation 43 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.61ns)   --->   "%br_ln135 = br void %MultLoop.split.i_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 44 'br' 'br_ln135' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i7 %w_index21" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 45 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outidx_33_addr = getelementptr i1 %outidx_33, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 46 'getelementptr' 'outidx_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.15ns)   --->   "%out_index = load i7 %outidx_33_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 47 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 72> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%w8_addr = getelementptr i17 %w8, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'getelementptr' 'w8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%w8_load = load i7 %w8_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'w8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 72> <ROM>
ST_2 : Operation 50 [1/1] (2.03ns)   --->   "%w_index = add i7 %w_index21, i7 1" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 50 'add' 'w_index' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.03ns)   --->   "%icmp_ln135 = icmp_eq  i7 %w_index21, i7 71" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 51 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 52 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 16.8>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 54 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 55 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 56 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 57 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 58 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 59 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 60 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 61 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 62 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 63 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 64 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 65 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 66 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 67 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 68 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 69 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 70 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 71 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 72 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 73 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 74 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 75 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 76 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 77 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 78 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 79 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 80 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 81 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 82 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 83 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 84 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 85 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 86 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 87 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 88 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_141 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 89 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%in_index22 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split.i_ifconv, i32 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 90 'phi' 'in_index22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%acc20 = phi i19 0, void %entry, i19 %acc_16, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 91 'phi' 'acc20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%acc_718 = phi i19 0, void %entry, i19 %acc_17, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 92 'phi' 'acc_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%acc_816 = phi i19 0, void %entry, i19 %acc_18, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 93 'phi' 'acc_816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%acc_914 = phi i19 0, void %entry, i19 %acc_19, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 94 'phi' 'acc_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%acc_1012 = phi i19 0, void %entry, i19 %acc_20, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 95 'phi' 'acc_1012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%acc_1110 = phi i19 0, void %entry, i19 %acc_21, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit"   --->   Operation 96 'phi' 'acc_1110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split.i_ifconv, void %rewind_init"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288, void %rewind_header"   --->   Operation 98 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289, void %rewind_header"   --->   Operation 99 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290, void %rewind_header"   --->   Operation 100 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291, void %rewind_header"   --->   Operation 101 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292, void %rewind_header"   --->   Operation 102 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293, void %rewind_header"   --->   Operation 103 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294, void %rewind_header"   --->   Operation 104 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295, void %rewind_header"   --->   Operation 105 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296, void %rewind_header"   --->   Operation 106 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297, void %rewind_header"   --->   Operation 107 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298, void %rewind_header"   --->   Operation 108 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299, void %rewind_header"   --->   Operation 109 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300, void %rewind_header"   --->   Operation 110 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301, void %rewind_header"   --->   Operation 111 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302, void %rewind_header"   --->   Operation 112 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303, void %rewind_header"   --->   Operation 113 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304, void %rewind_header"   --->   Operation 114 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305, void %rewind_header"   --->   Operation 115 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306, void %rewind_header"   --->   Operation 116 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307, void %rewind_header"   --->   Operation 117 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308, void %rewind_header"   --->   Operation 118 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309, void %rewind_header"   --->   Operation 119 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310, void %rewind_header"   --->   Operation 120 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311, void %rewind_header"   --->   Operation 121 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312, void %rewind_header"   --->   Operation 122 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313, void %rewind_header"   --->   Operation 123 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132, void %rewind_header"   --->   Operation 124 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133, void %rewind_header"   --->   Operation 125 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134, void %rewind_header"   --->   Operation 126 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135, void %rewind_header"   --->   Operation 127 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136, void %rewind_header"   --->   Operation 128 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137, void %rewind_header"   --->   Operation 129 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138, void %rewind_header"   --->   Operation 130 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139, void %rewind_header"   --->   Operation 131 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140, void %rewind_header"   --->   Operation 132 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_141, void %rewind_header"   --->   Operation 133 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %in_index22" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 134 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_3" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 135 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72" [firmware/nnet_utils/nnet_dense_resource.h:110]   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 137 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_index = load i7 %outidx_33_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 138 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 72> <ROM>
ST_3 : Operation 139 [1/1] (3.03ns)   --->   "%a = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.36i6.i6.i6, i6 0, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121, i6 1, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120, i6 2, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119, i6 3, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118, i6 4, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117, i6 5, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116, i6 6, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115, i6 7, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114, i6 8, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113, i6 9, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112, i6 10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261, i6 11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260, i6 12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259, i6 13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258, i6 14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257, i6 15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256, i6 16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255, i6 17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254, i6 18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253, i6 19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252, i6 20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251, i6 21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250, i6 22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249, i6 23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248, i6 24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247, i6 25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246, i6 26, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245, i6 27, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244, i6 28, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243, i6 29, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242, i6 30, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241, i6 31, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240, i6 32, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239, i6 33, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238, i6 34, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237, i6 35, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236, i6 0, i6 %trunc_ln135" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 139 'sparsemux' 'a' <Predicate = true> <Delay = 3.03> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.03> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w8_load = load i7 %w8_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 140 'load' 'w8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 72> <ROM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%w = trunc i17 %w8_load" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 141 'trunc' 'w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 142 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i6 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 143 'zext' 'zext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i6 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 144 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (3.36ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln73 = mul i12 %sext_ln73, i12 %zext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 145 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (1.36ns)   --->   "%select_ln144 = select i1 %out_index, i19 %acc_718, i19 %acc20" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 146 'select' 'select_ln144' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i19 %select_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 147 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln144_2 = sext i12 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 148 'sext' 'sext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144 = add i20 %sext_ln144, i20 %sext_ln144_2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 149 'add' 'add_ln144' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (2.28ns)   --->   "%icmp_ln144 = icmp_eq  i20 %add_ln144, i20 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 150 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.36ns)   --->   "%select_ln144_5 = select i1 %out_index, i19 0, i19 %acc_718" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 151 'select' 'select_ln144_5' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (1.36ns)   --->   "%select_ln144_6 = select i1 %out_index, i19 %acc20, i19 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 152 'select' 'select_ln144_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (1.36ns)   --->   "%acc_12 = select i1 %icmp_ln144, i19 %select_ln144_5, i19 %acc_718" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 153 'select' 'acc_12' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (1.36ns)   --->   "%acc_11 = select i1 %icmp_ln144, i19 %select_ln144_6, i19 %acc20" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 154 'select' 'acc_11' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i20 %add_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 155 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%w_12 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %w8_load, i32 6, i32 11" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 156 'partselect' 'w_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i6 %w_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 157 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (3.36ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln73_14 = mul i12 %sext_ln73_14, i12 %zext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 158 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (1.36ns)   --->   "%select_ln144_9 = select i1 %out_index, i19 %acc_914, i19 %acc_816" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 159 'select' 'select_ln144_9' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.36ns)   --->   "%acc_17 = select i1 %out_index, i19 %trunc_ln144, i19 %acc_12" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 160 'select' 'acc_17' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.36ns)   --->   "%acc_16 = select i1 %out_index, i19 %acc_11, i19 %trunc_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 161 'select' 'acc_16' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln144_3 = sext i19 %select_ln144_9" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 162 'sext' 'sext_ln144_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_1)   --->   "%sext_ln144_4 = sext i12 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 163 'sext' 'sext_ln144_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144_1 = add i20 %sext_ln144_3, i20 %sext_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 164 'add' 'add_ln144_1' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [1/1] (2.28ns)   --->   "%icmp_ln144_1 = icmp_eq  i20 %add_ln144_1, i20 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 165 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.36ns)   --->   "%select_ln144_12 = select i1 %out_index, i19 0, i19 %acc_914" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 166 'select' 'select_ln144_12' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (1.36ns)   --->   "%select_ln144_13 = select i1 %out_index, i19 %acc_816, i19 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 167 'select' 'select_ln144_13' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.36ns)   --->   "%acc_13 = select i1 %icmp_ln144_1, i19 %select_ln144_12, i19 %acc_914" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 168 'select' 'acc_13' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.36ns)   --->   "%acc = select i1 %icmp_ln144_1, i19 %select_ln144_13, i19 %acc_816" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 169 'select' 'acc' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i20 %add_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 170 'trunc' 'trunc_ln144_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %w8_load, i32 12, i32 16" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 171 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i5 %tmp" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 172 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (3.36ns) (grouped into DSP with root node add_ln144_2)   --->   "%mul_ln73_15 = mul i11 %zext_ln73_11, i11 %sext_ln73_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 173 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [1/1] (1.36ns)   --->   "%select_ln144_14 = select i1 %out_index, i19 %acc_1110, i19 %acc_1012" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 174 'select' 'select_ln144_14' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (1.36ns)   --->   "%acc_19 = select i1 %out_index, i19 %trunc_ln144_1, i19 %acc_13" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 175 'select' 'acc_19' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (1.36ns)   --->   "%acc_18 = select i1 %out_index, i19 %acc, i19 %trunc_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 176 'select' 'acc_18' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln144_5 = sext i19 %select_ln144_14" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 177 'sext' 'sext_ln144_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_2)   --->   "%sext_ln144_6 = sext i11 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 178 'sext' 'sext_ln144_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144_2 = add i20 %sext_ln144_5, i20 %sext_ln144_6" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 179 'add' 'add_ln144_2' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/1] (2.28ns)   --->   "%icmp_ln144_2 = icmp_eq  i20 %add_ln144_2, i20 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 180 'icmp' 'icmp_ln144_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.36ns)   --->   "%select_ln144_17 = select i1 %out_index, i19 0, i19 %acc_1110" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 181 'select' 'select_ln144_17' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.36ns)   --->   "%select_ln144_18 = select i1 %out_index, i19 %acc_1012, i19 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 182 'select' 'select_ln144_18' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (1.36ns)   --->   "%acc_15 = select i1 %icmp_ln144_2, i19 %select_ln144_17, i19 %acc_1110" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 183 'select' 'acc_15' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.36ns)   --->   "%acc_14 = select i1 %icmp_ln144_2, i19 %select_ln144_18, i19 %acc_1012" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 184 'select' 'acc_14' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = trunc i20 %add_ln144_2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 185 'trunc' 'trunc_ln144_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.36ns)   --->   "%acc_21 = select i1 %out_index, i19 %trunc_ln144_2, i19 %acc_15" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 186 'select' 'acc_21' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (1.36ns)   --->   "%acc_20 = select i1 %out_index, i19 %acc_14, i19 %trunc_ln144_2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 187 'select' 'acc_20' <Predicate = true> <Delay = 1.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (2.70ns)   --->   "%in_index_2 = add i32 %in_index22, i32 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 188 'add' 'in_index_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (2.70ns)   --->   "%icmp_ln154 = icmp_sgt  i32 %in_index_2, i32 35" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 189 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.79ns)   --->   "%in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 190 'select' 'in_index' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i114 <undef>, i19 %acc_16" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 191 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i114 %mrv_i, i19 %acc_17" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 192 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i114 %mrv_1_i, i19 %acc_18" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 193 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i114 %mrv_2_i, i19 %acc_19" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 194 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i114 %mrv_3_i, i19 %acc_20" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 195 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i114 %mrv_4_i, i19 %acc_21" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 196 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%return_ln166 = return void @_ssdm_op_Return, i114 %mrv_5_i" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 197 'return' 'return_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('do_init') [41]  (1.610 ns)

 <State 2>: 3.257ns
The critical path consists of the following:
	'phi' operation 7 bit ('w_index') with incoming values : ('w_index', firmware/nnet_utils/nnet_dense_resource.h:135) [79]  (0.000 ns)
	'getelementptr' operation 7 bit ('w8_addr', firmware/nnet_utils/nnet_dense_resource.h:145) [171]  (0.000 ns)
	'load' operation 17 bit ('w8_load', firmware/nnet_utils/nnet_dense_resource.h:145) on array 'w8' [172]  (3.257 ns)

 <State 3>: 16.849ns
The critical path consists of the following:
	'phi' operation 6 bit ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288') with incoming values : ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287') [42]  (0.000 ns)
	multiplexor before 'phi' operation 6 bit ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236') with incoming values : ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287') [127]  (1.610 ns)
	'phi' operation 6 bit ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236') with incoming values : ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287') [127]  (0.000 ns)
	'sparsemux' operation 6 bit ('a', firmware/nnet_utils/nnet_dense_resource.h:135) [170]  (3.035 ns)
	'mul' operation 12 bit of DSP[181] ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [177]  (3.360 ns)
	'add' operation 20 bit of DSP[181] ('add_ln144', firmware/nnet_utils/nnet_dense_resource.h:144) [181]  (3.820 ns)
	'icmp' operation 1 bit ('icmp_ln144', firmware/nnet_utils/nnet_dense_resource.h:144) [182]  (2.285 ns)
	'select' operation 19 bit ('acc', firmware/nnet_utils/nnet_dense_resource.h:144) [186]  (1.369 ns)
	'select' operation 19 bit ('acc_16', firmware/nnet_utils/nnet_dense_resource.h:144) [193]  (1.369 ns)
	'insertvalue' operation 114 bit ('mrv_i', firmware/nnet_utils/nnet_dense_resource.h:166) [227]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
