#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Oct 12 10:09:36 2018
# Process ID: 3339
# Current directory: /home/aragorn/Documents/LiteX/test_1/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/aragorn/Documents/LiteX/test_1/build/gateware/vivado.log
# Journal file: /home/aragorn/Documents/LiteX/test_1/build/gateware/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/aragorn/.Xilinx/Vivado/Vivado_init.tcl'
source top.tcl
# create_project -force -name top -part xc7a35ticsg324-1L
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a35ticsg324-1L
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3345 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1392.160 ; gain = 87.852 ; free physical = 2763 ; free virtual = 8984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:309]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:309]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:310]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:310]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:311]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:311]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:312]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:312]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:314]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:314]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:315]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:315]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:1119]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:859]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:867]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:886]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:898]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:924]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:950]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:976]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:1002]
WARNING: [Synth 8-6014] Unused sequential element basesoc_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:882]
WARNING: [Synth 8-6014] Unused sequential element leds_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:895]
WARNING: [Synth 8-6014] Unused sequential element rgbled0_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:913]
WARNING: [Synth 8-6014] Unused sequential element rgbled0_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:917]
WARNING: [Synth 8-6014] Unused sequential element rgbled0_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:921]
WARNING: [Synth 8-6014] Unused sequential element rgbled1_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:939]
WARNING: [Synth 8-6014] Unused sequential element rgbled1_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:943]
WARNING: [Synth 8-6014] Unused sequential element rgbled1_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:947]
WARNING: [Synth 8-6014] Unused sequential element rgbled2_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:965]
WARNING: [Synth 8-6014] Unused sequential element rgbled2_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:969]
WARNING: [Synth 8-6014] Unused sequential element rgbled2_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:973]
WARNING: [Synth 8-6014] Unused sequential element rgbled3_r_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:991]
WARNING: [Synth 8-6014] Unused sequential element rgbled3_g_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:995]
WARNING: [Synth 8-6014] Unused sequential element rgbled3_b_re_reg was removed.  [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:999]
WARNING: [Synth 8-3936] Found unconnected internal register 'array_muxed0_reg' and it is trimmed from '30' to '29' bits. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:472]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.770 ; gain = 132.461 ; free physical = 2769 ; free virtual = 8993
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.770 ; gain = 132.461 ; free physical = 2771 ; free virtual = 8994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.770 ; gain = 132.461 ; free physical = 2771 ; free virtual = 8994
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
Finished Parsing XDC File [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1764.066 ; gain = 0.000 ; free physical = 2484 ; free virtual = 8744
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1764.066 ; gain = 459.758 ; free physical = 2559 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1764.066 ; gain = 459.758 ; free physical = 2559 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1764.066 ; gain = 459.758 ; free physical = 2560 ; free virtual = 8821
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'uartwishbonebridge_address_reg' and it is trimmed from '32' to '29' bits. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.v:336]
INFO: [Synth 8-5544] ROM "basesoc_interface_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "basesoc_wishbone2csr_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "basesoc_wishbone2csr_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_byte_counter_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1764.066 ; gain = 459.758 ; free physical = 2552 ; free virtual = 8813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface4_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface2_bank_bus_dat_r_reg[8] )
WARNING: [Synth 8-3332] Sequential element (basesoc_interface_adr_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basesoc_interface_adr_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basesoc_interface_adr_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (interface2_bank_bus_dat_r_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1764.066 ; gain = 459.758 ; free physical = 2530 ; free virtual = 8795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | p_0_out    | 64x8          | LUT            | 
|top         | p_0_out    | 64x8          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | mem_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_97/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1764.066 ; gain = 459.758 ; free physical = 2400 ; free virtual = 8672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2382 ; free virtual = 8654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | mem_reg    | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    57|
|3     |LUT1     |    76|
|4     |LUT2     |    17|
|5     |LUT3     |    29|
|6     |LUT4     |   167|
|7     |LUT5     |    70|
|8     |LUT6     |    98|
|9     |RAMB36E1 |     1|
|10    |FDRE     |   532|
|11    |FDSE     |    55|
|12    |IBUF     |    10|
|13    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1130|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.074 ; gain = 482.766 ; free physical = 2379 ; free virtual = 8652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.074 ; gain = 155.469 ; free physical = 2432 ; free virtual = 8705
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1787.082 ; gain = 482.766 ; free physical = 2432 ; free virtual = 8704
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc:89]
Finished Parsing XDC File [/home/aragorn/Documents/LiteX/test_1/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1787.082 ; gain = 494.375 ; free physical = 2434 ; free virtual = 8708
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2125.273 ; gain = 338.191 ; free physical = 2119 ; free virtual = 8411
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2125.273 ; gain = 0.000 ; free physical = 2119 ; free virtual = 8411
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2125.273 ; gain = 0.000 ; free physical = 2119 ; free virtual = 8411
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2177.289 ; gain = 52.016 ; free physical = 2114 ; free virtual = 8406

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee255974

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 104b68944

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fd413e1d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fd413e1d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fd413e1d

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fd413e1d

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407
Ending Logic Optimization Task | Checksum: fd413e1d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2177.289 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8407

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.268 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 191ecf46e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2110 ; free virtual = 8406
Ending Power Optimization Task | Checksum: 191ecf46e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2354.375 ; gain = 177.086 ; free physical = 2115 ; free virtual = 8411
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2112 ; free virtual = 8409
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d33af02e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2112 ; free virtual = 8409
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2112 ; free virtual = 8409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1903fb2ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2110 ; free virtual = 8410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2494ba53e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2107 ; free virtual = 8407

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2494ba53e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2107 ; free virtual = 8407
Phase 1 Placer Initialization | Checksum: 2494ba53e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2107 ; free virtual = 8407

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f04c8d36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2096 ; free virtual = 8398

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f04c8d36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2096 ; free virtual = 8398

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159662661

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1132a3241

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1132a3241

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1af0bccc7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11ea079bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11ea079bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397
Phase 3 Detail Placement | Checksum: 11ea079bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18ffc39bb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18ffc39bb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2094 ; free virtual = 8397
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.243. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a740c3bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2094 ; free virtual = 8397
Phase 4.1 Post Commit Optimization | Checksum: 1a740c3bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2094 ; free virtual = 8397

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a740c3bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a740c3bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1acb12721

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1acb12721

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8397
Ending Placer Task | Checksum: af809033

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8402
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8401
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8401
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2092 ; free virtual = 8394
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 2098 ; free virtual = 8401
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 11f7cdee ConstDB: 0 ShapeSum: 9d88c245 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1145c97a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1989 ; free virtual = 8293
Post Restoration Checksum: NetGraph: 2ef13c9b NumContArr: e56b5b0d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1145c97a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1989 ; free virtual = 8292

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1145c97a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1974 ; free virtual = 8277

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1145c97a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1974 ; free virtual = 8277
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2098c4a16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.236  | TNS=0.000  | WHS=-0.359 | THS=-20.420|

Phase 2 Router Initialization | Checksum: 170c7f3bf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1963 ; free virtual = 8267

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a8a599a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1966 ; free virtual = 8270

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.243  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8246553c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273
Phase 4 Rip-up And Reroute | Checksum: 8246553c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1049c3b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.323  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1049c3b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1049c3b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273
Phase 5 Delay and Skew Optimization | Checksum: 1049c3b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16588df08

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.323  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e950e249

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273
Phase 6 Post Hold Fix | Checksum: e950e249

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.228175 %
  Global Horizontal Routing Utilization  = 0.256507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10789ebff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10789ebff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8272

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f96fb1ea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8272

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.323  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f96fb1ea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8272
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1985 ; free virtual = 8289

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1985 ; free virtual = 8289
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 1981 ; free virtual = 8287
INFO: [Common 17-1381] The checkpoint '/home/aragorn/Documents/LiteX/test_1/build/gateware/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/aragorn/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aragorn/Documents/LiteX/test_1/build/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/aragorn/Documents/LiteX/test_1/build/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Oct 12 10:12:10 2018. For additional details about this file, please refer to the WebTalk help file at /home/aragorn/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2606.004 ; gain = 251.629 ; free physical = 1931 ; free virtual = 8243
# quit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 12 10:12:10 2018...
