{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731384024555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731384024555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 11:00:24 2024 " "Processing started: Tue Nov 12 11:00:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731384024555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731384024555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Par3_2 -c Par3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Par3_2 -c Par3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731384024555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731384025170 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "LEDR Par3_2.v(5) " "Verilog HDL Module Declaration error at Par3_2.v(5): port \"LEDR\" is declared more than once" {  } { { "Par3_2.v" "" { Text "D:/Quartus/Par3_2/Par3_2.v" 5 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1731384025260 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Par3_2 Par3_2.v(1) " "Ignored design unit \"Par3_2\" at Par3_2.v(1) due to previous errors" {  } { { "Par3_2.v" "" { Text "D:/Quartus/Par3_2/Par3_2.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1731384025260 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "full_adder Par3_2.v(24) " "Ignored design unit \"full_adder\" at Par3_2.v(24) due to previous errors" {  } { { "Par3_2.v" "" { Text "D:/Quartus/Par3_2/Par3_2.v" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1731384025260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par3_2.v 0 0 " "Found 0 design units, including 0 entities, in source file par3_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731384025260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731384025360 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 11:00:25 2024 " "Processing ended: Tue Nov 12 11:00:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731384025360 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731384025360 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731384025360 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731384025360 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731384025990 ""}
