---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVISelLowering.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="RISCV.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscv-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVCallingConv.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/CallingConvLower.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/callingconvlower-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/SelectionDAG.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondag-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetLowering.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h"
  isLocal="true" />
<IncludesListItem
  filePath="optional"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="RISCVGenSearchableTables.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/riscvisd">llvm::RISCVISD</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/riscvvintrinsicstable">llvm::RISCVVIntrinsicsTable</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/riscvtargetlowering">RISCVTargetLowering</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo">RISCVVIntrinsicInfo</a></>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9c00103376818567afe90dfdd200b0ab">GET&#95;RISCVVIntrinsicsTable&#95;DECL</a></>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Defines

### GET&#95;RISCVVIntrinsicsTable&#95;DECL {#a9c00103376818567afe90dfdd200b0ab}

<MemberDefinition
  prototype={<>#define GET&#95;RISCVVIntrinsicsTable&#95;DECL</>}>

Definition at line <a href="#l01101">1101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- RISCVISelLowering.h - RISC-V DAG Lowering Interface -----&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file defines the interfaces that RISC-V uses to lower LLVM code into a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">// selection DAG.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef LLVM&#95;LIB&#95;TARGET&#95;RISCV&#95;RISCVISELLOWERING&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define LLVM&#95;LIB&#95;TARGET&#95;RISCV&#95;RISCVISELLOWERING&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscv-h">RISCV.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h">RISCVCallingConv.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/callingconvlower-h">llvm/CodeGen/CallingConvLower.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondag-h">llvm/CodeGen/SelectionDAG.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetlowering-h">llvm/CodeGen/TargetLowering.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;optional&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a>;</Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a>;</Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/riscvregisterinfo">RISCVRegisterInfo</a>;</Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="/docs/api/namespaces/llvm/riscvisd"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/riscvisd">RISCVISD</a> &#123;</Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="comment">// clang-format off</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882">NodeType</a> : </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">FIRST&#95;NUMBER</a> = <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN&#95;OP&#95;END</a>,</Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2529f5444ca0d8f4b5dc020e9b62d7fc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2529f5444ca0d8f4b5dc020e9b62d7fc">RET&#95;GLUE</a>,</Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adf8d1801795610f18042dc7eeb5caf3e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adf8d1801795610f18042dc7eeb5caf3e">SRET&#95;GLUE</a>,</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ade4f27577199039c9f0fd984d9e6414a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ade4f27577199039c9f0fd984d9e6414a">MRET&#95;GLUE</a>,</Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">CALL</a>,</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">TAIL</a>,</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="comment">  /// Select with condition operator - This selects between a true value and</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="comment">  /// a false value (ops #3 and #4) based on the boolean result of comparing</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="comment">  /// the lhs and rhs (ops #0 and #1) of a conditional expression with the</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="comment">  /// condition code in op #2, a XLenVT constant from the ISD::CondCode enum.</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="comment">  /// The lhs and rhs are XLenVT integers. The true and false values can be</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="comment">  /// integer or floating point.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">SELECT&#95;CC</a>,</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5cc9db8f9ff5ca0d9b57d6d66006772c">BR&#95;CC</a>,</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="comment">  /// Turn a pair of &#96;i&lt;xlen&gt;&#96;s into an even-odd register pair (&#96;untyped&#96;).</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="comment">  /// - Output: &#96;untyped&#96; even-odd register pair</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="comment">  /// - Input 0: &#96;i&lt;xlen&gt;&#96; low-order bits, for even register.</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="comment">  /// - Input 1: &#96;i&lt;xlen&gt;&#96; high-order bits, for odd register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7ad8eae84b0d5313d06e6662a823dd1e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7ad8eae84b0d5313d06e6662a823dd1e">BuildGPRPair</a>,</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="comment">  /// Turn an even-odd register pair (&#96;untyped&#96;) into a pair of &#96;i&lt;xlen&gt;&#96;s.</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="comment">  /// - Output 0: &#96;i&lt;xlen&gt;&#96; low-order bits, from even register.</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="comment">  /// - Output 1: &#96;i&lt;xlen&gt;&#96; high-order bits, from odd register.</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="comment">  /// - Input: &#96;untyped&#96; even-odd register pair</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa4911c97824c2f6defbba3953ebbc370"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa4911c97824c2f6defbba3953ebbc370">SplitGPRPair</a>,</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="comment">  /// Turns a pair of &#96;i32&#96;s into an &#96;f64&#96;. Needed for rv32d/ilp32.</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="comment">  /// - Output: &#96;f64&#96;.</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="comment">  /// - Input 0: low-order bits (31-0) (as &#96;i32&#96;), for even register.</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="comment">  /// - Input 1: high-order bits (63-32) (as &#96;i32&#96;), for odd register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">BuildPairF64</a>,</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="comment">  /// Turns a &#96;f64&#96; into a pair of &#96;i32&#96;s. Needed for rv32d/ilp32.</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="comment">  /// - Output 0: low-order bits (31-0) (as &#96;i32&#96;), from even register.</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="comment">  /// - Output 1: high-order bits (63-32) (as &#96;i32&#96;), from odd register.</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="comment">  /// - Input 0: &#96;f64&#96;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">SplitF64</a>,</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Add the Lo 12 bits from an address. Selected to ADDI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af67faecb539beaa37dfcfff1252c9c60"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af67faecb539beaa37dfcfff1252c9c60">ADD&#95;LO</a>,</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Get the Hi 20 bits from an address. Selected to LUI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a43d3181277d594b2aea1fd3faa40fde2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a43d3181277d594b2aea1fd3faa40fde2">HI</a>,</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Represents an AUIPC+ADDI pair. Selected to PseudoLLA.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7c3c645c0e4f4f74bec3e2135c5e809f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7c3c645c0e4f4f74bec3e2135c5e809f">LLA</a>,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Selected as PseudoAddTPRel. Used to emit a TP-relative relocation.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aac83f390569ec0d6b56520217a880bb2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aac83f390569ec0d6b56520217a880bb2">ADD&#95;TPREL</a>,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Multiply high for signedxunsigned.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adacfe7d36e22a0f417640d725c995b2c">MULHSU</a>,</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Represents (ADD (SHL a, b), c) with the arguments appearing in the order</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// a, b, c.  &#39;b&#39; must be a constant.  Maps to sh1add/sh2add/sh3add with zba</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// or addsl with XTheadBa.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af38d0cbab638b2d3cc6c5303fc3a4911"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af38d0cbab638b2d3cc6c5303fc3a4911">SHL&#95;ADD</a>,</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RV64I shifts, directly matching the semantics of the named RISC-V</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">SLLW</a>,</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">SRAW</a>,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">SRLW</a>,</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// 32-bit operations from RV64M that can&#39;t be simply matched with a pattern</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// at instruction selection time. These have undefined behavior for division</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// by 0 or overflow (divw) like their target independent counterparts.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">DIVW</a>,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">DIVUW</a>,</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">REMUW</a>,</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RV64IB rotates, directly matching the semantics of the named RISC-V</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">ROLW</a>,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">RORW</a>,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RV64IZbb bit counting instructions directly matching the semantics of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// named RISC-V instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a58cde65efe901151c99aec10d2171178">CLZW</a>,</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a25f265364fd27551b74630b7c3e0cac4">CTZW</a>,</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RV64IZbb absolute value for i32. Expanded to (max (negw X), X) during isel.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae04d54146b7e6a06195765ffcc12e8d5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae04d54146b7e6a06195765ffcc12e8d5">ABSW</a>,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FPR&lt;-&gt;GPR transfer operations when the FPR is smaller than XLEN, needed as</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// XLEN is the only legal integer width.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FMV&#95;H&#95;X matches the semantics of the FMV.H.X.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FMV&#95;X&#95;ANYEXTH is similar to FMV.X.H but has an any-extended result.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FMV&#95;X&#95;SIGNEXTH is similar to FMV.X.H and has a sign-extended result.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FMV&#95;W&#95;X&#95;RV64 matches the semantics of the FMV.W.X.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FMV&#95;X&#95;ANYEXTW&#95;RV64 is similar to FMV.X.W but has an any-extended result.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This is a more convenient semantic for producing dagcombines that remove</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// unnecessary GPR-&gt;FPR-&gt;GPR moves.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">FMV&#95;H&#95;X</a>,</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">FMV&#95;X&#95;ANYEXTH</a>,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a40ce5d50efbdb297bda9d5d8aa54223e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a40ce5d50efbdb297bda9d5d8aa54223e">FMV&#95;X&#95;SIGNEXTH</a>,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">FMV&#95;W&#95;X&#95;RV64</a>,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">FMV&#95;X&#95;ANYEXTW&#95;RV64</a>,</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FP to XLen int conversions. Corresponds to fcvt.l(u).s/d/h on RV64 and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fcvt.w(u).s/d/h on RV32. Unlike FP&#95;TO&#95;S/UINT these saturate out of</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// range inputs. These are used for FP&#95;TO&#95;S/UINT&#95;SAT lowering. Rounding mode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// is passed as a TargetConstant operand using the RISCVFPRndMode enum.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9c219dbc3c9d6eb8b1630c28f6d30c78">FCVT&#95;X</a>,</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae70f900772f7bd50faea37b91e7e1d1f">FCVT&#95;XU</a>,</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FP to 32 bit int conversions for RV64. These are used to keep track of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// result being sign extended to 64 bit. These saturate out of range inputs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Used for FP&#95;TO&#95;S/UINT and FP&#95;TO&#95;S/UINT&#95;SAT lowering. Rounding mode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// is passed as a TargetConstant operand using the RISCVFPRndMode enum.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a618d5a6664a810012dc4e5a6d15b5f02">FCVT&#95;W&#95;RV64</a>,</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a682e0436a68e57848468fe29957a9be5">FCVT&#95;WU&#95;RV64</a>,</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Rounds an FP value to its corresponding integer in the same FP format.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// First operand is the value to round, the second operand is the largest</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// integer that can be represented exactly in the FP format. This will be</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// expanded into multiple instructions and basic blocks with a custom</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// inserter.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a259fee2ccb7dbe4736f8f4252935d0af"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a259fee2ccb7dbe4736f8f4252935d0af">FROUND</a>,</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a30649dc7c99629664ee5b4eb89706611"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a30649dc7c99629664ee5b4eb89706611">FCLASS</a>,</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1110bcde4a3f6b8b8a181d63842ec459"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1110bcde4a3f6b8b8a181d63842ec459">FSGNJX</a>,</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Floating point fmax and fmin matching the RISC-V instruction semantics.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a924130a3118790579f30ba8c88aa632d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a924130a3118790579f30ba8c88aa632d">FMAX</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad26deca50107433732555a23c766a5b1">FMIN</a>,</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Zfa fli instruction for constant materialization.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab0845eda3b49e50a0d7361e62d3b9e3a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab0845eda3b49e50a0d7361e62d3b9e3a">FLI</a>,</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// A read of the 64-bit counter CSR on a 32-bit target (returns (Lo, Hi)).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// It takes a chain operand and another two target constant operands (the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// CSR numbers of the low and high parts of the counter).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa61da52271cc3239abed1ae63deb2717"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa61da52271cc3239abed1ae63deb2717">READ&#95;COUNTER&#95;WIDE</a>,</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// brev8, orc.b, zip, and unzip from Zbb and Zbkb. All operands are i32 or</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// XLenVT.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae879738808efc95e3ae4a57057c44d37"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae879738808efc95e3ae4a57057c44d37">BREV8</a>,</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3dfbc04f302b45dfe7b140ffcf619671"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3dfbc04f302b45dfe7b140ffcf619671">ORC&#95;B</a>,</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab9d1f1a6e11c8790522300657503b379"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab9d1f1a6e11c8790522300657503b379">ZIP</a>,</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aae521306654f6ff44aa4da50c5daaa9b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aae521306654f6ff44aa4da50c5daaa9b">UNZIP</a>,</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Scalar cryptography</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2f7f266cf7627e07d5c8af529f51a9a7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2f7f266cf7627e07d5c8af529f51a9a7">CLMUL</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adf445963e7cd3a4bb502e7d774a606ed">CLMULH</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a42da6c25f288165d75c0972bf78efa70">CLMULR</a>,</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0cf91b8c8ceb92515aad65401c8ee8a6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0cf91b8c8ceb92515aad65401c8ee8a6">SHA256SIG0</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7f905fd292cd485eeca6bbb305ff7d9c">SHA256SIG1</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3dac1968f12781ef3373cf639d388e78">SHA256SUM0</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a46c236f86bdc0f65501afe596804ae54">SHA256SUM1</a>,</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a220f4a545d878426ee6256c488f5741c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa3fe6991449df0c3f5104fb7ce0537f4">SM4KS</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a220f4a545d878426ee6256c488f5741c">SM4ED</a>,</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad701b8c5e4f4923efc0c3803530da2cc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad701b8c5e4f4923efc0c3803530da2cc">SM3P0</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a87ff277048d6c899dfb5ac088978f423">SM3P1</a>,</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// May-Be-Operations</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a528464a7694cd1c8fa8548af17d90895"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a528464a7694cd1c8fa8548af17d90895">MOPR</a>, <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa9818e42a91f52cebd32c4c719433ff5">MOPRR</a>,</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector Extension</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aae20a47c8e61b216d681f61b996c1ff6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aae20a47c8e61b216d681f61b996c1ff6">FIRST&#95;VL&#95;VECTOR&#95;OP</a>,</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VMV&#95;V&#95;V&#95;VL matches the semantics of vmv.v.v but includes an extra operand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for the VL value to be used for the operation. The first operand is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passthru operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a91e391136a9fe4639b763f8154e69e54"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a91e391136a9fe4639b763f8154e69e54">VMV&#95;V&#95;V&#95;VL</a> = <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aae20a47c8e61b216d681f61b996c1ff6">FIRST&#95;VL&#95;VECTOR&#95;OP</a>,</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VMV&#95;V&#95;X&#95;VL matches the semantics of vmv.v.x but includes an extra operand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for the VL value to be used for the operation. The first operand is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passthru operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a127afe58529ef366a343a51786dcc3d4">VMV&#95;V&#95;X&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VFMV&#95;V&#95;F&#95;VL matches the semantics of vfmv.v.f but includes an extra operand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for the VL value to be used for the operation. The first operand is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passthru operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3d046b0b663cacd2116c6d35498ab5ab">VFMV&#95;V&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VMV&#95;X&#95;S matches the semantics of vmv.x.s. The result is always XLenVT sign</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// extended from the vector element size.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">VMV&#95;X&#95;S</a>,</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VMV&#95;S&#95;X&#95;VL matches the semantics of vmv.s.x. It carries a VL operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a55a5f5a5eb10f4ca81928a4cee11ab52">VMV&#95;S&#95;X&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VFMV&#95;S&#95;F&#95;VL matches the semantics of vfmv.s.f. It carries a VL operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a41320aaa5a0fc5f6704fba144635bcab">VFMV&#95;S&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Splats an 64-bit value that has been split into two i32 parts. This is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// expanded late to two scalar stores and a stride 0 vector load.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The first operand is passthru operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa282e2548f435b7fdd280b478a3623aa">SPLAT&#95;VECTOR&#95;SPLIT&#95;I64&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Truncates a RVV integer vector by one power-of-two. Carries both an extra</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// mask and VL operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa6e01bc76a36f1f8564b7dc17c32982e">TRUNCATE&#95;VECTOR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Truncates a RVV integer vector by one power-of-two. If the value doesn&#39;t</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fit in the destination type, the result is saturated. These correspond to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// vnclip and vnclipu with a shift of 0 Carries both an extra mask and VL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aacd29c3ee3f3a2e00901869754a15d78"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aacd29c3ee3f3a2e00901869754a15d78">TRUNCATE&#95;VECTOR&#95;VL&#95;SSAT</a>,</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3c7e17c2d66bd54551745d4082ca1625"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3c7e17c2d66bd54551745d4082ca1625">TRUNCATE&#95;VECTOR&#95;VL&#95;USAT</a>,</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Matches the semantics of vslideup/vslidedown. The first operand is the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// pass-thru operand, the second is the source vector, the third is the XLenVT</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// index (either constant or non-constant), the fourth is the mask, the fifth</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// is the VL and the sixth is the policy.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afc69d14b3c97070a6831ed1424153c86">VSLIDEUP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5429b143bb1eec9ca397b7cf0479da00">VSLIDEDOWN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Matches the semantics of vslide1up/slide1down. The first operand is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passthru operand, the second is source vector, third is the XLenVT scalar</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// value. The fourth and fifth operands are the mask and VL operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9272a9ead579ffbef3acd1f4a0cd76bd">VSLIDE1UP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a23d14818f81aad300df2209e8d17c916">VSLIDE1DOWN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Matches the semantics of vfslide1up/vfslide1down. The first operand is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passthru operand, the second is source vector, third is a scalar value</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// whose type matches the element type of the vectors.  The fourth and fifth</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operands are the mask and VL operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3b2d53f124a8796f923c69122f65ec73"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3b2d53f124a8796f923c69122f65ec73">VFSLIDE1UP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa57643751b4ddd4c60fedd850a3aa02d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa57643751b4ddd4c60fedd850a3aa02d">VFSLIDE1DOWN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Matches the semantics of the vid.v instruction, with a mask and VL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5d253c7c526ad05ab1dcf364cbf4c356">VID&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Matches the semantics of the vfcnvt.rod function (Convert double-width</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// float to single-width float, rounding towards odd). Takes a double-width</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// float vector and produces a single-width float vector. Also has a mask and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// VL operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8f22643b59196471e2849acbcc77b37e">VFNCVT&#95;ROD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// These nodes match the semantics of the corresponding RVV vector reduction</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instructions. They produce a vector result which is the reduction</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// performed over the second vector operand plus the first element of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// third vector operand. The first operand is the pass-thru operand. The</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// second operand is an unconstrained vector type, and the result, first, and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// third operand&#39;s types are expected to be the corresponding full-width</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// LMUL=1 type for the second operand:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   nxv8i8 = vecreduce&#95;add nxv8i8, nxv32i8, nxv8i8</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   nxv2i32 = vecreduce&#95;add nxv2i32, nxv8i32, nxv2i32</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The different in types does introduce extra vsetvli instructions but</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// similarly it reduces the number of registers consumed per reduction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Also has a mask and VL operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a441ca94d724759ea0f7d27d9c08591e4">VECREDUCE&#95;ADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35042d77bc98d6ba1c7224cc9c56d759">VECREDUCE&#95;UMAX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8670593a003c11a12c4dc798b31132a2">VECREDUCE&#95;SMAX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acfda1a08113e614b22fb444986ce2d3c">VECREDUCE&#95;UMIN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae3df439c9fa3393e4feba13020175f75">VECREDUCE&#95;SMIN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8cf76a89cf1f863ec39c015a17a97b02">VECREDUCE&#95;AND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a47051b3dc27dbce86fc32966af6267bb">VECREDUCE&#95;OR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35dc23cb33ec6981a9dfbbb1ca1e1e41">VECREDUCE&#95;XOR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a75f87d98f8adfcddcde925073ed1cc66">VECREDUCE&#95;FADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aec9c11cf75a9e7379178081bab60e9e5">VECREDUCE&#95;SEQ&#95;FADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae497597f831b4bb0d6a48f7834e24388">VECREDUCE&#95;FMIN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a894c5950a1681e73722df7871782efd8">VECREDUCE&#95;FMAX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector binary ops with a passthru as a third operand, a mask as a fourth</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand, and VL as a fifth operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae31415e16e999fc747eb81e9e48689b1">ADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa1159bbaea3e76d1fd178826d4fc12e0">AND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a386e45450adba2e23952cd9b61c99387">MUL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3cbea9649efa1b34834872124369b436">OR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a336c02c0a2b62a6862423c72dd688d1d">SDIV&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7e7efe8f44a6631a42aaaf19a3448d9b">SHL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6c31efe51a4db6beab7e7bafd6fbb2ea">SREM&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a87eb4ef5f6fea6a2a78ba058a92d6410">SRA&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acb304e1d1c5d70db020bc6d4dfbb36d4">SRL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acd377aef875f2401f5ba537a2259b3eb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acd377aef875f2401f5ba537a2259b3eb">ROTL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8fd0be9a8b97a2dca833f55b9c68c8d2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8fd0be9a8b97a2dca833f55b9c68c8d2">ROTR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a14a2c20051cd4652b3ab86b25e931525">SUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a976461cd91b865eb2716eb1b4ee0bd9c">UDIV&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a540ff35c7091fe06878851bbb296bb82">UREM&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a642410fd45189dbfd73b93471e4528fd">XOR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2c237a8c9afee374d7da7a1ae3bdf1fe">SMIN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a604cf9109eda78ed8c83add2976fa35a">SMAX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab46ccc6a148613f625b04ae6e35919a1">UMIN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6cf70ce015074642428d3b36b0bead34">UMAX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5291ec2a5e4906a5aef1b967ea5d4c94"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5291ec2a5e4906a5aef1b967ea5d4c94">BITREVERSE&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a944613972c8c09d62ad18a14b3931fab"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a944613972c8c09d62ad18a14b3931fab">BSWAP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35567006326e74ccfb6481646ee89ee0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a35567006326e74ccfb6481646ee89ee0">CTLZ&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1b6af3fc67ca169c6827a6793b07369e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1b6af3fc67ca169c6827a6793b07369e">CTTZ&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a56830d09c23604057e1dc34cbc2e0706"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a56830d09c23604057e1dc34cbc2e0706">CTPOP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a917a636bfbd1979ddf8d2e81d6975fae">SADDSAT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a176af8b0a32c4ec90011ff207febbd37">UADDSAT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad4a2793ab24001ee82e19cfae16e10f8">SSUBSAT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8ff3f2a374de7f1e9df808bc305cbbb6">USUBSAT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Averaging adds of signed integers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4d9f06eefe16e0834833e097dc9a0be4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4d9f06eefe16e0834833e097dc9a0be4">AVGFLOORS&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Averaging adds of unsigned integers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0127fc79fefa79df94dcfeceaa544f65"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0127fc79fefa79df94dcfeceaa544f65">AVGFLOORU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Rounding averaging adds of signed integers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae9ad8d59d50128393eaf4bf622da9ab9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae9ad8d59d50128393eaf4bf622da9ab9">AVGCEILS&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Rounding averaging adds of unsigned integers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a631f02d80a350696e4c402c1aa3d80cf"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a631f02d80a350696e4c402c1aa3d80cf">AVGCEILU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3b092583f7170b6c506bb695be3bc34e">MULHS&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a188dd2752a6d584e2d2716323e8bacf9">MULHU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acca75875c0af2b5d293e0d1cfd2075e7">FADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab47e9a22d871e8c10e5be7c837d2c698">FSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2214f5316d8e125ed7d4d20b1cefb182">FMUL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6c7c3622a8c960d2a961314ab441263f">FDIV&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae4a609f2eecdef457c0d0823914cabbc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae4a609f2eecdef457c0d0823914cabbc">VFMIN&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a932304d00de7c59f61544ed3d0db8468"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a932304d00de7c59f61544ed3d0db8468">VFMAX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector unary ops with a mask as a second operand and VL as a third operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af48abd23c08d240016f2290f7087b908">FNEG&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a15c239045d4fc576598d5f4a81b1d3f5">FABS&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7fd2772591ea4a1156d20f8631c61040">FSQRT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a17f96b71838caa6f2bdcb6b29630f777"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a17f96b71838caa6f2bdcb6b29630f777">FCLASS&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad1671325d433d94577daabeb1b0f8495">FCOPYSIGN&#95;VL</a>, </Highlight><Highlight kind="comment">// Has a passthru operand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae16ea5235735d1dc0164d6efb8ae6c1f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae16ea5235735d1dc0164d6efb8ae6c1f">VFCVT&#95;RTZ&#95;X&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab495b71cbb4592854336ac1cf850c5a2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab495b71cbb4592854336ac1cf850c5a2">VFCVT&#95;RTZ&#95;XU&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ada40025e4ce5f83662473adea6186540"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ada40025e4ce5f83662473adea6186540">VFROUND&#95;NOEXCEPT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a95c7f0037054da1e9e12837c72f3db9c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a95c7f0037054da1e9e12837c72f3db9c">VFCVT&#95;RM&#95;X&#95;F&#95;VL</a>,  </Highlight><Highlight kind="comment">// Has a rounding mode operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a863f32fbb2ac2aedf1d5984a73d67b87"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a863f32fbb2ac2aedf1d5984a73d67b87">VFCVT&#95;RM&#95;XU&#95;F&#95;VL</a>, </Highlight><Highlight kind="comment">// Has a rounding mode operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a58fb9f0403605b8a4c19666c8b31c11e">SINT&#95;TO&#95;FP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4d014c137fd643784e543210e6f2d8fa">UINT&#95;TO&#95;FP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0afdeee32fa4f25bbdaec735366ce6dd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0afdeee32fa4f25bbdaec735366ce6dd">VFCVT&#95;RM&#95;F&#95;X&#95;VL</a>,  </Highlight><Highlight kind="comment">// Has a rounding mode operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab67e816d2601aa62413e004fb0cfd9b0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab67e816d2601aa62413e004fb0cfd9b0">VFCVT&#95;RM&#95;F&#95;XU&#95;VL</a>, </Highlight><Highlight kind="comment">// Has a rounding mode operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aff3e72e0413ca96506f3f864fb9ea60e">FP&#95;ROUND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2d9e7f8f372064f120c7102fbc7fdbed">FP&#95;EXTEND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector FMA ops with a mask as a fourth operand and VL as a fifth operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5157c18d075bbbc3b6ce91de07edcc7f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5157c18d075bbbc3b6ce91de07edcc7f">VFMADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae73310d12703d3bc8aa5ec0ba9b87d6c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae73310d12703d3bc8aa5ec0ba9b87d6c">VFNMADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac0ebb4a665039e56d0ae06e6cc83ca9e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac0ebb4a665039e56d0ae06e6cc83ca9e">VFMSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882abc29e48c549a16883a67a05fc0754f40"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882abc29e48c549a16883a67a05fc0754f40">VFNMSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector widening FMA ops with a mask as a fourth operand and VL as a fifth</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad2c9653aae605a17bc689418fa22ee57"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad2c9653aae605a17bc689418fa22ee57">VFWMADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af6c5203fba9bad8b65e2392faee102b1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af6c5203fba9bad8b65e2392faee102b1">VFWNMADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a912c2473049956164b2789fb9186932d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a912c2473049956164b2789fb9186932d">VFWMSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a85f255c876e7fbea9e885bd2cd22a8a5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a85f255c876e7fbea9e885bd2cd22a8a5">VFWNMSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Widening instructions with a passthru value a third operand, a mask as a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fourth operand, and VL as a fifth operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a74afd07429ec343a7cbe1b58790a0d41">VWMUL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0e872ddbd914219b650c1c5856e195e9">VWMULU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84f25091f4381de64087f9bf5906113e">VWMULSU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a62edacb6d4d52e4d3206ecffbecd7db3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a62edacb6d4d52e4d3206ecffbecd7db3">VWADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a15f31bbcbb2d8da15abfc71db97eb870">VWADDU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a852d0a6914208c69c08937b87f1564be"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a852d0a6914208c69c08937b87f1564be">VWSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a440b50009035fc04b55074c1417ef2f7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a440b50009035fc04b55074c1417ef2f7">VWSUBU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a50f274b26dbe5d22c120a51113541af6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a50f274b26dbe5d22c120a51113541af6">VWADD&#95;W&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad4d7b0fd6ff5d187cd6af51af7f44f0e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad4d7b0fd6ff5d187cd6af51af7f44f0e">VWADDU&#95;W&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a147a1fead91935ddd20bff698a5f7e06"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a147a1fead91935ddd20bff698a5f7e06">VWSUB&#95;W&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6bd80026dd613fdb2f48b7234da832ce"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6bd80026dd613fdb2f48b7234da832ce">VWSUBU&#95;W&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2a577eae33a27da1292c6faf1b9573f7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2a577eae33a27da1292c6faf1b9573f7">VWSLL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84337401b270768506507b7753d102a7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84337401b270768506507b7753d102a7">VFWMUL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac59f2ed64c2111f79237a4f1ed969988"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac59f2ed64c2111f79237a4f1ed969988">VFWADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adfdbbbc6eaecf2917ed49a7aeeb5a2a0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adfdbbbc6eaecf2917ed49a7aeeb5a2a0">VFWSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afbb33522f428f63e33c30ea89d6d2864"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afbb33522f428f63e33c30ea89d6d2864">VFWADD&#95;W&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6ede6deabb2a6174ec742114d79041dd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6ede6deabb2a6174ec742114d79041dd">VFWSUB&#95;W&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Widening ternary operations with a mask as the fourth operand and VL as the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fifth operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84b91f80289999fb97308a69d84bff8c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84b91f80289999fb97308a69d84bff8c">VWMACC&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7b7ddafe2f46cbb5c65923d829d797d8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7b7ddafe2f46cbb5c65923d829d797d8">VWMACCU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9f23e70c88a48eefa33e982ce731db02"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9f23e70c88a48eefa33e982ce731db02">VWMACCSU&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector compare producing a mask. Fourth operand is input mask. Fifth</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand is VL.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aada01fda854fba264355f84b392b568d">SETCC&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// General vmerge node with mask, true, false, passthru, and vl operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Tail agnostic vselect can be implemented by setting passthru to undef.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4a0d217afa7276f9e19fbb2853e7104a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4a0d217afa7276f9e19fbb2853e7104a">VMERGE&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Mask binary operators.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2d7255638787e8e9aba637ccf9971bf8">VMAND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5fb6a9312a657fb5b468f61a7935474e">VMOR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a75e266b0693a3cc38e1a300670347fb8">VMXOR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Set mask vector to all zeros or ones.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad9543f3eeda270a62a4fa25e6e51c14f">VMCLR&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a149158b42231b59d066b9119b641181c">VMSET&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Matches the semantics of vrgather.vx and vrgather.vv with extra operands</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for passthru and VL. Operands are (src, index, mask, passthru, vl).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a52484b15ed0610388801f7ec5a183d33">VRGATHER&#95;VX&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad1a6f9d5ee3c4a7c9f77c36bb31ecd64">VRGATHER&#95;VV&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad3c885e1e6f1dd83c08812a37f229885">VRGATHEREI16&#95;VV&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Vector sign/zero extend with additional mask &amp; VL operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a2be5d0001da98e7c524aa9d212419f7d">VSEXT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aab563d8b09e3a65dbc2bd73051b074cc">VZEXT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//  vcpop.m with additional mask and VL operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a975f1dac2018009d4686ca8b947cafe6">VCPOP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//  vfirst.m with additional mask and VL operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00">VFIRST&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8f3850eb72c4366e4025c06c2803e7f2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a8f3850eb72c4366e4025c06c2803e7f2">LAST&#95;VL&#95;VECTOR&#95;OP</a> = <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a84bb4458abdbc1f5e9d6cbf05c89ad00">VFIRST&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Read VLENB CSR</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">READ&#95;VLENB</a>,</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Reads value of CSR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The first operand is a chain pointer. The second specifies address of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// required CSR. Two results are produced, the read value and the new chain</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// pointer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a9d1bab1c823ae9beb1a89513afa51881">READ&#95;CSR</a>,</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Write value to CSR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The first operand is a chain pointer, the second specifies address of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// required CSR and the third is the value to write. The result is the new</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// chain pointer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a10194f64fbe96efea7e35edefc80ae35">WRITE&#95;CSR</a>,</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Read and write value of CSR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The first operand is a chain pointer, the second specifies address of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// required CSR and the third is the value to write. Two results are produced,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the value read before the modification and the new chain pointer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6b2d4974f33790481c59243261704e13">SWAP&#95;CSR</a>,</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Branchless select operations, matching the semantics of the instructions</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// defined in Zicond or XVentanaCondOps.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1c72836a8698f8704b0a0b9f772270c8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1c72836a8698f8704b0a0b9f772270c8">CZERO&#95;EQZ</a>, </Highlight><Highlight kind="comment">// vt.maskc for XVentanaCondOps.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7bbf41f44bd9e7ce4b83c1da5cc462dc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7bbf41f44bd9e7ce4b83c1da5cc462dc">CZERO&#95;NEZ</a>, </Highlight><Highlight kind="comment">// vt.maskcn for XVentanaCondOps.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Software guarded BRIND node. Operand 0 is the chain operand and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// operand 1 is the target address.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a02a8cc680cd04ccb646bec5795b1ddf0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a02a8cc680cd04ccb646bec5795b1ddf0">SW&#95;GUARDED&#95;BRIND</a>,</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Software guarded calls for large code model</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adf38852959a17b6fb21c1db0200dc784"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adf38852959a17b6fb21c1db0200dc784">SW&#95;GUARDED&#95;CALL</a>,</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afe316e0a0c6560db7a877f7037bd0cdb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afe316e0a0c6560db7a877f7037bd0cdb">SW&#95;GUARDED&#95;TAIL</a>,</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a82081fd5653b7a3ca3cae061275451a7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a82081fd5653b7a3ca3cae061275451a7">SF&#95;VC&#95;XV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae5bb9b79d69fb374e13d9ed078a9d933"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae5bb9b79d69fb374e13d9ed078a9d933">SF&#95;VC&#95;IV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac171456dadbee27b62f1da1241cb354c"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac171456dadbee27b62f1da1241cb354c">SF&#95;VC&#95;VV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a984d7e9f7626bf314b345289ab0e28ef"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a984d7e9f7626bf314b345289ab0e28ef">SF&#95;VC&#95;FV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad0e3c1790664113739b8bc4bf17002c7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad0e3c1790664113739b8bc4bf17002c7">SF&#95;VC&#95;XVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af6fd84506a33cd1ed3bd610c735a1afe"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af6fd84506a33cd1ed3bd610c735a1afe">SF&#95;VC&#95;IVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6cac61499af050759fc941c05ad6d896"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6cac61499af050759fc941c05ad6d896">SF&#95;VC&#95;VVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae89fc49b4df6460a43d96e9e96477c02"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae89fc49b4df6460a43d96e9e96477c02">SF&#95;VC&#95;FVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aad602cb62d8774c7636ac8771b7b14a0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aad602cb62d8774c7636ac8771b7b14a0">SF&#95;VC&#95;XVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acc275ce1b9b3804742e8b605cd4d91a3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acc275ce1b9b3804742e8b605cd4d91a3">SF&#95;VC&#95;IVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac80185a537f46c048d59c02b6d923a2a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac80185a537f46c048d59c02b6d923a2a">SF&#95;VC&#95;VVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a667e598828637b8bc0b4786bb502ee1b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a667e598828637b8bc0b4786bb502ee1b">SF&#95;VC&#95;FVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0766beab1973676fc5a02b6ac265d71f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0766beab1973676fc5a02b6ac265d71f">SF&#95;VC&#95;V&#95;X&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6c5c5ebe8b1de6c2e0e3e7feb9e9e97f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6c5c5ebe8b1de6c2e0e3e7feb9e9e97f">SF&#95;VC&#95;V&#95;I&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adc3732dacaa9ad355f1a659d8e036153"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882adc3732dacaa9ad355f1a659d8e036153">SF&#95;VC&#95;V&#95;XV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac6d0d511fe2e96a30b20f62fd9aaf574"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac6d0d511fe2e96a30b20f62fd9aaf574">SF&#95;VC&#95;V&#95;IV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a686fbe41e0ff111d2006de5b4da61d74"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a686fbe41e0ff111d2006de5b4da61d74">SF&#95;VC&#95;V&#95;VV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a013dabc07571767bbca41a7c68dcc366"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a013dabc07571767bbca41a7c68dcc366">SF&#95;VC&#95;V&#95;FV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5e249b4dfa9a6053a0a98f4f844546c1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a5e249b4dfa9a6053a0a98f4f844546c1">SF&#95;VC&#95;V&#95;XVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a796c6e5a201e0d22a1f79b122de11fd7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a796c6e5a201e0d22a1f79b122de11fd7">SF&#95;VC&#95;V&#95;IVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa9dde2278fcdcba29118f8a24ba65431"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aa9dde2278fcdcba29118f8a24ba65431">SF&#95;VC&#95;V&#95;VVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a49aba62f2403865f6c3bf81f0ed2c45e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a49aba62f2403865f6c3bf81f0ed2c45e">SF&#95;VC&#95;V&#95;FVV&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4eb34fcfe8cd358513f0be14464bd8d4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4eb34fcfe8cd358513f0be14464bd8d4">SF&#95;VC&#95;V&#95;XVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7ad26fcb135c80b741acc2a903abac3d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7ad26fcb135c80b741acc2a903abac3d">SF&#95;VC&#95;V&#95;IVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0b679a7d2953400e38663b3e8ed2dcaa"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a0b679a7d2953400e38663b3e8ed2dcaa">SF&#95;VC&#95;V&#95;VVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a670a27102d6c614679b0e9a662354929"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a670a27102d6c614679b0e9a662354929">SF&#95;VC&#95;V&#95;FVW&#95;SE</a>,</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// To avoid stack clash, allocation is performed by block and each block is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// probed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae3ba21c21eca281abe240f8992bbc6a7"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae3ba21c21eca281abe240f8992bbc6a7">PROBED&#95;ALLOCA</a>,</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RISC-V vector tuple type version of INSERT&#95;SUBVECTOR/EXTRACT&#95;SUBVECTOR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae47a7836f9d335899c477da04c5e56f4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ae47a7836f9d335899c477da04c5e56f4">TUPLE&#95;INSERT</a>,</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af5cd9f36ca49bedc10a803bc45e3c42b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af5cd9f36ca49bedc10a803bc45e3c42b">TUPLE&#95;EXTRACT</a>,</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FP to 32 bit int conversions for RV64. These are used to keep track of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// result being sign extended to 64 bit. These saturate out of range inputs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4c047106e0923c97ce6f348c462d3d49"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4c047106e0923c97ce6f348c462d3d49">FIRST&#95;STRICTFP&#95;OPCODE</a>,</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a6e411d624fa28f7dcdc9884c9b20b465">STRICT&#95;FCVT&#95;W&#95;RV64</a> = <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a4c047106e0923c97ce6f348c462d3d49">FIRST&#95;STRICTFP&#95;OPCODE</a>,</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aedc6bc94076e9478c15b9c3fc28be5bb">STRICT&#95;FCVT&#95;WU&#95;RV64</a>,</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aacf8d0773be7b46f42ba08b44af89f1e"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aacf8d0773be7b46f42ba08b44af89f1e">STRICT&#95;FADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab10d7f9c7e81d83d5467407120fdcc5a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab10d7f9c7e81d83d5467407120fdcc5a">STRICT&#95;FSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a143fa1ca81c01c10da60ce7cfdcee227"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a143fa1ca81c01c10da60ce7cfdcee227">STRICT&#95;FMUL&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab2a53564d2673992ac7af60ab6326c82"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab2a53564d2673992ac7af60ab6326c82">STRICT&#95;FDIV&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aba089749217172b72a07bd93b6a44b67"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aba089749217172b72a07bd93b6a44b67">STRICT&#95;FSQRT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7f6e002556f47535b062912c56017212"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7f6e002556f47535b062912c56017212">STRICT&#95;VFMADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a942ef3fbd0a191505515f351d8b502c2"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a942ef3fbd0a191505515f351d8b502c2">STRICT&#95;VFNMADD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad5465478150b075e4ce9a8ef7b5b5c4b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ad5465478150b075e4ce9a8ef7b5b5c4b">STRICT&#95;VFMSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1b4516fb9000b97962044b7e81bc870a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1b4516fb9000b97962044b7e81bc870a">STRICT&#95;VFNMSUB&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ace2fb30d24301fbcd86b2c3e9e89fc59"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ace2fb30d24301fbcd86b2c3e9e89fc59">STRICT&#95;FP&#95;ROUND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acddd0428f49d36a10f3a36d4502592b4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882acddd0428f49d36a10f3a36d4502592b4">STRICT&#95;FP&#95;EXTEND&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af67e5f1e2eac5e393cdf56e9ef8d09f3"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882af67e5f1e2eac5e393cdf56e9ef8d09f3">STRICT&#95;VFNCVT&#95;ROD&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1bae0ea1635c9e42c8465d0d5e5482c5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1bae0ea1635c9e42c8465d0d5e5482c5">STRICT&#95;SINT&#95;TO&#95;FP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1b4dc1016ec8e6945d393d7a3a77daa0"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a1b4dc1016ec8e6945d393d7a3a77daa0">STRICT&#95;UINT&#95;TO&#95;FP&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab8d83393c652616433f10b70427d9273"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab8d83393c652616433f10b70427d9273">STRICT&#95;VFCVT&#95;RM&#95;X&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab06a01766879e7c59fa73d92adcb3958"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ab06a01766879e7c59fa73d92adcb3958">STRICT&#95;VFCVT&#95;RTZ&#95;X&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a23d0fa3f5ccf8ab69a3c3f38aee3a867"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a23d0fa3f5ccf8ab69a3c3f38aee3a867">STRICT&#95;VFCVT&#95;RTZ&#95;XU&#95;F&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a23dbc2c81ecb298c636087d1d5ae337b"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a23dbc2c81ecb298c636087d1d5ae337b">STRICT&#95;FSETCC&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7de8aea51eea015c08bda4ef6e7bfddb"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a7de8aea51eea015c08bda4ef6e7bfddb">STRICT&#95;FSETCCS&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a907dd0f017d32ccf666c2f5cf2228192"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a907dd0f017d32ccf666c2f5cf2228192">STRICT&#95;VFROUND&#95;NOEXCEPT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882abf4cdbf80af2b303061c05e9548b65b6"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882abf4cdbf80af2b303061c05e9548b65b6">LAST&#95;STRICTFP&#95;OPCODE</a> = <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a907dd0f017d32ccf666c2f5cf2228192">STRICT&#95;VFROUND&#95;NOEXCEPT&#95;VL</a>,</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac6665067ee013667604399cdab66d75d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac6665067ee013667604399cdab66d75d">FIRST&#95;MEMORY&#95;OPCODE</a>,</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aaa5f3e150f765abe4450dc8121773223"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882aaa5f3e150f765abe4450dc8121773223">TH&#95;LWD</a> = <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac6665067ee013667604399cdab66d75d">FIRST&#95;MEMORY&#95;OPCODE</a>,</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a87faba7d8e18b3361978fded5a3061fd"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a87faba7d8e18b3361978fded5a3061fd">TH&#95;LWUD</a>,</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afb54f472974e391978cd9f935bc61918"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882afb54f472974e391978cd9f935bc61918">TH&#95;LDD</a>,</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a40b78a990ae7613fb7d3e2be92be39b1"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a40b78a990ae7613fb7d3e2be92be39b1">TH&#95;SWD</a>,</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac33b323edf385572e71666a04670b170"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac33b323edf385572e71666a04670b170">TH&#95;SDD</a>,</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505" lineLink="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3574507b9d304ae6afcd6f109db53921"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882a3574507b9d304ae6afcd6f109db53921">LAST&#95;MEMORY&#95;OPCODE</a> = <a href="/docs/api/namespaces/llvm/riscvisd/#ab68e2d65ea9915ffaac8334a3b8bf882ac33b323edf385572e71666a04670b170">TH&#95;SDD</a>,</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal"></Highlight><Highlight kind="comment">// clang-format on</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// namespace RISCVISD</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510" lineLink="/docs/api/classes/llvm/riscvtargetlowering"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/riscvtargetlowering/#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a> : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetlowering/#aaa96f111a59a7a2e7f9c689b344543df">TargetLowering</a> &#123;</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;Subtarget;</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">explicit</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp;TM,</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;STI);</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a29fa87ca4961b20ec1794f1cc8b06aed"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a29fa87ca4961b20ec1794f1cc8b06aed">getSubtarget</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Subtarget; &#125;</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#abc0c3e45d7d6be3fd7f5038a7e9e16de">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/cseinfo-cpp/#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">                          </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/intrinsic">Intrinsic</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a493000ba3c662fc283ecccf2392e4393">isLegalAddressingMode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/msp430/lib/target/msp430/disassembler/msp430disassembler-cpp/#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty,</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">                             </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AS,</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">                             <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aad4bf0b3b5f450239eea7bb4beb78ec2">isLegalICmpImmediate</a>(int64&#95;t Imm) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a329119aee0ed5977b813164639d4fc41">isLegalAddImmediate</a>(int64&#95;t Imm) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;SrcTy, <a href="/docs/api/classes/llvm/type">Type</a> &#42;DstTy) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/structs/llvm/evt">EVT</a> DstVT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#afb9e6641ac13027414901a6dbbd08a17">isZExtFree</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#af26aa4e5f1a77ea3525ca75f6ec63a1a">isSExtCheaperThanZExt</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/structs/llvm/evt">EVT</a> DstVT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a822fcc93f796cf246c48b13ef6ff05cd">signExtendConstant</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/constantint">ConstantInt</a> &#42;CI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aaad2e8b2b9c16838696193a75d382ad8">isCheapToSpeculateCttz</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a5651ed3477e83d182a727ea924886060">isCheapToSpeculateCtlz</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aeb0825b5f56c1effcfad1203cb8d4bbe">isMaskAndCmp0FoldingBeneficial</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp;AndI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a49d50ba3cb52f8e5e6d34c6cec90a3e5">hasAndNotCompare</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#a262774d3e5186511427e5b2414a85f7f">Y</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a5413adb412fb1e326f7fa96833208fed">hasBitTest</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#a262774d3e5186511427e5b2414a85f7f">Y</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a84d5236411a5c6ab40108323d17b062d">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42;XC, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#a262774d3e5186511427e5b2414a85f7f">Y</a>,</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> OldShiftOpcode, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NewShiftOpcode,</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a49dc5e9232eafe3ae3dab7b6f43f4711">shouldScalarizeBinop</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> VecOp) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a2daa725b4358bfce1eb11ed1af0bcd69">isOffsetFoldingLegal</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;GA) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ac30b30f02593b9a583a7aabb074c2084">getLegalZfaFPImm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp;Imm, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a575fde9315284d194030bd1f0052d126">isFPImmLegal</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp;Imm, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">                    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ForCodeSize) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a7a0b3bbcd8728609a52e420775a7f7cf">isExtractSubvectorCheap</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> ResVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT,</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">                               </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Index) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ad0f72d43380dc7896c344a32bb9b4953">isIntDivCheap</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT, AttributeList Attr) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a301b8a0795699f142ce98bf05385c69b">preferScalarizeSplat</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a992c628616bc08a3d4608db389389cf4"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a992c628616bc08a3d4608db389389cf4">softPromoteHalfType</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="comment">  /// Return the register type for a given MVT, ensuring vectors are treated</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="comment">  /// as a series of gpr sized integers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mvt">MVT</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a420f82fa738c4fbca7c71c3946afe67b">getRegisterTypeForCallingConv</a>(<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">                                    <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="comment">  /// Return the number of registers for a given MVT, for inline assembly</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#ae1f56f3028eab186af481991653bbda5">getNumRegisters</a>(<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">                  std::optional&lt;MVT&gt; RegisterVT = std::nullopt) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="comment">  /// Return the number of registers for a given MVT, ensuring vectors are</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="comment">  /// treated as a series of gpr sized integers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ac96fc89e235bc26ba99ec0a89e240b54">getNumRegistersForCallingConv</a>(<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context,</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">                                         <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">                                         <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#abcf3623dded69db1fdfd911591d97136">getVectorTypeBreakdownForCallingConv</a>(<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context,</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">                                                <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">                                                <a href="/docs/api/structs/llvm/evt">EVT</a> &amp;IntermediateVT,</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">                                                </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &amp;NumIntermediates,</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">                                                <a href="/docs/api/classes/llvm/mvt">MVT</a> &amp;RegisterVT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1652477e0e5b2968e8d160f87031cdf5">shouldFoldSelectWithIdentityConstant</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> BinOpcode,</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">                                            <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="comment">  /// Return true if the given shuffle mask can be codegen&#39;d directly, or if it</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="comment">  /// should be stack expanded.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">isShuffleMaskLegal</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;int&gt;</a> M, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#ae48d974556a4a4ac56f2ce1f5ba11586"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ae48d974556a4a4ac56f2ce1f5ba11586">isMultiStoresCheaperThanBitsMerge</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> LTy, <a href="/docs/api/structs/llvm/evt">EVT</a> HTy)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If the pair to store is a mixture of float and int values, we will</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// save two bitwise instructions and one float-to-int instruction and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// increase one store instruction. There is potentially a more</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// significant benefit because it avoids the float-&gt;int domain switch</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// for input value. So It is more likely a win.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((LTy.isFloatingPoint() &amp;&amp; HTy.<a href="/docs/api/structs/llvm/evt/#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) ||</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">        (LTy.isInteger() &amp;&amp; HTy.<a href="/docs/api/structs/llvm/evt/#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()))</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If the pair only contains int values, we will save two bitwise</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// instructions and increase one store instruction (costing one more</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// store buffer). Since the benefit is more blurred we leave such a pair</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// out until we get testcase to prove it is a win.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a3e4bbf6aa948f914b0b53969d9cf092c">shouldExpandBuildVectorWithShuffles</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">                                      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> DefinedValues) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a5577e59801b2de97a243a46e0f6ca84a">shouldExpandCttzElements</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="comment">  /// Return the cost of LMUL for linear operations.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a601135659272829d63f02580f4559995">getLMULCost</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a0532a51d1f5c9771a4130dd03673f950">getVRGatherVVCost</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a3891b69ef7bf5521c2a3e4ce2dd3ee91">getVRGatherVICost</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a8f2cb8a6aac26627ffb5366079efa483">getVSlideVXCost</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a681281aedb764d94778d0ec755f61d23">getVSlideVICost</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Provide custom lowering hooks for some operations.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a93d553082403c1d952f2e3c7d9d41926">LowerOperation</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#abb4ac2d585a18a9b8db4ac7ffa41fc06">ReplaceNodeResults</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a href="/docs/api/files/lib/lib/analysis/aliasanalysis-cpp/#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal">                          <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a2d89f95e0a2a13c2a42e9ef5805e6e11">PerformDAGCombine</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a39ed92e826ef5d0893f72b26fab78aa3">targetShrinkDemandedConstant</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;<a href="/docs/api/classes/llvm/demandedbits">DemandedBits</a>,</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;DemandedElts,</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">                                    TargetLoweringOpt &amp;TLO) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a2debf575de4ff2120c93986cd0b46f20">computeKnownBitsForTargetNode</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">                                     <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp;Known,</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;DemandedElts,</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">                                     </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a761aff074638e887486d1f4e268af59b">ComputeNumSignBitsForTargetNode</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;DemandedElts,</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ad04d835131d2859ce803f7f5a33e5c04">canCreateUndefOrPoisonForTargetNode</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;DemandedElts,</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/analysis/valuetracking-cpp/#a4346f62e0e1ee37b8c7877df168057f5aaa2fad9a8387f8d5f005f3e308ae676f">PoisonOnly</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ConsiderFlags,</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a283338e41cb41bbe6a59285c019a0415">getTargetConstantFromLoad</a>(<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42;LD) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This method returns the name of a target specific DAG node.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a3074f2bd0509ebc050667fbec6c4471b">getTargetNodeName</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a7becb4a8f1bb1743ca498e2268342a50">getTargetMMOFlags</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a7becb4a8f1bb1743ca498e2268342a50">getTargetMMOFlags</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &amp;<a href="/docs/api/classes/node">Node</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a53feeeeea5a1e5fb4314974c8b9592c0">areTwoSDNodeTargetMMOFlagsMergeable</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &amp;NodeX,</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &amp;NodeY) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">  ConstraintType <a href="/docs/api/classes/llvm/riscvtargetlowering/#aca527d26f925265f5d193625eeb7bf0c">getConstraintType</a>(<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a12fc0d82abf1a7842d4295464c88a4e8">getInlineAsmMemConstraint</a>(<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">  std::pair&lt;unsigned, const TargetRegisterClass &#42;&gt;</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a7ade77bdee8e8fe0f6694d0ef8fda0ad">getRegForInlineAsmConstraint</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">                               <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ac77a28c2acd753d94ba0342ebccb58a7">LowerAsmOperandForConstraint</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint,</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">                                    std::vector&lt;SDValue&gt; &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/demangle/itaniumdemangle-h/#a926d7ce2143863b7a2afda0fca4d2b65">Ops</a>,</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">                                    <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1a47bf5e934d1f1a3b4b0d9e4495e586">EmitInstrWithCustomInserter</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;BB) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aa9b79124bd53c05103a4c771b1b6a510">AdjustInstrPostInstrSelection</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal">                                     <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/classes/node">Node</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/evt">EVT</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a6cf51cce9a6839a2849aeadcc0312d31">getSetCCResultType</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context,</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">                         <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#ae7560b5087dcaf5c6d418f5c96282e4c"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ae7560b5087dcaf5c6d418f5c96282e4c">shouldFormOverflowOp</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">                            </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> MathUsed)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (VT == MVT::i8 || VT == MVT::i16)</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetloweringbase/#a1b6f74fbe8b15567434fa5d20a540c5c">TargetLowering::shouldFormOverflowOp</a>(Opcode, VT, MathUsed);</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a0debd23d542315a6c56a1f0c72cda86c"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a0debd23d542315a6c56a1f0c72cda86c">storeOfVectorConstantIsCheap</a>(</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsZero, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumElem,</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">                                    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AddrSpace)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If we can replace 4 or more scalar stores, there will be a reduction</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// in instructions even after we add a vector constant load.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> NumElem &gt;= 4;</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#aa268221b0c532cecb1b9675c614edac1"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aa268221b0c532cecb1b9675c614edac1">convertSetCCLogicToBitwiseLogic</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VT.<a href="/docs/api/structs/llvm/evt/#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a5d405c34f429a4a2743342880ba9166f"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a5d405c34f429a4a2743342880ba9166f">convertSelectOfConstantsToMath</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a7567a37e7689d3f5b2cce9441597b37a">isCtpopFast</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aa52d9b3ab1251da87a0b0e64d66d7889">getCustomCtpopCost</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a193847098793cdbab306803186676899">Cond</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a20e57dceae0b5f09ede312425f9e88a8"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a20e57dceae0b5f09ede312425f9e88a8">preferZeroCompareBranch</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Note that one specific case requires fence insertion for an</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// AtomicCmpXchgInst but is handled via the RISCVZacasABIFix pass rather</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// than this hook due to limitations in the interface here.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#afe4675f094e8bd55e0a95bb70aaa70b4">shouldInsertFencesForAtomic</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a1ae1ac7546aa1a294490648d657826ae">emitLeadingFence</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;Inst,</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal">                                <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#ac90f092910bb2bb7001ce031243e44a5">emitTrailingFence</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;Inst,</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">                                 <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a9ae8be871dd199c4ba70bd599afb181b">isFMAFasterThanFMulAndFAdd</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">                                  <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a1d590593e9eadfde5ec29a7754a64350"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1d590593e9eadfde5ec29a7754a64350">getExtendForAtomicOps</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN&#95;EXTEND</a>;</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ab06ce48386a5bcf4a1d94a922197e588">getExtendForAtomicCmpSwapArg</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a8400b6de80b208779f0ec1f1e83ddb95">shouldTransformSignedTruncationCheck</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> XVT,</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal">                                            </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> KeptBits) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/targetloweringbase/#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">TargetLowering::ShiftLegalizationStrategy</a></Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a2d4b243bcdfea88060ffa51fa30683fb"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a2d4b243bcdfea88060ffa51fa30683fb">preferredShiftLegalizationStrategy</a>(<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">                                     </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ExpansionFactor)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (DAG.<a href="/docs/api/classes/llvm/selectiondag/#ac64ec73b0617befef1fb2eae78d12b5f">getMachineFunction</a>().<a href="/docs/api/classes/llvm/machinefunction/#a977ddce262de45c645be23d951066351">getFunction</a>().<a href="/docs/api/classes/llvm/function/#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetloweringbase/#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">ShiftLegalizationStrategy::LowerToLibcall</a>;</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetloweringbase/#aa88eb4ddf2a7c4d5d5482c9fc0b9090a">TargetLowering::preferredShiftLegalizationStrategy</a>(DAG, <a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">                                                              ExpansionFactor);</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a52376a753c8ddea8a93cc03bdecc4fcd">isDesirableToCommuteWithShift</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>,</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal">                                     <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="comment">  /// If a physical register, this returns the register that receives the</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="comment">  /// exception address on entry to an EH pad.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a></Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a795d1a319e392883fc3a85c106126080">getExceptionPointerRegister</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;PersonalityFn) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="comment">  /// If a physical register, this returns the register that receives the</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="comment">  /// exception typeid on entry to a landing pad.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a></Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#aa24f483953cd0a16ecf41803d5094519">getExceptionSelectorRegister</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;PersonalityFn) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a3290fe689aeeee1bcd394003549f2388">shouldExtendTypeInLibCall</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> <a href="/docs/api/classes/llvm/type">Type</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a3546d02197f4a17974785d82a1e0ca62">shouldSignExtendTypeInLibCall</a>(<a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsSigned) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="comment">  /// Returns the register with the specified architectural or ABI name. This</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="comment">  /// method is necessary to lower the llvm.read&#95;register.&#42; and</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="comment">  /// llvm.write&#95;register.&#42; intrinsics. Allocatable registers must be reserved</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="comment">  /// with the clang -ffixed-xX flag for access to be allowed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a8c03ac21b9348135d67887e1246f2845">getRegisterByName</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/ve/lvlgen-cpp/#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a href="/docs/api/classes/llvm/llt">LLT</a> VT,</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Lower incoming arguments, copy physregs into vregs</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#abae2fc34bf7e289e53e0abf82feea144">LowerFormalArguments</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv,</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">                               </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsVarArg,</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">                               <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a47d09a5d5cd5e9a20ebb40a166823399">CanLowerReturn</a>(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal">                      </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsVarArg,</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">                      <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/type">Type</a> &#42;RetTy) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a141bf09f97adbbe9f512fb1141f37090">LowerReturn</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsVarArg,</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal">                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">                      <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#af635bdefb1b223548ffe30e04acd5487">LowerCall</a>(<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">TargetLowering::CallLoweringInfo</a> &amp;CLI,</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">                    <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a3974afc532c6dfeea9fac363c7c0993a">shouldConvertConstantLoadToIntImm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;Imm,</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">                                         <a href="/docs/api/classes/llvm/type">Type</a> &#42;Ty) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a97b1a7342d551c7997c4c2f4f0d44d6d">isUsedByReturnOnly</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;Chain) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a1792df67b13d6b67b17fd957b8f6ac03">mayBeEmittedAsTailCall</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;CI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#acb0cc8e408b22de32fd6ce17ea481052"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#acb0cc8e408b22de32fd6ce17ea481052">shouldConsiderGEPOffsetSplit</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a4608dc92a33ef6d74921a28eaa20140d">decomposeMulByConstant</a>(<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT,</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a67dbc70a08c8d7078e23f0a57a9ffbbe">isMulAddWithConstProfitable</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> AddNode,</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ConstNode) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a7a07b54d60a81306d5f8c4f12fe8d0cb">shouldExpandAtomicRMWInIR</a>(<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42;AI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a241b3032c605e4faafb173c3adf15105">emitMaskedAtomicRMWIntrinsic</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder, <a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42;AI,</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal">                                      <a href="/docs/api/classes/llvm/value">Value</a> &#42;AlignedAddr, <a href="/docs/api/classes/llvm/value">Value</a> &#42;Incr,</Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">                                      <a href="/docs/api/classes/llvm/value">Value</a> &#42;Mask, <a href="/docs/api/classes/llvm/value">Value</a> &#42;ShiftAmt,</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal">                                      <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a9f599da93ccc12e05a0126cfdc57b885">shouldExpandAtomicCmpXchgInIR</a>(<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42;CI) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a56ca709f7f49818ffef3f5103a13a5a5">emitMaskedAtomicCmpXchgIntrinsic</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;Builder,</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="normal">                                          <a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42;CI,</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">                                          <a href="/docs/api/classes/llvm/value">Value</a> &#42;AlignedAddr, <a href="/docs/api/classes/llvm/value">Value</a> &#42;CmpVal,</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal">                                          <a href="/docs/api/classes/llvm/value">Value</a> &#42;NewVal, <a href="/docs/api/classes/llvm/value">Value</a> &#42;Mask,</Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">                                          <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="comment">  /// Returns true if the target allows unaligned memory accesses of the</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="comment">  /// specified type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a25d4d29a2e8f87e039add92fe76ef88c">allowsMisalignedMemoryAccesses</a>(</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/evt">EVT</a> VT, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AddrSpace = 0, <a href="/docs/api/structs/llvm/align">Align</a> Alignment = <a href="/docs/api/structs/llvm/align">Align</a>(1),</Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cabc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/evt">EVT</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a24d0c79fc6f4ac2aca2deb4d48d0605c">getOptimalMemOpType</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal">                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> AttributeList &amp;FuncAttributes) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ac8adfd3d099db48171fe93c1111663e0">splitValueIntoRegisterParts</a>(</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42;Parts,</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, std::optional&lt;CallingConv::ID&gt; <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#aea8c2b718c1dd866d61c29081c1eb44f">joinRegisterPartsIntoValue</a>(</Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42;Parts,</Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal">      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, <a href="/docs/api/structs/llvm/evt">EVT</a> ValueVT,</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">      std::optional&lt;CallingConv::ID&gt; <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Return the value of VLMax for the given vector type (i.e. SEW and LMUL)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a80510f03ae73e05cc5b932c0a4415fb8">computeVLMax</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VecVT, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvii/#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ac27709ca33b27034fb25d6fb83cb5fb1">getLMUL</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT);</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a54c86dae4e6241448405b7986685565b"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a54c86dae4e6241448405b7986685565b">computeVLMAX</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> VectorBits, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> EltSize,</Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="normal">                                      </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MinSize) &#123;</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Original equation:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//   VLMAX = (VectorBits / EltSize) &#42; LMUL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//   where LMUL = MinSize / RISCV::RVVBitsPerBlock</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The following equations have been reordered to prevent loss of precision</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// when calculating fractional LMUL.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> ((VectorBits / EltSize) &#42; MinSize) / <a href="/docs/api/namespaces/llvm/riscv/#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Return inclusive (low, high) bounds on the value of VLMAX for the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// given scalable container type given known bounds on VLEN.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> std::pair&lt;unsigned, unsigned&gt;</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a002897456acb2af7a1e3cbb5f7a3b245">computeVLMAXBounds</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> ContainerVT, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;Subtarget);</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a969970caf142445c61662ad087a95c08">getRegClassIDForLMUL</a>(<a href="/docs/api/namespaces/llvm/riscvii/#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> LMul);</Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a098a8c811988d099304cefe6b99485f3">getSubregIndexByMVT</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Index);</Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a78d9c499deb0a2aadbf8e7ed5e717a8e">getRegClassIDForVecVT</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT);</Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> std::pair&lt;unsigned, unsigned&gt;</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/riscvtargetlowering/#a01ee44fd979fc25e2afe3d23a2079494">decomposeSubvectorInsertExtractToSubRegs</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VecVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> SubVecVT,</Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> InsertExtractIdx,</Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal">                                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/riscvregisterinfo">RISCVRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mvt">MVT</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a76f853961d86118eb25685e66816a46c">getContainerForFixedLengthVector</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a2376efddac62782331d4217be9fa0b8b">shouldRemoveExtendFromGSIndex</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Extend, <a href="/docs/api/structs/llvm/evt">EVT</a> DataVT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#abd6384b6c46252ca57f5d73b5ffd8076">isLegalElementTypeForRVV</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> ScalarTy) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a0b23f096c92f38f9001ae3ea9ddc8dde">shouldConvertFpToSat</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/structs/llvm/evt">EVT</a> FPVT, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a64f329924a93b193a9c728cd90f581cf">getJumpTableEncoding</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a3857be1416dafbc76e2e00df1cb1fc74">LowerCustomJumpTableEntry</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinejumptableinfo">MachineJumpTableInfo</a> &#42;MJTI,</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="normal">                                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal">                                          </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> uid,</Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><Highlight kind="normal">                                          <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ac04d2d188d32f75046f6d7fd6567e011">isVScaleKnownToBeAPowerOfTwo</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a07f2d9d56c02bc06a5268c0c536b660d">getIndexedAddressParts</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="normal">                              <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ae82f1f57b5f1ea36a774e28f54afb435">getPreIndexedAddressParts</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="normal">                                 <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">                                 <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ae6b240b84dcd1e1b72cf122899fa93b6">getPostIndexedAddressParts</a>(<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="normal">                                  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="normal">                                  <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#ab48d914f449da6ab1b9c23026a1977de"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ab48d914f449da6ab1b9c23026a1977de">isLegalScaleForGatherScatter</a>(uint64&#95;t Scale,</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">                                    uint64&#95;t ElemSize)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Scaled addressing not supported on indexed load/stores</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Scale == 1;</Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="comment">  /// If the target has a standard location for the stack protector cookie,</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="comment">  /// returns the address of that location. Otherwise, returns nullptr.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/value">Value</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a09c33f7646ac5d4405d559737be252af">getIRStackGuard</a>(<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp;IRB) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="comment">  /// Returns whether or not generating a interleaved load/store intrinsic for</Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="comment">  /// this type will be legal.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#acdb094fc50fe7940c520020f9008aa2f">isLegalInterleavedAccessType</a>(<a href="/docs/api/classes/llvm/vectortype">VectorType</a> &#42;VTy, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Factor,</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">                                    <a href="/docs/api/structs/llvm/align">Align</a> Alignment, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AddrSpace,</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="comment">  /// Return true if a stride load store of the given result type and</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="comment">  /// alignment is legal.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#af295b67dfc09620609d22ba31761365e">isLegalStridedLoadStore</a>(<a href="/docs/api/structs/llvm/evt">EVT</a> DataType, <a href="/docs/api/structs/llvm/align">Align</a> Alignment) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a161a93baa45f311b3ebcf7d81423a7af"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a161a93baa45f311b3ebcf7d81423a7af">getMaxSupportedInterleaveFactor</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 8; &#125;</Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a6914b95d1fcf7a5aca24fe82bf4100c2">fallBackToDAGISel</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp;Inst) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a74b80978e3ab87994e9361f4bbc767dd">lowerInterleavedLoad</a>(<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42;LI,</Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;ShuffleVectorInst &#42;&gt;</a> Shuffles,</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;unsigned&gt;</a> Indices,</Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="normal">                            </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Factor) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#ab33d2ce475c619c3e4412b33aac3b5bb">lowerInterleavedStore</a>(<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42;<a href="/docs/api/namespaces/llvm/si">SI</a>, <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42;SVI,</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="normal">                             </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Factor) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#adcc5d5714e94674aee99aacd991d2b4a">lowerDeinterleaveIntrinsicToLoad</a>(</Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42;LI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;Value &#42;&gt;</a> DeinterleaveValues) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a22c6a7a1925a0177519e33d49ba91cea">lowerInterleaveIntrinsicToStore</a>(</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42;<a href="/docs/api/namespaces/llvm/si">SI</a>, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;Value &#42;&gt;</a> InterleaveValues) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913" lineLink="/docs/api/classes/llvm/riscvtargetlowering/#a637939690e8bb98f267f738be6fa188b"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a637939690e8bb98f267f738be6fa188b">supportKCFIBundles</a>()</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; &#125;</Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/riscvtargetlowering/#adb745982e84f05a0d48b878d998d47c7">expandIndirectJTBranch</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/classes/llvm/value">Value</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr,</Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><Highlight kind="normal">                                 </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> JTI, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#acd40e68d03e3f43b4f7563d083d0e2ee">EmitKCFICheck</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>,</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/machinebasicblock/#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr&#95;iterator</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="comment">  /// True if stack clash protection is enabled for this functions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#a889bd3ec782a056c71f40ea116bad9b8">hasInlineStackProbe</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering/#afdb244cc3da7d9ac6bc08afcbc4e3633">getStackProbeSize</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF, <a href="/docs/api/structs/llvm/align">Align</a> StackAlign) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/classes/llvm/riscvtargetlowering/#a7bafcec0aefe1c8144ce6cacdf80ff19">emitDynamicProbedAlloc</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><Highlight kind="normal">                                            <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> analyzeInputArgs(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;CCInfo,</Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRet,</Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal">                        <a href="/docs/api/namespaces/llvm/#ac7c22bb4b0149d84f7d9c8a4fbc70e75">RISCVCCAssignFn</a> Fn) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> analyzeOutputArgs(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;CCInfo,</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="normal">                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">                         </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRet, CallLoweringInfo &#42;CLI,</Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal">                         <a href="/docs/api/namespaces/llvm/#ac7c22bb4b0149d84f7d9c8a4fbc70e75">RISCVCCAssignFn</a> Fn) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keyword">class</Highlight><Highlight kind="normal"> NodeTy&gt;</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> getAddr(NodeTy &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsLocal = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><Highlight kind="normal">                  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsExternWeak = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> getStaticTLSAddr(<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">                           </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> UseGOT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> getDynamicTLSAddr(<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> getTLSDescAddr(<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerConstantFP(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerGlobalAddress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerBlockAddress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerConstantPool(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerJumpTable(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerGlobalTLSAddress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerSELECT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerBRCOND(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVASTART(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/ve/veisellowering-cpp/#aa5d558f15e85ff1bdd92f481212ed368">lowerFRAMEADDR</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/ve/veisellowering-cpp/#ae6503e6c0724d0ae0cb7854ba5c5a9f6">lowerRETURNADDR</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerShiftLeftParts(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerShiftRightParts(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsSRA) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerSPLAT&#95;VECTOR&#95;PARTS(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorMaskSplat(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorMaskExt(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><Highlight kind="normal">                             int64&#95;t ExtTrueVal) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorMaskTruncLike(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorTruncLike(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorFPExtendOrRoundLike(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerINSERT&#95;VECTOR&#95;ELT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerEXTRACT&#95;VECTOR&#95;ELT(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerINTRINSIC&#95;WO&#95;CHAIN(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#a25a5e94166cf78354826b46e402ebcd9">LowerINTRINSIC&#95;W&#95;CHAIN</a>(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerINTRINSIC&#95;VOID(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPREDUCE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVECREDUCE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorMaskVecReduction(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><Highlight kind="normal">                                      </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsVP) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFPVECREDUCE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerINSERT&#95;SUBVECTOR(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerEXTRACT&#95;SUBVECTOR(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVECTOR&#95;DEINTERLEAVE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVECTOR&#95;INTERLEAVE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerSTEP&#95;VECTOR(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVECTOR&#95;REVERSE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVECTOR&#95;SPLICE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerABS(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerMaskedLoad(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerMaskedStore(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorCompress(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFixedLengthVectorFCOPYSIGNToRVV(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><Highlight kind="normal">                                               <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerMaskedGather(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerMaskedScatter(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFixedLengthVectorLoadToRVV(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFixedLengthVectorStoreToRVV(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFixedLengthVectorSetccToRVV(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFixedLengthVectorSelectToRVV(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><Highlight kind="normal">                                            <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerToScalableOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LowerIS&#95;FPCLASS(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerLogicVPOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPExtMaskOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPSetCCMaskOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPMergeMask(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPSplatExperimental(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPSpliceExperimental(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPReverseExperimental(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPFPIntConvOp(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPStridedLoad(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPStridedStore(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVPCttzElements(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerFixedLengthVectorExtendToRVV(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG,</Highlight></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012"><Highlight kind="normal">                                            </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ExtendOpc) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerGET&#95;ROUNDING(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerSET&#95;ROUNDING(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerEH&#95;DWARF&#95;CFA(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerCTLZ&#95;CTTZ&#95;ZERO&#95;UNDEF(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerStrictFPExtendOrRoundLike(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerVectorStrictFSetcc(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerDYNAMIC&#95;STACKALLOC(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> expandUnalignedRVVLoad(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01026" /><CodeLine lineNumber="1026"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> expandUnalignedRVVStore(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01027" /><CodeLine lineNumber="1027"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01028" /><CodeLine lineNumber="1028"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerINIT&#95;TRAMPOLINE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01029" /><CodeLine lineNumber="1029"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> lowerADJUST&#95;TRAMPOLINE(<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;DAG) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01030" /><CodeLine lineNumber="1030"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01031" /><CodeLine lineNumber="1031"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isEligibleForTailCallOptimization(</Highlight></CodeLine>
<Link id="l01032" /><CodeLine lineNumber="1032"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;CCInfo, CallLoweringInfo &amp;CLI, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF,</Highlight></CodeLine>
<Link id="l01033" /><CodeLine lineNumber="1033"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;CCValAssign, 16&gt;</a> &amp;ArgLocs) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01034" /><CodeLine lineNumber="1034"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01035" /><CodeLine lineNumber="1035"><Highlight kind="comment">  /// Generate error diagnostics if any register used by CC has been marked</Highlight></CodeLine>
<Link id="l01036" /><CodeLine lineNumber="1036"><Highlight kind="comment">  /// reserved.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01037" /><CodeLine lineNumber="1037"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> validateCCReservedRegs(</Highlight></CodeLine>
<Link id="l01038" /><CodeLine lineNumber="1038"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt;std::pair&lt;llvm::Register, llvm::SDValue&gt;&gt; &amp;Regs,</Highlight></CodeLine>
<Link id="l01039" /><CodeLine lineNumber="1039"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01040" /><CodeLine lineNumber="1040"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01041" /><CodeLine lineNumber="1041"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#aa588bb9a1fc19299a7e3af33acc5f9ba">useRVVForFixedLengthVectorVT</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01042" /><CodeLine lineNumber="1042"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01043" /><CodeLine lineNumber="1043"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mvt">MVT</a> <a href="/docs/api/classes/llvm/targetloweringbase/#afe90eb9875c06fb6c9116e088b77092e">getVPExplicitVectorLengthTy</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01044" /><CodeLine lineNumber="1044"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01045" /><CodeLine lineNumber="1045"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> shouldExpandGetVectorLength(<a href="/docs/api/structs/llvm/evt">EVT</a> TripCountVT, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> VF,</Highlight></CodeLine>
<Link id="l01046" /><CodeLine lineNumber="1046"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsScalable) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01047" /><CodeLine lineNumber="1047"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01048" /><CodeLine lineNumber="1048"><Highlight kind="comment">  /// RVV code generation for fixed length vectors does not lower all</Highlight></CodeLine>
<Link id="l01049" /><CodeLine lineNumber="1049"><Highlight kind="comment">  /// BUILD&#95;VECTORs. This makes BUILD&#95;VECTOR legalisation a source of stores to</Highlight></CodeLine>
<Link id="l01050" /><CodeLine lineNumber="1050"><Highlight kind="comment">  /// merge. However, merging them creates a BUILD&#95;VECTOR that is just as</Highlight></CodeLine>
<Link id="l01051" /><CodeLine lineNumber="1051"><Highlight kind="comment">  /// illegal as the original, thus leading to an infinite legalisation loop.</Highlight></CodeLine>
<Link id="l01052" /><CodeLine lineNumber="1052"><Highlight kind="comment">  /// NOTE: Once BUILD&#95;VECTOR can be custom lowered for all legal vector types,</Highlight></CodeLine>
<Link id="l01053" /><CodeLine lineNumber="1053"><Highlight kind="comment">  /// this override can be removed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01054" /><CodeLine lineNumber="1054"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> mergeStoresAfterLegalization(<a href="/docs/api/structs/llvm/evt">EVT</a> VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01055" /><CodeLine lineNumber="1055"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01056" /><CodeLine lineNumber="1056"><Highlight kind="comment">  /// Disable normalizing</Highlight></CodeLine>
<Link id="l01057" /><CodeLine lineNumber="1057"><Highlight kind="comment">  /// select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and</Highlight></CodeLine>
<Link id="l01058" /><CodeLine lineNumber="1058"><Highlight kind="comment">  /// select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y))</Highlight></CodeLine>
<Link id="l01059" /><CodeLine lineNumber="1059"><Highlight kind="comment">  /// RISC-V doesn&#39;t have flags so it&#39;s better to perform the and/or in a GPR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01060" /><CodeLine lineNumber="1060"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> shouldNormalizeToSelectSequence(<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/structs/llvm/evt">EVT</a>)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01061" /><CodeLine lineNumber="1061"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01062" /><CodeLine lineNumber="1062"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01063" /><CodeLine lineNumber="1063"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01064" /><CodeLine lineNumber="1064"><Highlight kind="comment">  /// For available scheduling models FDIV + two independent FMULs are much</Highlight></CodeLine>
<Link id="l01065" /><CodeLine lineNumber="1065"><Highlight kind="comment">  /// faster than two FDIVs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01066" /><CodeLine lineNumber="1066"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetlowering/#ad540ba702458038e9dfc70c04d4286ec">combineRepeatedFPDivisors</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01067" /><CodeLine lineNumber="1067"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01068" /><CodeLine lineNumber="1068"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> BuildSDIVPow2(SDNode &#42;<a href="/docs/api/files/lib/lib/support/regcomp-c/#a0240ac851181b84ac374872dc5434ee4">N</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> APInt &amp;Divisor, SelectionDAG &amp;DAG,</Highlight></CodeLine>
<Link id="l01069" /><CodeLine lineNumber="1069"><Highlight kind="normal">                        SmallVectorImpl&lt;SDNode &#42;&gt; &amp;Created) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01070" /><CodeLine lineNumber="1070"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01071" /><CodeLine lineNumber="1071"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> shouldFoldSelectWithSingleBitTest(EVT VT,</Highlight></CodeLine>
<Link id="l01072" /><CodeLine lineNumber="1072"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> APInt &amp;AndMask) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01073" /><CodeLine lineNumber="1073"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01074" /><CodeLine lineNumber="1074"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetloweringbase/#a3008612893c2c2095a2263367952a798">getMinimumJumpTableEntries</a>() </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01075" /><CodeLine lineNumber="1075"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01076" /><CodeLine lineNumber="1076"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> emitFlushICache(SelectionDAG &amp;DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> InChain, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> Start,</Highlight></CodeLine>
<Link id="l01077" /><CodeLine lineNumber="1077"><Highlight kind="normal">                          <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> End, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64isellowering-cpp/#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> Flags, SDLoc <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01078" /><CodeLine lineNumber="1078"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01079" /><CodeLine lineNumber="1079"><Highlight kind="normal">  std::pair&lt;const TargetRegisterClass &#42;, uint8&#95;t&gt;</Highlight></CodeLine>
<Link id="l01080" /><CodeLine lineNumber="1080"><Highlight kind="normal">  findRepresentativeClass(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> TargetRegisterInfo &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, MVT VT) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01081" /><CodeLine lineNumber="1081"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l01082" /><CodeLine lineNumber="1082"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01083" /><CodeLine lineNumber="1083"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/riscvvintrinsicstable">RISCVVIntrinsicsTable</a> &#123;</Highlight></CodeLine>
<Link id="l01084" /><CodeLine lineNumber="1084"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01085" /><CodeLine lineNumber="1085" lineLink="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo">RISCVVIntrinsicInfo</a> &#123;</Highlight></CodeLine>
<Link id="l01086" /><CodeLine lineNumber="1086" lineLink="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#ab36e28bf900b3db6c970dd12833b98f5"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#ab36e28bf900b3db6c970dd12833b98f5">IntrinsicID</a>;</Highlight></CodeLine>
<Link id="l01087" /><CodeLine lineNumber="1087" lineLink="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a5c408fc2bcb8f379cabf021a4eb8a6fb"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a5c408fc2bcb8f379cabf021a4eb8a6fb">ScalarOperand</a>;</Highlight></CodeLine>
<Link id="l01088" /><CodeLine lineNumber="1088" lineLink="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a2a3e6a289a2436d38dcb9f129c101e8b"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a2a3e6a289a2436d38dcb9f129c101e8b">VLOperand</a>;</Highlight></CodeLine>
<Link id="l01089" /><CodeLine lineNumber="1089" lineLink="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#ab14670c8ba929387a4215fef35d342c8"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#ab14670c8ba929387a4215fef35d342c8">hasScalarOperand</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01090" /><CodeLine lineNumber="1090"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// 15 is not valid. See NoScalarOperand in IntrinsicsRISCV.td.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01091" /><CodeLine lineNumber="1091"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a5c408fc2bcb8f379cabf021a4eb8a6fb">ScalarOperand</a> != 0xF;</Highlight></CodeLine>
<Link id="l01092" /><CodeLine lineNumber="1092"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01093" /><CodeLine lineNumber="1093" lineLink="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a68314f8cfdd31ab857a970a1462ebf95"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a68314f8cfdd31ab857a970a1462ebf95">hasVLOperand</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01094" /><CodeLine lineNumber="1094"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// 31 is not valid. See NoVLOperand in IntrinsicsRISCV.td.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01095" /><CodeLine lineNumber="1095"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/riscvvintrinsicstable/riscvvintrinsicinfo/#a2a3e6a289a2436d38dcb9f129c101e8b">VLOperand</a> != 0x1F;</Highlight></CodeLine>
<Link id="l01096" /><CodeLine lineNumber="1096"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01097" /><CodeLine lineNumber="1097"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l01098" /><CodeLine lineNumber="1098"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01099" /><CodeLine lineNumber="1099"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/riscv">RISCV</a>;</Highlight></CodeLine>
<Link id="l01100" /><CodeLine lineNumber="1100"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01101" /><CodeLine lineNumber="1101" lineLink="#a9c00103376818567afe90dfdd200b0ab"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;RISCVVIntrinsicsTable&#95;DECL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01102" /><CodeLine lineNumber="1102"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01103" /><CodeLine lineNumber="1103"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef GET&#95;RISCVVIntrinsicsTable&#95;DECL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01104" /><CodeLine lineNumber="1104"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01105" /><CodeLine lineNumber="1105"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace RISCVVIntrinsicsTable</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01106" /><CodeLine lineNumber="1106"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01107" /><CodeLine lineNumber="1107"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01108" /><CodeLine lineNumber="1108"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01109" /><CodeLine lineNumber="1109"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
