

================================================================
== Synthesis Summary Report of 'lab7_z1'
================================================================
+ General Information: 
    * Date:           Sat Dec  2 21:01:02 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab7_z1
    * Solution:       sol1_1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+-----------+-----+
    |  Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |          |           |     |
    |  & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT    | URAM|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+-----------+-----+
    |+ lab7_z1  |     -|  2.89|      513|  5.130e+03|         -|      514|     -|        no|     -|  3 (1%)|  21 (~0%)|  107 (~0%)|    -|
    | o Mult    |     -|  9.00|      512|  5.120e+03|         4|        -|   128|        no|     -|       -|         -|          -|    -|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 7        |
| a_d0       | 32       |
| b_address0 | 7        |
| b_q0       | 32       |
| c_address0 | 7        |
| c_q0       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | out       | int*     |
| b        | in        | int*     |
| c        | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_we0        | port    |          |
| a        | a_d0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + lab7_z1               | 3   |        |           |     |        |         |
|   add_ln8_fu_117_p2     | -   |        | add_ln8   | add | fabric | 0       |
|   mul_32s_32s_32_3_1_U1 | 3   | yes    | temp_mult | mul | dsp    | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------------------------------------------+---------------------------------+
| Type     | Options                                      | Location                        |
+----------+----------------------------------------------+---------------------------------+
| bind_op  | variable=temp_mult op=mul impl=dsp latency=2 | DIRECTIVE in lab7_z1, temp_mult |
| pipeline | off                                          | DIRECTIVE in lab7_z1            |
+----------+----------------------------------------------+---------------------------------+


