
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /work/shared/common/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/work/shared/common/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dnd29' on host 'en-ec-zhang-x1.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1127.13.1.el7.x86_64) on Mon Jul 13 07:45:16 EDT 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.8.2003 (Core)"
INFO: [HLS 200-10] In directory '/home/dnd29/3D_redering_DDY/project'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/dnd29/3D_redering_DDY/project/out.prj'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/dnd29/3D_redering_DDY/project/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1057.266 ; gain = 527.164 ; free physical = 112197 ; free virtual = 125172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1057.266 ; gain = 527.164 ; free physical = 112197 ; free virtual = 125172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1058.527 ; gain = 528.426 ; free physical = 112165 ; free virtual = 125144
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::min<ap_int<32> >' into 'test' (kernel.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1058.527 ; gain = 528.426 ; free physical = 112140 ; free virtual = 125121
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (kernel.cpp:36) in function 'test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (kernel.cpp:39) in function 'test' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (kernel.cpp:43) in function 'test' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (kernel.cpp:44) in function 'test' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (kernel.cpp:49) in function 'test' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (kernel.cpp:50) in function 'test' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.4' (kernel.cpp:55) in function 'test' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.5' (kernel.cpp:63) in function 'test' completely with a factor of 7.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.6' (kernel.cpp:216) in function 'test': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.6.1' (kernel.cpp:218) in function 'test': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.7' (kernel.cpp:241) in function 'test': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.8' (kernel.cpp:262) in function 'test': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'triangle_3d.V' (kernel.cpp:38) automatically.
INFO: [XFORM 203-102] Partitioning array 'fragment.V' (kernel.cpp:42) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixels.V' (kernel.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'triangle_2d.V' (kernel.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<ap_int<32> >' into 'test' (kernel.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:36:39) to (kernel.cpp:216:23) in function 'test'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1121.266 ; gain = 591.164 ; free physical = 112081 ; free virtual = 125067
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (kernel.cpp:216:30) in function 'test'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:36:23) in function 'test' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'triangle_3ds.V' (kernel.cpp:19:54)
INFO: [HLS 200-472] Inferring partial write operation for 'z_buffer.V' (kernel.cpp:27:18)
INFO: [HLS 200-472] Inferring partial write operation for 'frame_buffer.V' (kernel.cpp:32:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment[0].V' (kernel.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels[0].V' (kernel.cpp:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment[0].V' (kernel.cpp:228:45)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment[1].V' (kernel.cpp:229:45)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment[2].V' (kernel.cpp:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'fragment[3].V' (kernel.cpp:231:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels[0].V' (kernel.cpp:253:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels[1].V' (kernel.cpp:254:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pixels[2].V' (kernel.cpp:255:18)
INFO: [HLS 200-472] Inferring partial write operation for 'z_buffer.V' (kernel.cpp:257:22)
INFO: [HLS 200-472] Inferring partial write operation for 'frame_buffer.V' (kernel.cpp:269:80)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1633.266 ; gain = 1103.164 ; free physical = 111565 ; free virtual = 124554
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.2'.
WARNING: [SCHED 204-68] The II Violation in module 'test' (Loop: Loop 4.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('z_buffer_V_addr_1_write_ln257', kernel.cpp:257) of variable 'scalar10.V', kernel.cpp:249 on array 'z_buffer.V', kernel.cpp:24 and 'load' operation ('z_buffer_V_load', kernel.cpp:252) on array 'z_buffer.V', kernel.cpp:24.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.88 seconds; current allocated memory: 274.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.4 seconds; current allocated memory: 302.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/gmem0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test/angle_channel_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/gmem2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 12.92 seconds; current allocated memory: 325.862 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.41 MHz
INFO: [RTMG 210-278] Implementing memory 'test_frame_buffer_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_triangle_3ds_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_z_buffer_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_fragment_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_fragment_3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_pixels_2_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:25 ; elapsed = 00:02:46 . Memory (MB): peak = 1633.266 ; gain = 1103.164 ; free physical = 111467 ; free virtual = 124552
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
INFO: [HLS 200-112] Total elapsed time: 166.55 seconds; peak allocated memory: 325.862 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Jul 13 07:48:02 2020...
