!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AA15_1610_UART1_RTS	plat/mux.h	/^	AA15_1610_UART1_RTS,$/;"	e	enum:omap1xxx_index
AA17_7XX_USB_DM	plat/mux.h	/^	AA17_7XX_USB_DM,$/;"	e	enum:omap7xx_index
AA20_1610_GPIO_41	plat/mux.h	/^	AA20_1610_GPIO_41,$/;"	e	enum:omap1xxx_index
AA9_USB0_VP	plat/mux.h	/^	AA9_USB0_VP,$/;"	e	enum:omap1xxx_index
AA9_USB2_VP	plat/mux.h	/^	AA9_USB2_VP,$/;"	e	enum:omap1xxx_index
ADDR_MAP_ON_INIT	plat/omap_hwmod.h	200;"	d
ADDR_TYPE_RT	plat/omap_hwmod.h	201;"	d
AM335X_CLASS	plat/cpu.h	411;"	d
AM335X_REV_ES1_0	plat/cpu.h	412;"	d
AM33XXUART1	plat/serial.h	107;"	d
AM33XX_ABBOFF_ACT_EXPORT_MASK	prm-regbits-33xx.h	23;"	d
AM33XX_ABBOFF_ACT_EXPORT_SHIFT	prm-regbits-33xx.h	22;"	d
AM33XX_ABBOFF_SLEEP_EXPORT_MASK	prm-regbits-33xx.h	27;"	d
AM33XX_ABBOFF_SLEEP_EXPORT_SHIFT	prm-regbits-33xx.h	26;"	d
AM33XX_AIPOFF_MASK	prm-regbits-33xx.h	31;"	d
AM33XX_AIPOFF_SHIFT	prm-regbits-33xx.h	30;"	d
AM33XX_AUTO_DPLL_MODE_MASK	cm-regbits-33xx.h	28;"	d
AM33XX_AUTO_DPLL_MODE_SHIFT	cm-regbits-33xx.h	27;"	d
AM33XX_CLKACTIVITY_ADC_FCLK_MASK	cm-regbits-33xx.h	32;"	d
AM33XX_CLKACTIVITY_ADC_FCLK_SHIFT	cm-regbits-33xx.h	31;"	d
AM33XX_CLKACTIVITY_CAN_CLK_MASK	cm-regbits-33xx.h	36;"	d
AM33XX_CLKACTIVITY_CAN_CLK_SHIFT	cm-regbits-33xx.h	35;"	d
AM33XX_CLKACTIVITY_CLK_24MHZ_GCLK_MASK	cm-regbits-33xx.h	40;"	d
AM33XX_CLKACTIVITY_CLK_24MHZ_GCLK_SHIFT	cm-regbits-33xx.h	39;"	d
AM33XX_CLKACTIVITY_CPSW_125MHZ_GCLK_MASK	cm-regbits-33xx.h	44;"	d
AM33XX_CLKACTIVITY_CPSW_125MHZ_GCLK_SHIFT	cm-regbits-33xx.h	43;"	d
AM33XX_CLKACTIVITY_CPSW_250MHZ_GCLK_MASK	cm-regbits-33xx.h	48;"	d
AM33XX_CLKACTIVITY_CPSW_250MHZ_GCLK_SHIFT	cm-regbits-33xx.h	47;"	d
AM33XX_CLKACTIVITY_CPSW_50MHZ_GCLK_MASK	cm-regbits-33xx.h	52;"	d
AM33XX_CLKACTIVITY_CPSW_50MHZ_GCLK_SHIFT	cm-regbits-33xx.h	51;"	d
AM33XX_CLKACTIVITY_CPSW_5MHZ_GCLK_MASK	cm-regbits-33xx.h	56;"	d
AM33XX_CLKACTIVITY_CPSW_5MHZ_GCLK_SHIFT	cm-regbits-33xx.h	55;"	d
AM33XX_CLKACTIVITY_CPTS_RFT_GCLK_MASK	cm-regbits-33xx.h	60;"	d
AM33XX_CLKACTIVITY_CPTS_RFT_GCLK_SHIFT	cm-regbits-33xx.h	59;"	d
AM33XX_CLKACTIVITY_CUST_EFUSE_SYS_CLK_MASK	cm-regbits-33xx.h	64;"	d
AM33XX_CLKACTIVITY_CUST_EFUSE_SYS_CLK_SHIFT	cm-regbits-33xx.h	63;"	d
AM33XX_CLKACTIVITY_DBGSYSCLK_MASK	cm-regbits-33xx.h	68;"	d
AM33XX_CLKACTIVITY_DBGSYSCLK_SHIFT	cm-regbits-33xx.h	67;"	d
AM33XX_CLKACTIVITY_DEBUG_CLKA_MASK	cm-regbits-33xx.h	72;"	d
AM33XX_CLKACTIVITY_DEBUG_CLKA_SHIFT	cm-regbits-33xx.h	71;"	d
AM33XX_CLKACTIVITY_EMIF_GCLK_MASK	cm-regbits-33xx.h	76;"	d
AM33XX_CLKACTIVITY_EMIF_GCLK_SHIFT	cm-regbits-33xx.h	75;"	d
AM33XX_CLKACTIVITY_GFX_FCLK_MASK	cm-regbits-33xx.h	80;"	d
AM33XX_CLKACTIVITY_GFX_FCLK_SHIFT	cm-regbits-33xx.h	79;"	d
AM33XX_CLKACTIVITY_GFX_L3_GCLK_MASK	cm-regbits-33xx.h	84;"	d
AM33XX_CLKACTIVITY_GFX_L3_GCLK_SHIFT	cm-regbits-33xx.h	83;"	d
AM33XX_CLKACTIVITY_GPIO0_GDBCLK_MASK	cm-regbits-33xx.h	88;"	d
AM33XX_CLKACTIVITY_GPIO0_GDBCLK_SHIFT	cm-regbits-33xx.h	87;"	d
AM33XX_CLKACTIVITY_GPIO_1_GDBCLK_MASK	cm-regbits-33xx.h	92;"	d
AM33XX_CLKACTIVITY_GPIO_1_GDBCLK_SHIFT	cm-regbits-33xx.h	91;"	d
AM33XX_CLKACTIVITY_GPIO_2_GDBCLK_MASK	cm-regbits-33xx.h	96;"	d
AM33XX_CLKACTIVITY_GPIO_2_GDBCLK_SHIFT	cm-regbits-33xx.h	95;"	d
AM33XX_CLKACTIVITY_GPIO_3_GDBCLK_MASK	cm-regbits-33xx.h	100;"	d
AM33XX_CLKACTIVITY_GPIO_3_GDBCLK_SHIFT	cm-regbits-33xx.h	99;"	d
AM33XX_CLKACTIVITY_GPIO_4_GDBCLK_MASK	cm-regbits-33xx.h	104;"	d
AM33XX_CLKACTIVITY_GPIO_4_GDBCLK_SHIFT	cm-regbits-33xx.h	103;"	d
AM33XX_CLKACTIVITY_GPIO_5_GDBCLK_MASK	cm-regbits-33xx.h	108;"	d
AM33XX_CLKACTIVITY_GPIO_5_GDBCLK_SHIFT	cm-regbits-33xx.h	107;"	d
AM33XX_CLKACTIVITY_GPIO_6_GDBCLK_MASK	cm-regbits-33xx.h	112;"	d
AM33XX_CLKACTIVITY_GPIO_6_GDBCLK_SHIFT	cm-regbits-33xx.h	111;"	d
AM33XX_CLKACTIVITY_I2C0_GFCLK_MASK	cm-regbits-33xx.h	116;"	d
AM33XX_CLKACTIVITY_I2C0_GFCLK_SHIFT	cm-regbits-33xx.h	115;"	d
AM33XX_CLKACTIVITY_I2C_FCLK_MASK	cm-regbits-33xx.h	120;"	d
AM33XX_CLKACTIVITY_I2C_FCLK_SHIFT	cm-regbits-33xx.h	119;"	d
AM33XX_CLKACTIVITY_L3S_GCLK_MASK	cm-regbits-33xx.h	136;"	d
AM33XX_CLKACTIVITY_L3S_GCLK_SHIFT	cm-regbits-33xx.h	135;"	d
AM33XX_CLKACTIVITY_L3_AON_GCLK_MASK	cm-regbits-33xx.h	140;"	d
AM33XX_CLKACTIVITY_L3_AON_GCLK_SHIFT	cm-regbits-33xx.h	139;"	d
AM33XX_CLKACTIVITY_L3_GCLK_MASK	cm-regbits-33xx.h	144;"	d
AM33XX_CLKACTIVITY_L3_GCLK_SHIFT	cm-regbits-33xx.h	143;"	d
AM33XX_CLKACTIVITY_L4FW_GCLK_MASK	cm-regbits-33xx.h	148;"	d
AM33XX_CLKACTIVITY_L4FW_GCLK_SHIFT	cm-regbits-33xx.h	147;"	d
AM33XX_CLKACTIVITY_L4HS_GCLK_MASK	cm-regbits-33xx.h	152;"	d
AM33XX_CLKACTIVITY_L4HS_GCLK_SHIFT	cm-regbits-33xx.h	151;"	d
AM33XX_CLKACTIVITY_L4LS_GCLK_MASK	cm-regbits-33xx.h	156;"	d
AM33XX_CLKACTIVITY_L4LS_GCLK_SHIFT	cm-regbits-33xx.h	155;"	d
AM33XX_CLKACTIVITY_L4LS_GFX_GCLK_MASK	cm-regbits-33xx.h	160;"	d
AM33XX_CLKACTIVITY_L4LS_GFX_GCLK_SHIFT	cm-regbits-33xx.h	159;"	d
AM33XX_CLKACTIVITY_L4_CEFUSE_GICLK_MASK	cm-regbits-33xx.h	164;"	d
AM33XX_CLKACTIVITY_L4_CEFUSE_GICLK_SHIFT	cm-regbits-33xx.h	163;"	d
AM33XX_CLKACTIVITY_L4_RTC_GCLK_MASK	cm-regbits-33xx.h	168;"	d
AM33XX_CLKACTIVITY_L4_RTC_GCLK_SHIFT	cm-regbits-33xx.h	167;"	d
AM33XX_CLKACTIVITY_L4_WKUP_AON_GCLK_MASK	cm-regbits-33xx.h	172;"	d
AM33XX_CLKACTIVITY_L4_WKUP_AON_GCLK_SHIFT	cm-regbits-33xx.h	171;"	d
AM33XX_CLKACTIVITY_L4_WKUP_GCLK_MASK	cm-regbits-33xx.h	176;"	d
AM33XX_CLKACTIVITY_L4_WKUP_GCLK_SHIFT	cm-regbits-33xx.h	175;"	d
AM33XX_CLKACTIVITY_LCDC_GCLK_MASK	cm-regbits-33xx.h	180;"	d
AM33XX_CLKACTIVITY_LCDC_GCLK_SHIFT	cm-regbits-33xx.h	179;"	d
AM33XX_CLKACTIVITY_LCDC_L3_OCP_GCLK_MASK	cm-regbits-33xx.h	184;"	d
AM33XX_CLKACTIVITY_LCDC_L3_OCP_GCLK_SHIFT	cm-regbits-33xx.h	183;"	d
AM33XX_CLKACTIVITY_LCDC_L4_OCP_GCLK_MASK	cm-regbits-33xx.h	188;"	d
AM33XX_CLKACTIVITY_LCDC_L4_OCP_GCLK_SHIFT	cm-regbits-33xx.h	187;"	d
AM33XX_CLKACTIVITY_MCASP_GCLK_MASK	cm-regbits-33xx.h	192;"	d
AM33XX_CLKACTIVITY_MCASP_GCLK_SHIFT	cm-regbits-33xx.h	191;"	d
AM33XX_CLKACTIVITY_MMC_FCLK_MASK	cm-regbits-33xx.h	196;"	d
AM33XX_CLKACTIVITY_MMC_FCLK_SHIFT	cm-regbits-33xx.h	195;"	d
AM33XX_CLKACTIVITY_MPU_CLK_MASK	cm-regbits-33xx.h	200;"	d
AM33XX_CLKACTIVITY_MPU_CLK_SHIFT	cm-regbits-33xx.h	199;"	d
AM33XX_CLKACTIVITY_OCPWP_L3_GCLK_MASK	cm-regbits-33xx.h	204;"	d
AM33XX_CLKACTIVITY_OCPWP_L3_GCLK_SHIFT	cm-regbits-33xx.h	203;"	d
AM33XX_CLKACTIVITY_OCPWP_L4_GCLK_MASK	cm-regbits-33xx.h	208;"	d
AM33XX_CLKACTIVITY_OCPWP_L4_GCLK_SHIFT	cm-regbits-33xx.h	207;"	d
AM33XX_CLKACTIVITY_PRUSS_IEP_GCLK_MASK	cm-regbits-33xx.h	124;"	d
AM33XX_CLKACTIVITY_PRUSS_IEP_GCLK_SHIFT	cm-regbits-33xx.h	123;"	d
AM33XX_CLKACTIVITY_PRUSS_OCP_GCLK_MASK	cm-regbits-33xx.h	128;"	d
AM33XX_CLKACTIVITY_PRUSS_OCP_GCLK_SHIFT	cm-regbits-33xx.h	127;"	d
AM33XX_CLKACTIVITY_PRUSS_UART_GCLK_MASK	cm-regbits-33xx.h	132;"	d
AM33XX_CLKACTIVITY_PRUSS_UART_GCLK_SHIFT	cm-regbits-33xx.h	131;"	d
AM33XX_CLKACTIVITY_RTC_32KCLK_MASK	cm-regbits-33xx.h	212;"	d
AM33XX_CLKACTIVITY_RTC_32KCLK_SHIFT	cm-regbits-33xx.h	211;"	d
AM33XX_CLKACTIVITY_SPI_GCLK_MASK	cm-regbits-33xx.h	216;"	d
AM33XX_CLKACTIVITY_SPI_GCLK_SHIFT	cm-regbits-33xx.h	215;"	d
AM33XX_CLKACTIVITY_SR_SYSCLK_MASK	cm-regbits-33xx.h	220;"	d
AM33XX_CLKACTIVITY_SR_SYSCLK_SHIFT	cm-regbits-33xx.h	219;"	d
AM33XX_CLKACTIVITY_TIMER0_GCLK_MASK	cm-regbits-33xx.h	224;"	d
AM33XX_CLKACTIVITY_TIMER0_GCLK_SHIFT	cm-regbits-33xx.h	223;"	d
AM33XX_CLKACTIVITY_TIMER1_GCLK_MASK	cm-regbits-33xx.h	228;"	d
AM33XX_CLKACTIVITY_TIMER1_GCLK_SHIFT	cm-regbits-33xx.h	227;"	d
AM33XX_CLKACTIVITY_TIMER2_GCLK_MASK	cm-regbits-33xx.h	232;"	d
AM33XX_CLKACTIVITY_TIMER2_GCLK_SHIFT	cm-regbits-33xx.h	231;"	d
AM33XX_CLKACTIVITY_TIMER3_GCLK_MASK	cm-regbits-33xx.h	236;"	d
AM33XX_CLKACTIVITY_TIMER3_GCLK_SHIFT	cm-regbits-33xx.h	235;"	d
AM33XX_CLKACTIVITY_TIMER4_GCLK_MASK	cm-regbits-33xx.h	240;"	d
AM33XX_CLKACTIVITY_TIMER4_GCLK_SHIFT	cm-regbits-33xx.h	239;"	d
AM33XX_CLKACTIVITY_TIMER5_GCLK_MASK	cm-regbits-33xx.h	244;"	d
AM33XX_CLKACTIVITY_TIMER5_GCLK_SHIFT	cm-regbits-33xx.h	243;"	d
AM33XX_CLKACTIVITY_TIMER6_GCLK_MASK	cm-regbits-33xx.h	248;"	d
AM33XX_CLKACTIVITY_TIMER6_GCLK_SHIFT	cm-regbits-33xx.h	247;"	d
AM33XX_CLKACTIVITY_TIMER7_GCLK_MASK	cm-regbits-33xx.h	252;"	d
AM33XX_CLKACTIVITY_TIMER7_GCLK_SHIFT	cm-regbits-33xx.h	251;"	d
AM33XX_CLKACTIVITY_UART0_GFCLK_MASK	cm-regbits-33xx.h	256;"	d
AM33XX_CLKACTIVITY_UART0_GFCLK_SHIFT	cm-regbits-33xx.h	255;"	d
AM33XX_CLKACTIVITY_UART_GFCLK_MASK	cm-regbits-33xx.h	260;"	d
AM33XX_CLKACTIVITY_UART_GFCLK_SHIFT	cm-regbits-33xx.h	259;"	d
AM33XX_CLKACTIVITY_WDT0_GCLK_MASK	cm-regbits-33xx.h	264;"	d
AM33XX_CLKACTIVITY_WDT0_GCLK_SHIFT	cm-regbits-33xx.h	263;"	d
AM33XX_CLKACTIVITY_WDT1_GCLK_MASK	cm-regbits-33xx.h	268;"	d
AM33XX_CLKACTIVITY_WDT1_GCLK_SHIFT	cm-regbits-33xx.h	267;"	d
AM33XX_CLKDIV_SEL_GFX_FCLK_MASK	cm-regbits-33xx.h	272;"	d
AM33XX_CLKDIV_SEL_GFX_FCLK_SHIFT	cm-regbits-33xx.h	271;"	d
AM33XX_CLKOUT2DIV_MASK	cm-regbits-33xx.h	276;"	d
AM33XX_CLKOUT2DIV_SHIFT	cm-regbits-33xx.h	275;"	d
AM33XX_CLKOUT2EN_MASK	cm-regbits-33xx.h	280;"	d
AM33XX_CLKOUT2EN_SHIFT	cm-regbits-33xx.h	279;"	d
AM33XX_CLKOUT2SOURCE_MASK	cm-regbits-33xx.h	284;"	d
AM33XX_CLKOUT2SOURCE_SHIFT	cm-regbits-33xx.h	283;"	d
AM33XX_CLKSEL_0_0_MASK	cm-regbits-33xx.h	299;"	d
AM33XX_CLKSEL_0_0_SHIFT	cm-regbits-33xx.h	298;"	d
AM33XX_CLKSEL_0_1_MASK	cm-regbits-33xx.h	302;"	d
AM33XX_CLKSEL_0_1_SHIFT	cm-regbits-33xx.h	301;"	d
AM33XX_CLKSEL_0_2_MASK	cm-regbits-33xx.h	306;"	d
AM33XX_CLKSEL_0_2_SHIFT	cm-regbits-33xx.h	305;"	d
AM33XX_CLKSEL_GFX_FCLK	cm33xx.h	337;"	d
AM33XX_CLKSEL_GFX_FCLK_MASK	cm-regbits-33xx.h	310;"	d
AM33XX_CLKSEL_GFX_FCLK_OFFSET	cm33xx.h	336;"	d
AM33XX_CLKSEL_GFX_FCLK_SHIFT	cm-regbits-33xx.h	309;"	d
AM33XX_CLKSEL_GPIO0_DBCLK	cm33xx.h	345;"	d
AM33XX_CLKSEL_GPIO0_DBCLK_OFFSET	cm33xx.h	344;"	d
AM33XX_CLKSEL_LCDC_PIXEL_CLK	cm33xx.h	341;"	d
AM33XX_CLKSEL_LCDC_PIXEL_CLK_OFFSET	cm33xx.h	340;"	d
AM33XX_CLKSEL_MASK	cm-regbits-33xx.h	292;"	d
AM33XX_CLKSEL_PRUSS_OCP_CLK	cm33xx.h	339;"	d
AM33XX_CLKSEL_PRUSS_OCP_CLK_OFFSET	cm33xx.h	338;"	d
AM33XX_CLKSEL_SHIFT	cm-regbits-33xx.h	291;"	d
AM33XX_CLKSEL_TIMER1MS_CLK	cm33xx.h	335;"	d
AM33XX_CLKSEL_TIMER1MS_CLK_OFFSET	cm33xx.h	334;"	d
AM33XX_CLKSEL_TIMER2_CLK	cm33xx.h	321;"	d
AM33XX_CLKSEL_TIMER2_CLK_OFFSET	cm33xx.h	320;"	d
AM33XX_CLKSEL_TIMER3_CLK	cm33xx.h	323;"	d
AM33XX_CLKSEL_TIMER3_CLK_OFFSET	cm33xx.h	322;"	d
AM33XX_CLKSEL_TIMER4_CLK	cm33xx.h	325;"	d
AM33XX_CLKSEL_TIMER4_CLK_OFFSET	cm33xx.h	324;"	d
AM33XX_CLKSEL_TIMER5_CLK	cm33xx.h	329;"	d
AM33XX_CLKSEL_TIMER5_CLK_OFFSET	cm33xx.h	328;"	d
AM33XX_CLKSEL_TIMER6_CLK	cm33xx.h	331;"	d
AM33XX_CLKSEL_TIMER6_CLK_OFFSET	cm33xx.h	330;"	d
AM33XX_CLKSEL_TIMER7_CLK	cm33xx.h	319;"	d
AM33XX_CLKSEL_TIMER7_CLK_OFFSET	cm33xx.h	318;"	d
AM33XX_CLKSEL_WDT1_CLK	cm33xx.h	343;"	d
AM33XX_CLKSEL_WDT1_CLK_OFFSET	cm33xx.h	342;"	d
AM33XX_CLKTRCTRL_MASK	cm-regbits-33xx.h	321;"	d
AM33XX_CLKTRCTRL_SHIFT	cm-regbits-33xx.h	320;"	d
AM33XX_CM_AUTOIDLE_DPLL_CORE	cm33xx.h	251;"	d
AM33XX_CM_AUTOIDLE_DPLL_CORE_OFFSET	cm33xx.h	250;"	d
AM33XX_CM_AUTOIDLE_DPLL_DDR	cm33xx.h	231;"	d
AM33XX_CM_AUTOIDLE_DPLL_DDR_OFFSET	cm33xx.h	230;"	d
AM33XX_CM_AUTOIDLE_DPLL_DISP	cm33xx.h	241;"	d
AM33XX_CM_AUTOIDLE_DPLL_DISP_OFFSET	cm33xx.h	240;"	d
AM33XX_CM_AUTOIDLE_DPLL_MPU	cm33xx.h	221;"	d
AM33XX_CM_AUTOIDLE_DPLL_MPU_OFFSET	cm33xx.h	220;"	d
AM33XX_CM_AUTOIDLE_DPLL_PER	cm33xx.h	261;"	d
AM33XX_CM_AUTOIDLE_DPLL_PER_OFFSET	cm33xx.h	260;"	d
AM33XX_CM_BASE	cm33xx.h	32;"	d
AM33XX_CM_CEFUSE_CEFUSE_CLKCTRL	cm33xx.h	381;"	d
AM33XX_CM_CEFUSE_CEFUSE_CLKCTRL_OFFSET	cm33xx.h	380;"	d
AM33XX_CM_CEFUSE_CLKSTCTRL	cm33xx.h	379;"	d
AM33XX_CM_CEFUSE_CLKSTCTRL_OFFSET	cm33xx.h	378;"	d
AM33XX_CM_CEFUSE_MOD	cm33xx.h	45;"	d
AM33XX_CM_CLKDCOLDO_DPLL_PER	cm33xx.h	269;"	d
AM33XX_CM_CLKDCOLDO_DPLL_PER_OFFSET	cm33xx.h	268;"	d
AM33XX_CM_CLKMODE_DPLL_CORE	cm33xx.h	279;"	d
AM33XX_CM_CLKMODE_DPLL_CORE_OFFSET	cm33xx.h	278;"	d
AM33XX_CM_CLKMODE_DPLL_DDR	cm33xx.h	281;"	d
AM33XX_CM_CLKMODE_DPLL_DDR_OFFSET	cm33xx.h	280;"	d
AM33XX_CM_CLKMODE_DPLL_DISP	cm33xx.h	283;"	d
AM33XX_CM_CLKMODE_DPLL_DISP_OFFSET	cm33xx.h	282;"	d
AM33XX_CM_CLKMODE_DPLL_MPU	cm33xx.h	275;"	d
AM33XX_CM_CLKMODE_DPLL_MPU_OFFSET	cm33xx.h	274;"	d
AM33XX_CM_CLKMODE_DPLL_PER	cm33xx.h	277;"	d
AM33XX_CM_CLKMODE_DPLL_PER_OFFSET	cm33xx.h	276;"	d
AM33XX_CM_CLKOUT_CTRL	cm33xx.h	355;"	d
AM33XX_CM_CLKOUT_CTRL_OFFSET	cm33xx.h	354;"	d
AM33XX_CM_CLKSEL_DPLL_CORE	cm33xx.h	259;"	d
AM33XX_CM_CLKSEL_DPLL_CORE_OFFSET	cm33xx.h	258;"	d
AM33XX_CM_CLKSEL_DPLL_DDR	cm33xx.h	239;"	d
AM33XX_CM_CLKSEL_DPLL_DDR_OFFSET	cm33xx.h	238;"	d
AM33XX_CM_CLKSEL_DPLL_DISP	cm33xx.h	249;"	d
AM33XX_CM_CLKSEL_DPLL_DISP_OFFSET	cm33xx.h	248;"	d
AM33XX_CM_CLKSEL_DPLL_MPU	cm33xx.h	229;"	d
AM33XX_CM_CLKSEL_DPLL_MPU_OFFSET	cm33xx.h	228;"	d
AM33XX_CM_CLKSEL_DPLL_PERIPH	cm33xx.h	285;"	d
AM33XX_CM_CLKSEL_DPLL_PERIPH_OFFSET	cm33xx.h	284;"	d
AM33XX_CM_CPTS_RFT_CLKSEL	cm33xx.h	333;"	d
AM33XX_CM_CPTS_RFT_CLKSEL_OFFSET	cm33xx.h	332;"	d
AM33XX_CM_DEVICE_MOD	cm33xx.h	42;"	d
AM33XX_CM_DIV_M2_DPLL_DDR	cm33xx.h	287;"	d
AM33XX_CM_DIV_M2_DPLL_DDR_OFFSET	cm33xx.h	286;"	d
AM33XX_CM_DIV_M2_DPLL_DISP	cm33xx.h	289;"	d
AM33XX_CM_DIV_M2_DPLL_DISP_OFFSET	cm33xx.h	288;"	d
AM33XX_CM_DIV_M2_DPLL_MPU	cm33xx.h	291;"	d
AM33XX_CM_DIV_M2_DPLL_MPU_OFFSET	cm33xx.h	290;"	d
AM33XX_CM_DIV_M2_DPLL_PER	cm33xx.h	293;"	d
AM33XX_CM_DIV_M2_DPLL_PER_OFFSET	cm33xx.h	292;"	d
AM33XX_CM_DIV_M4_DPLL_CORE	cm33xx.h	271;"	d
AM33XX_CM_DIV_M4_DPLL_CORE_OFFSET	cm33xx.h	270;"	d
AM33XX_CM_DIV_M5_DPLL_CORE	cm33xx.h	273;"	d
AM33XX_CM_DIV_M5_DPLL_CORE_OFFSET	cm33xx.h	272;"	d
AM33XX_CM_DIV_M6_DPLL_CORE	cm33xx.h	315;"	d
AM33XX_CM_DIV_M6_DPLL_CORE_OFFSET	cm33xx.h	314;"	d
AM33XX_CM_DPLL_MOD	cm33xx.h	40;"	d
AM33XX_CM_GFX_BITBLT_CLKCTRL	cm33xx.h	369;"	d
AM33XX_CM_GFX_BITBLT_CLKCTRL_OFFSET	cm33xx.h	368;"	d
AM33XX_CM_GFX_GFX_CLKCTRL	cm33xx.h	367;"	d
AM33XX_CM_GFX_GFX_CLKCTRL_OFFSET	cm33xx.h	366;"	d
AM33XX_CM_GFX_L3_CLKSTCTRL	cm33xx.h	365;"	d
AM33XX_CM_GFX_L3_CLKSTCTRL_OFFSET	cm33xx.h	364;"	d
AM33XX_CM_GFX_L4LS_GFX_CLKSTCTRL__1	cm33xx.h	371;"	d
AM33XX_CM_GFX_L4LS_GFX_CLKSTCTRL__1_OFFSET	cm33xx.h	370;"	d
AM33XX_CM_GFX_MMUCFG_CLKCTRL	cm33xx.h	373;"	d
AM33XX_CM_GFX_MMUCFG_CLKCTRL_OFFSET	cm33xx.h	372;"	d
AM33XX_CM_GFX_MMUDATA_CLKCTRL	cm33xx.h	375;"	d
AM33XX_CM_GFX_MMUDATA_CLKCTRL_OFFSET	cm33xx.h	374;"	d
AM33XX_CM_GFX_MOD	cm33xx.h	44;"	d
AM33XX_CM_IDLEST_DPLL_CORE	cm33xx.h	253;"	d
AM33XX_CM_IDLEST_DPLL_CORE_OFFSET	cm33xx.h	252;"	d
AM33XX_CM_IDLEST_DPLL_DDR	cm33xx.h	233;"	d
AM33XX_CM_IDLEST_DPLL_DDR_OFFSET	cm33xx.h	232;"	d
AM33XX_CM_IDLEST_DPLL_DISP	cm33xx.h	243;"	d
AM33XX_CM_IDLEST_DPLL_DISP_OFFSET	cm33xx.h	242;"	d
AM33XX_CM_IDLEST_DPLL_MPU	cm33xx.h	223;"	d
AM33XX_CM_IDLEST_DPLL_MPU_OFFSET	cm33xx.h	222;"	d
AM33XX_CM_IDLEST_DPLL_PER	cm33xx.h	263;"	d
AM33XX_CM_IDLEST_DPLL_PER_OFFSET	cm33xx.h	262;"	d
AM33XX_CM_L3_AON_CLKSTCTRL	cm33xx.h	219;"	d
AM33XX_CM_L3_AON_CLKSTCTRL_OFFSET	cm33xx.h	218;"	d
AM33XX_CM_L4_WKUP_AON_CLKSTCTRL	cm33xx.h	309;"	d
AM33XX_CM_L4_WKUP_AON_CLKSTCTRL_OFFSET	cm33xx.h	308;"	d
AM33XX_CM_MAC_CLKSEL	cm33xx.h	327;"	d
AM33XX_CM_MAC_CLKSEL_OFFSET	cm33xx.h	326;"	d
AM33XX_CM_MPU_CLKSTCTRL	cm33xx.h	349;"	d
AM33XX_CM_MPU_CLKSTCTRL_OFFSET	cm33xx.h	348;"	d
AM33XX_CM_MPU_MOD	cm33xx.h	41;"	d
AM33XX_CM_MPU_MPU_CLKCTRL	cm33xx.h	351;"	d
AM33XX_CM_MPU_MPU_CLKCTRL_OFFSET	cm33xx.h	350;"	d
AM33XX_CM_PER_AES0_CLKCTRL	cm33xx.h	121;"	d
AM33XX_CM_PER_AES0_CLKCTRL_OFFSET	cm33xx.h	120;"	d
AM33XX_CM_PER_AES1_CLKCTRL	cm33xx.h	123;"	d
AM33XX_CM_PER_AES1_CLKCTRL_OFFSET	cm33xx.h	122;"	d
AM33XX_CM_PER_CLKDIV32K_CLKCTRL	cm33xx.h	201;"	d
AM33XX_CM_PER_CLKDIV32K_CLKCTRL_OFFSET	cm33xx.h	200;"	d
AM33XX_CM_PER_CLK_24MHZ_CLKSTCTRL	cm33xx.h	203;"	d
AM33XX_CM_PER_CLK_24MHZ_CLKSTCTRL_OFFSET	cm33xx.h	202;"	d
AM33XX_CM_PER_CPGMAC0_CLKCTRL	cm33xx.h	59;"	d
AM33XX_CM_PER_CPGMAC0_CLKCTRL_OFFSET	cm33xx.h	58;"	d
AM33XX_CM_PER_CPSW_CLKSTCTRL	cm33xx.h	197;"	d
AM33XX_CM_PER_CPSW_CLKSTCTRL_OFFSET	cm33xx.h	196;"	d
AM33XX_CM_PER_DCAN0_CLKCTRL	cm33xx.h	143;"	d
AM33XX_CM_PER_DCAN0_CLKCTRL_OFFSET	cm33xx.h	142;"	d
AM33XX_CM_PER_DCAN1_CLKCTRL	cm33xx.h	145;"	d
AM33XX_CM_PER_DCAN1_CLKCTRL_OFFSET	cm33xx.h	144;"	d
AM33XX_CM_PER_DES_CLKCTRL	cm33xx.h	125;"	d
AM33XX_CM_PER_DES_CLKCTRL_OFFSET	cm33xx.h	124;"	d
AM33XX_CM_PER_ELM_CLKCTRL	cm33xx.h	81;"	d
AM33XX_CM_PER_ELM_CLKCTRL_OFFSET	cm33xx.h	80;"	d
AM33XX_CM_PER_EMIF_CLKCTRL	cm33xx.h	69;"	d
AM33XX_CM_PER_EMIF_CLKCTRL_OFFSET	cm33xx.h	68;"	d
AM33XX_CM_PER_EMIF_FW_CLKCTRL	cm33xx.h	149;"	d
AM33XX_CM_PER_EMIF_FW_CLKCTRL_OFFSET	cm33xx.h	148;"	d
AM33XX_CM_PER_EPWMSS0_CLKCTRL	cm33xx.h	151;"	d
AM33XX_CM_PER_EPWMSS0_CLKCTRL_OFFSET	cm33xx.h	150;"	d
AM33XX_CM_PER_EPWMSS1_CLKCTRL	cm33xx.h	147;"	d
AM33XX_CM_PER_EPWMSS1_CLKCTRL_OFFSET	cm33xx.h	146;"	d
AM33XX_CM_PER_EPWMSS2_CLKCTRL	cm33xx.h	153;"	d
AM33XX_CM_PER_EPWMSS2_CLKCTRL_OFFSET	cm33xx.h	152;"	d
AM33XX_CM_PER_GPIO1_CLKCTRL	cm33xx.h	133;"	d
AM33XX_CM_PER_GPIO1_CLKCTRL_OFFSET	cm33xx.h	132;"	d
AM33XX_CM_PER_GPIO2_CLKCTRL	cm33xx.h	135;"	d
AM33XX_CM_PER_GPIO2_CLKCTRL_OFFSET	cm33xx.h	134;"	d
AM33XX_CM_PER_GPIO3_CLKCTRL	cm33xx.h	137;"	d
AM33XX_CM_PER_GPIO3_CLKCTRL_OFFSET	cm33xx.h	136;"	d
AM33XX_CM_PER_GPIO4_CLKCTRL	cm33xx.h	139;"	d
AM33XX_CM_PER_GPIO4_CLKCTRL_OFFSET	cm33xx.h	138;"	d
AM33XX_CM_PER_GPIO5_CLKCTRL	cm33xx.h	175;"	d
AM33XX_CM_PER_GPIO5_CLKCTRL_OFFSET	cm33xx.h	174;"	d
AM33XX_CM_PER_GPIO6_CLKCTRL	cm33xx.h	131;"	d
AM33XX_CM_PER_GPIO6_CLKCTRL_OFFSET	cm33xx.h	130;"	d
AM33XX_CM_PER_GPMC_CLKCTRL	cm33xx.h	73;"	d
AM33XX_CM_PER_GPMC_CLKCTRL_OFFSET	cm33xx.h	72;"	d
AM33XX_CM_PER_I2C1_CLKCTRL	cm33xx.h	85;"	d
AM33XX_CM_PER_I2C1_CLKCTRL_OFFSET	cm33xx.h	84;"	d
AM33XX_CM_PER_I2C2_CLKCTRL	cm33xx.h	83;"	d
AM33XX_CM_PER_I2C2_CLKCTRL_OFFSET	cm33xx.h	82;"	d
AM33XX_CM_PER_IEEE5000_CLKCTRL	cm33xx.h	159;"	d
AM33XX_CM_PER_IEEE5000_CLKCTRL_OFFSET	cm33xx.h	158;"	d
AM33XX_CM_PER_L3S_CLKSTCTRL	cm33xx.h	53;"	d
AM33XX_CM_PER_L3S_CLKSTCTRL_OFFSET	cm33xx.h	52;"	d
AM33XX_CM_PER_L3_CLKCTRL	cm33xx.h	157;"	d
AM33XX_CM_PER_L3_CLKCTRL_OFFSET	cm33xx.h	156;"	d
AM33XX_CM_PER_L3_CLKSTCTRL	cm33xx.h	57;"	d
AM33XX_CM_PER_L3_CLKSTCTRL_OFFSET	cm33xx.h	56;"	d
AM33XX_CM_PER_L3_INSTR_CLKCTRL	cm33xx.h	155;"	d
AM33XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET	cm33xx.h	154;"	d
AM33XX_CM_PER_L4FW_CLKCTRL	cm33xx.h	97;"	d
AM33XX_CM_PER_L4FW_CLKCTRL_OFFSET	cm33xx.h	96;"	d
AM33XX_CM_PER_L4FW_CLKSTCTRL	cm33xx.h	55;"	d
AM33XX_CM_PER_L4FW_CLKSTCTRL_OFFSET	cm33xx.h	54;"	d
AM33XX_CM_PER_L4HS_CLKCTRL	cm33xx.h	183;"	d
AM33XX_CM_PER_L4HS_CLKCTRL_OFFSET	cm33xx.h	182;"	d
AM33XX_CM_PER_L4HS_CLKSTCTRL	cm33xx.h	181;"	d
AM33XX_CM_PER_L4HS_CLKSTCTRL_OFFSET	cm33xx.h	180;"	d
AM33XX_CM_PER_L4LS_CLKCTRL	cm33xx.h	95;"	d
AM33XX_CM_PER_L4LS_CLKCTRL_OFFSET	cm33xx.h	94;"	d
AM33XX_CM_PER_L4LS_CLKSTCTRL	cm33xx.h	51;"	d
AM33XX_CM_PER_L4LS_CLKSTCTRL_OFFSET	cm33xx.h	50;"	d
AM33XX_CM_PER_LCDC_CLKCTRL	cm33xx.h	61;"	d
AM33XX_CM_PER_LCDC_CLKCTRL_OFFSET	cm33xx.h	60;"	d
AM33XX_CM_PER_LCDC_CLKSTCTRL	cm33xx.h	199;"	d
AM33XX_CM_PER_LCDC_CLKSTCTRL_OFFSET	cm33xx.h	198;"	d
AM33XX_CM_PER_MAILBOX0_CLKCTRL	cm33xx.h	179;"	d
AM33XX_CM_PER_MAILBOX0_CLKCTRL_OFFSET	cm33xx.h	178;"	d
AM33XX_CM_PER_MAILBOX1_CLKCTRL	cm33xx.h	193;"	d
AM33XX_CM_PER_MAILBOX1_CLKCTRL_OFFSET	cm33xx.h	192;"	d
AM33XX_CM_PER_MCASP0_CLKCTRL	cm33xx.h	75;"	d
AM33XX_CM_PER_MCASP0_CLKCTRL_OFFSET	cm33xx.h	74;"	d
AM33XX_CM_PER_MCASP1_CLKCTRL	cm33xx.h	99;"	d
AM33XX_CM_PER_MCASP1_CLKCTRL_OFFSET	cm33xx.h	98;"	d
AM33XX_CM_PER_MCASP2_CLKCTRL	cm33xx.h	117;"	d
AM33XX_CM_PER_MCASP2_CLKCTRL_OFFSET	cm33xx.h	116;"	d
AM33XX_CM_PER_MLB_CLKCTRL	cm33xx.h	65;"	d
AM33XX_CM_PER_MLB_CLKCTRL_OFFSET	cm33xx.h	64;"	d
AM33XX_CM_PER_MMC0_CLKCTRL	cm33xx.h	79;"	d
AM33XX_CM_PER_MMC0_CLKCTRL_OFFSET	cm33xx.h	78;"	d
AM33XX_CM_PER_MMC1_CLKCTRL	cm33xx.h	167;"	d
AM33XX_CM_PER_MMC1_CLKCTRL_OFFSET	cm33xx.h	166;"	d
AM33XX_CM_PER_MMC2_CLKCTRL	cm33xx.h	169;"	d
AM33XX_CM_PER_MMC2_CLKCTRL_OFFSET	cm33xx.h	168;"	d
AM33XX_CM_PER_MOD	cm33xx.h	38;"	d
AM33XX_CM_PER_MSTR_EXPS_CLKCTRL	cm33xx.h	185;"	d
AM33XX_CM_PER_MSTR_EXPS_CLKCTRL_OFFSET	cm33xx.h	184;"	d
AM33XX_CM_PER_OCMCRAM_CLKCTRL	cm33xx.h	71;"	d
AM33XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET	cm33xx.h	70;"	d
AM33XX_CM_PER_OCPWP_CLKCTRL	cm33xx.h	191;"	d
AM33XX_CM_PER_OCPWP_CLKCTRL_OFFSET	cm33xx.h	190;"	d
AM33XX_CM_PER_OCPWP_L3_CLKSTCTRL	cm33xx.h	189;"	d
AM33XX_CM_PER_OCPWP_L3_CLKSTCTRL_OFFSET	cm33xx.h	188;"	d
AM33XX_CM_PER_PKA_CLKCTRL	cm33xx.h	129;"	d
AM33XX_CM_PER_PKA_CLKCTRL_OFFSET	cm33xx.h	128;"	d
AM33XX_CM_PER_PRUSS_CLKCTRL	cm33xx.h	161;"	d
AM33XX_CM_PER_PRUSS_CLKCTRL_OFFSET	cm33xx.h	160;"	d
AM33XX_CM_PER_PRUSS_CLKSTCTRL	cm33xx.h	195;"	d
AM33XX_CM_PER_PRUSS_CLKSTCTRL_OFFSET	cm33xx.h	194;"	d
AM33XX_CM_PER_RNG_CLKCTRL	cm33xx.h	119;"	d
AM33XX_CM_PER_RNG_CLKCTRL_OFFSET	cm33xx.h	118;"	d
AM33XX_CM_PER_SHA0_CLKCTRL	cm33xx.h	127;"	d
AM33XX_CM_PER_SHA0_CLKCTRL_OFFSET	cm33xx.h	126;"	d
AM33XX_CM_PER_SLV_EXPS_CLKCTRL	cm33xx.h	187;"	d
AM33XX_CM_PER_SLV_EXPS_CLKCTRL_OFFSET	cm33xx.h	186;"	d
AM33XX_CM_PER_SPI0_CLKCTRL	cm33xx.h	87;"	d
AM33XX_CM_PER_SPI0_CLKCTRL_OFFSET	cm33xx.h	86;"	d
AM33XX_CM_PER_SPI1_CLKCTRL	cm33xx.h	89;"	d
AM33XX_CM_PER_SPI1_CLKCTRL_OFFSET	cm33xx.h	88;"	d
AM33XX_CM_PER_SPI2_CLKCTRL	cm33xx.h	91;"	d
AM33XX_CM_PER_SPI2_CLKCTRL_OFFSET	cm33xx.h	90;"	d
AM33XX_CM_PER_SPI3_CLKCTRL	cm33xx.h	93;"	d
AM33XX_CM_PER_SPI3_CLKCTRL_OFFSET	cm33xx.h	92;"	d
AM33XX_CM_PER_SPINLOCK_CLKCTRL	cm33xx.h	177;"	d
AM33XX_CM_PER_SPINLOCK_CLKCTRL_OFFSET	cm33xx.h	176;"	d
AM33XX_CM_PER_TIMER2_CLKCTRL	cm33xx.h	111;"	d
AM33XX_CM_PER_TIMER2_CLKCTRL_OFFSET	cm33xx.h	110;"	d
AM33XX_CM_PER_TIMER3_CLKCTRL	cm33xx.h	113;"	d
AM33XX_CM_PER_TIMER3_CLKCTRL_OFFSET	cm33xx.h	112;"	d
AM33XX_CM_PER_TIMER4_CLKCTRL	cm33xx.h	115;"	d
AM33XX_CM_PER_TIMER4_CLKCTRL_OFFSET	cm33xx.h	114;"	d
AM33XX_CM_PER_TIMER5_CLKCTRL	cm33xx.h	163;"	d
AM33XX_CM_PER_TIMER5_CLKCTRL_OFFSET	cm33xx.h	162;"	d
AM33XX_CM_PER_TIMER6_CLKCTRL	cm33xx.h	165;"	d
AM33XX_CM_PER_TIMER6_CLKCTRL_OFFSET	cm33xx.h	164;"	d
AM33XX_CM_PER_TIMER7_CLKCTRL	cm33xx.h	109;"	d
AM33XX_CM_PER_TIMER7_CLKCTRL_OFFSET	cm33xx.h	108;"	d
AM33XX_CM_PER_TPCC_CLKCTRL	cm33xx.h	141;"	d
AM33XX_CM_PER_TPCC_CLKCTRL_OFFSET	cm33xx.h	140;"	d
AM33XX_CM_PER_TPTC0_CLKCTRL	cm33xx.h	67;"	d
AM33XX_CM_PER_TPTC0_CLKCTRL_OFFSET	cm33xx.h	66;"	d
AM33XX_CM_PER_TPTC1_CLKCTRL	cm33xx.h	171;"	d
AM33XX_CM_PER_TPTC1_CLKCTRL_OFFSET	cm33xx.h	170;"	d
AM33XX_CM_PER_TPTC2_CLKCTRL	cm33xx.h	173;"	d
AM33XX_CM_PER_TPTC2_CLKCTRL_OFFSET	cm33xx.h	172;"	d
AM33XX_CM_PER_UART1_CLKCTRL	cm33xx.h	101;"	d
AM33XX_CM_PER_UART1_CLKCTRL_OFFSET	cm33xx.h	100;"	d
AM33XX_CM_PER_UART2_CLKCTRL	cm33xx.h	103;"	d
AM33XX_CM_PER_UART2_CLKCTRL_OFFSET	cm33xx.h	102;"	d
AM33XX_CM_PER_UART3_CLKCTRL	cm33xx.h	105;"	d
AM33XX_CM_PER_UART3_CLKCTRL_OFFSET	cm33xx.h	104;"	d
AM33XX_CM_PER_UART4_CLKCTRL	cm33xx.h	107;"	d
AM33XX_CM_PER_UART4_CLKCTRL_OFFSET	cm33xx.h	106;"	d
AM33XX_CM_PER_UART5_CLKCTRL	cm33xx.h	77;"	d
AM33XX_CM_PER_UART5_CLKCTRL_OFFSET	cm33xx.h	76;"	d
AM33XX_CM_PER_USB0_CLKCTRL	cm33xx.h	63;"	d
AM33XX_CM_PER_USB0_CLKCTRL_OFFSET	cm33xx.h	62;"	d
AM33XX_CM_REGADDR	cm33xx.h	34;"	d
AM33XX_CM_RTC_CLKSTCTRL	cm33xx.h	361;"	d
AM33XX_CM_RTC_CLKSTCTRL_OFFSET	cm33xx.h	360;"	d
AM33XX_CM_RTC_MOD	cm33xx.h	43;"	d
AM33XX_CM_RTC_RTC_CLKCTRL	cm33xx.h	359;"	d
AM33XX_CM_RTC_RTC_CLKCTRL_OFFSET	cm33xx.h	358;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_CORE	cm33xx.h	255;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_CORE_OFFSET	cm33xx.h	254;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_DDR	cm33xx.h	235;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_DDR_OFFSET	cm33xx.h	234;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_DISP	cm33xx.h	245;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_DISP_OFFSET	cm33xx.h	244;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_MPU	cm33xx.h	225;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_MPU_OFFSET	cm33xx.h	224;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_PER	cm33xx.h	265;"	d
AM33XX_CM_SSC_DELTAMSTEP_DPLL_PER_OFFSET	cm33xx.h	264;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_CORE	cm33xx.h	257;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_CORE_OFFSET	cm33xx.h	256;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_DDR	cm33xx.h	237;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_DDR_OFFSET	cm33xx.h	236;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_DISP	cm33xx.h	247;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_DISP_OFFSET	cm33xx.h	246;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_MPU	cm33xx.h	227;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_MPU_OFFSET	cm33xx.h	226;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_PER	cm33xx.h	267;"	d
AM33XX_CM_SSC_MODFREQDIV_DPLL_PER_OFFSET	cm33xx.h	266;"	d
AM33XX_CM_WKUP_ADC_TSC_CLKCTRL	cm33xx.h	301;"	d
AM33XX_CM_WKUP_ADC_TSC_CLKCTRL_OFFSET	cm33xx.h	300;"	d
AM33XX_CM_WKUP_CLKSTCTRL	cm33xx.h	207;"	d
AM33XX_CM_WKUP_CLKSTCTRL_OFFSET	cm33xx.h	206;"	d
AM33XX_CM_WKUP_CONTROL_CLKCTRL	cm33xx.h	209;"	d
AM33XX_CM_WKUP_CONTROL_CLKCTRL_OFFSET	cm33xx.h	208;"	d
AM33XX_CM_WKUP_DEBUGSS_CLKCTRL	cm33xx.h	217;"	d
AM33XX_CM_WKUP_DEBUGSS_CLKCTRL_OFFSET	cm33xx.h	216;"	d
AM33XX_CM_WKUP_GPIO0_CLKCTRL	cm33xx.h	211;"	d
AM33XX_CM_WKUP_GPIO0_CLKCTRL_OFFSET	cm33xx.h	210;"	d
AM33XX_CM_WKUP_I2C0_CLKCTRL	cm33xx.h	299;"	d
AM33XX_CM_WKUP_I2C0_CLKCTRL_OFFSET	cm33xx.h	298;"	d
AM33XX_CM_WKUP_L4WKUP_CLKCTRL	cm33xx.h	213;"	d
AM33XX_CM_WKUP_L4WKUP_CLKCTRL_OFFSET	cm33xx.h	212;"	d
AM33XX_CM_WKUP_MOD	cm33xx.h	39;"	d
AM33XX_CM_WKUP_SMARTREFLEX0_CLKCTRL	cm33xx.h	303;"	d
AM33XX_CM_WKUP_SMARTREFLEX0_CLKCTRL_OFFSET	cm33xx.h	302;"	d
AM33XX_CM_WKUP_SMARTREFLEX1_CLKCTRL	cm33xx.h	307;"	d
AM33XX_CM_WKUP_SMARTREFLEX1_CLKCTRL_OFFSET	cm33xx.h	306;"	d
AM33XX_CM_WKUP_TIMER0_CLKCTRL	cm33xx.h	215;"	d
AM33XX_CM_WKUP_TIMER0_CLKCTRL_OFFSET	cm33xx.h	214;"	d
AM33XX_CM_WKUP_TIMER1_CLKCTRL	cm33xx.h	305;"	d
AM33XX_CM_WKUP_TIMER1_CLKCTRL_OFFSET	cm33xx.h	304;"	d
AM33XX_CM_WKUP_UART0_CLKCTRL	cm33xx.h	297;"	d
AM33XX_CM_WKUP_UART0_CLKCTRL_OFFSET	cm33xx.h	296;"	d
AM33XX_CM_WKUP_WDT0_CLKCTRL	cm33xx.h	311;"	d
AM33XX_CM_WKUP_WDT0_CLKCTRL_OFFSET	cm33xx.h	310;"	d
AM33XX_CM_WKUP_WDT1_CLKCTRL	cm33xx.h	313;"	d
AM33XX_CM_WKUP_WDT1_CLKCTRL_OFFSET	cm33xx.h	312;"	d
AM33XX_CM_WKUP_WKUP_M3_CLKCTRL	cm33xx.h	295;"	d
AM33XX_CM_WKUP_WKUP_M3_CLKCTRL_OFFSET	cm33xx.h	294;"	d
AM33XX_CONTROL_SEC_CLK_CTRL	control.h	353;"	d
AM33XX_CONTROL_STATUS	control.h	352;"	d
AM33XX_CONTROL_STATUS_SYSBOOT1_MASK	control.h	357;"	d
AM33XX_CONTROL_STATUS_SYSBOOT1_SHIFT	control.h	356;"	d
AM33XX_CTRL_BASE	plat/am33xx.h	22;"	d
AM33XX_CTRL_REGADDR	control.h	33;"	d
AM33XX_CTRL_REGADDR	control.h	42;"	d
AM33XX_DEBUGSS_MEM_STATEST_MASK	prm-regbits-33xx.h	35;"	d
AM33XX_DEBUGSS_MEM_STATEST_SHIFT	prm-regbits-33xx.h	34;"	d
AM33XX_DELTAMSTEP_MASK	cm-regbits-33xx.h	329;"	d
AM33XX_DELTAMSTEP_SHIFT	cm-regbits-33xx.h	328;"	d
AM33XX_DISABLE_RTA_EXPORT_MASK	prm-regbits-33xx.h	39;"	d
AM33XX_DISABLE_RTA_EXPORT_SHIFT	prm-regbits-33xx.h	38;"	d
AM33XX_DPLL_BYP_CLKSEL_MASK	cm-regbits-33xx.h	333;"	d
AM33XX_DPLL_BYP_CLKSEL_SHIFT	cm-regbits-33xx.h	332;"	d
AM33XX_DPLL_CLKDCOLDO_GATE_CTRL_MASK	cm-regbits-33xx.h	337;"	d
AM33XX_DPLL_CLKDCOLDO_GATE_CTRL_SHIFT	cm-regbits-33xx.h	336;"	d
AM33XX_DPLL_CLKDCOLDO_PWDN_MASK	cm-regbits-33xx.h	341;"	d
AM33XX_DPLL_CLKDCOLDO_PWDN_SHIFT	cm-regbits-33xx.h	340;"	d
AM33XX_DPLL_CLKOUT_DIVCHACK_M2_PER_MASK	cm-regbits-33xx.h	357;"	d
AM33XX_DPLL_CLKOUT_DIVCHACK_M2_PER_SHIFT	cm-regbits-33xx.h	356;"	d
AM33XX_DPLL_CLKOUT_DIVCHACK_MASK	cm-regbits-33xx.h	353;"	d
AM33XX_DPLL_CLKOUT_DIVCHACK_SHIFT	cm-regbits-33xx.h	352;"	d
AM33XX_DPLL_CLKOUT_DIV_0_6_MASK	cm-regbits-33xx.h	349;"	d
AM33XX_DPLL_CLKOUT_DIV_0_6_SHIFT	cm-regbits-33xx.h	348;"	d
AM33XX_DPLL_CLKOUT_DIV_MASK	cm-regbits-33xx.h	345;"	d
AM33XX_DPLL_CLKOUT_DIV_SHIFT	cm-regbits-33xx.h	344;"	d
AM33XX_DPLL_CLKOUT_GATE_CTRL_MASK	cm-regbits-33xx.h	364;"	d
AM33XX_DPLL_CLKOUT_GATE_CTRL_SHIFT	cm-regbits-33xx.h	363;"	d
AM33XX_DPLL_CORE_RECAL_EN_MASK	prm-regbits-33xx.h	43;"	d
AM33XX_DPLL_CORE_RECAL_EN_SHIFT	prm-regbits-33xx.h	42;"	d
AM33XX_DPLL_CORE_RECAL_ST_MASK	prm-regbits-33xx.h	47;"	d
AM33XX_DPLL_CORE_RECAL_ST_SHIFT	prm-regbits-33xx.h	46;"	d
AM33XX_DPLL_DDR_RECAL_EN_MASK	prm-regbits-33xx.h	51;"	d
AM33XX_DPLL_DDR_RECAL_EN_SHIFT	prm-regbits-33xx.h	50;"	d
AM33XX_DPLL_DDR_RECAL_ST_MASK	prm-regbits-33xx.h	55;"	d
AM33XX_DPLL_DDR_RECAL_ST_SHIFT	prm-regbits-33xx.h	54;"	d
AM33XX_DPLL_DISP_RECAL_EN_MASK	prm-regbits-33xx.h	59;"	d
AM33XX_DPLL_DISP_RECAL_EN_SHIFT	prm-regbits-33xx.h	58;"	d
AM33XX_DPLL_DISP_RECAL_ST_MASK	prm-regbits-33xx.h	63;"	d
AM33XX_DPLL_DISP_RECAL_ST_SHIFT	prm-regbits-33xx.h	62;"	d
AM33XX_DPLL_DIV_0_7_MASK	cm-regbits-33xx.h	377;"	d
AM33XX_DPLL_DIV_0_7_SHIFT	cm-regbits-33xx.h	376;"	d
AM33XX_DPLL_DIV_MASK	cm-regbits-33xx.h	371;"	d
AM33XX_DPLL_DIV_SHIFT	cm-regbits-33xx.h	370;"	d
AM33XX_DPLL_DRIFTGUARD_EN_MASK	cm-regbits-33xx.h	384;"	d
AM33XX_DPLL_DRIFTGUARD_EN_SHIFT	cm-regbits-33xx.h	383;"	d
AM33XX_DPLL_EN_MASK	cm-regbits-33xx.h	391;"	d
AM33XX_DPLL_EN_SHIFT	cm-regbits-33xx.h	390;"	d
AM33XX_DPLL_LPMODE_EN_MASK	cm-regbits-33xx.h	398;"	d
AM33XX_DPLL_LPMODE_EN_SHIFT	cm-regbits-33xx.h	397;"	d
AM33XX_DPLL_MPU_RECAL_EN_MASK	prm-regbits-33xx.h	67;"	d
AM33XX_DPLL_MPU_RECAL_EN_SHIFT	prm-regbits-33xx.h	66;"	d
AM33XX_DPLL_MPU_RECAL_ST_MASK	prm-regbits-33xx.h	71;"	d
AM33XX_DPLL_MPU_RECAL_ST_SHIFT	prm-regbits-33xx.h	70;"	d
AM33XX_DPLL_MULT_MASK	cm-regbits-33xx.h	405;"	d
AM33XX_DPLL_MULT_PERIPH_MASK	cm-regbits-33xx.h	409;"	d
AM33XX_DPLL_MULT_PERIPH_SHIFT	cm-regbits-33xx.h	408;"	d
AM33XX_DPLL_MULT_SHIFT	cm-regbits-33xx.h	404;"	d
AM33XX_DPLL_PER_DIV_MASK	cm-regbits-33xx.h	373;"	d
AM33XX_DPLL_PER_RECAL_EN_MASK	prm-regbits-33xx.h	75;"	d
AM33XX_DPLL_PER_RECAL_EN_SHIFT	prm-regbits-33xx.h	74;"	d
AM33XX_DPLL_PER_RECAL_ST_MASK	prm-regbits-33xx.h	79;"	d
AM33XX_DPLL_PER_RECAL_ST_SHIFT	prm-regbits-33xx.h	78;"	d
AM33XX_DPLL_REGM4XEN_MASK	cm-regbits-33xx.h	416;"	d
AM33XX_DPLL_REGM4XEN_SHIFT	cm-regbits-33xx.h	415;"	d
AM33XX_DPLL_SD_DIV_MASK	cm-regbits-33xx.h	420;"	d
AM33XX_DPLL_SD_DIV_SHIFT	cm-regbits-33xx.h	419;"	d
AM33XX_DPLL_SSC_ACK_MASK	cm-regbits-33xx.h	427;"	d
AM33XX_DPLL_SSC_ACK_SHIFT	cm-regbits-33xx.h	426;"	d
AM33XX_DPLL_SSC_DOWNSPREAD_MASK	cm-regbits-33xx.h	434;"	d
AM33XX_DPLL_SSC_DOWNSPREAD_SHIFT	cm-regbits-33xx.h	433;"	d
AM33XX_DPLL_SSC_EN_MASK	cm-regbits-33xx.h	441;"	d
AM33XX_DPLL_SSC_EN_SHIFT	cm-regbits-33xx.h	440;"	d
AM33XX_EMULATION_M3_RST_MASK	prm-regbits-33xx.h	83;"	d
AM33XX_EMULATION_M3_RST_SHIFT	prm-regbits-33xx.h	82;"	d
AM33XX_EMULATION_MPU_RST_MASK	prm-regbits-33xx.h	87;"	d
AM33XX_EMULATION_MPU_RST_SHIFT	prm-regbits-33xx.h	86;"	d
AM33XX_ENFUNC1_EXPORT_MASK	prm-regbits-33xx.h	91;"	d
AM33XX_ENFUNC1_EXPORT_SHIFT	prm-regbits-33xx.h	90;"	d
AM33XX_ENFUNC3_EXPORT_MASK	prm-regbits-33xx.h	95;"	d
AM33XX_ENFUNC3_EXPORT_SHIFT	prm-regbits-33xx.h	94;"	d
AM33XX_ENFUNC4_MASK	prm-regbits-33xx.h	99;"	d
AM33XX_ENFUNC4_SHIFT	prm-regbits-33xx.h	98;"	d
AM33XX_ENFUNC5_MASK	prm-regbits-33xx.h	103;"	d
AM33XX_ENFUNC5_SHIFT	prm-regbits-33xx.h	102;"	d
AM33XX_EXTERNAL_WARM_RST_MASK	prm-regbits-33xx.h	107;"	d
AM33XX_EXTERNAL_WARM_RST_SHIFT	prm-regbits-33xx.h	106;"	d
AM33XX_FORCEWKUP_EN_MASK	prm-regbits-33xx.h	111;"	d
AM33XX_FORCEWKUP_EN_SHIFT	prm-regbits-33xx.h	110;"	d
AM33XX_FORCEWKUP_ST_MASK	prm-regbits-33xx.h	115;"	d
AM33XX_FORCEWKUP_ST_SHIFT	prm-regbits-33xx.h	114;"	d
AM33XX_GFX_MEM_ONSTATE_MASK	prm-regbits-33xx.h	119;"	d
AM33XX_GFX_MEM_ONSTATE_SHIFT	prm-regbits-33xx.h	118;"	d
AM33XX_GFX_MEM_RETSTATE_MASK	prm-regbits-33xx.h	123;"	d
AM33XX_GFX_MEM_RETSTATE_SHIFT	prm-regbits-33xx.h	122;"	d
AM33XX_GFX_MEM_STATEST_MASK	prm-regbits-33xx.h	127;"	d
AM33XX_GFX_MEM_STATEST_SHIFT	prm-regbits-33xx.h	126;"	d
AM33XX_GFX_RST_MASK	prm-regbits-33xx.h	131;"	d
AM33XX_GFX_RST_SHIFT	prm-regbits-33xx.h	130;"	d
AM33XX_GLOBAL_COLD_RST_MASK	prm-regbits-33xx.h	135;"	d
AM33XX_GLOBAL_COLD_RST_SHIFT	prm-regbits-33xx.h	134;"	d
AM33XX_GLOBAL_WARM_SW_RST_MASK	prm-regbits-33xx.h	139;"	d
AM33XX_GLOBAL_WARM_SW_RST_SHIFT	prm-regbits-33xx.h	138;"	d
AM33XX_HSDIVIDER_CLKOUT1_DIVCHACK_MASK	cm-regbits-33xx.h	449;"	d
AM33XX_HSDIVIDER_CLKOUT1_DIVCHACK_SHIFT	cm-regbits-33xx.h	448;"	d
AM33XX_HSDIVIDER_CLKOUT1_DIV_MASK	cm-regbits-33xx.h	445;"	d
AM33XX_HSDIVIDER_CLKOUT1_DIV_SHIFT	cm-regbits-33xx.h	444;"	d
AM33XX_HSDIVIDER_CLKOUT1_GATE_CTRL_MASK	cm-regbits-33xx.h	453;"	d
AM33XX_HSDIVIDER_CLKOUT1_GATE_CTRL_SHIFT	cm-regbits-33xx.h	452;"	d
AM33XX_HSDIVIDER_CLKOUT1_PWDN_MASK	cm-regbits-33xx.h	457;"	d
AM33XX_HSDIVIDER_CLKOUT1_PWDN_SHIFT	cm-regbits-33xx.h	456;"	d
AM33XX_HSDIVIDER_CLKOUT2_DIVCHACK_MASK	cm-regbits-33xx.h	465;"	d
AM33XX_HSDIVIDER_CLKOUT2_DIVCHACK_SHIFT	cm-regbits-33xx.h	464;"	d
AM33XX_HSDIVIDER_CLKOUT2_DIV_MASK	cm-regbits-33xx.h	461;"	d
AM33XX_HSDIVIDER_CLKOUT2_DIV_SHIFT	cm-regbits-33xx.h	460;"	d
AM33XX_HSDIVIDER_CLKOUT2_GATE_CTRL_MASK	cm-regbits-33xx.h	469;"	d
AM33XX_HSDIVIDER_CLKOUT2_GATE_CTRL_SHIFT	cm-regbits-33xx.h	468;"	d
AM33XX_HSDIVIDER_CLKOUT2_PWDN_MASK	cm-regbits-33xx.h	473;"	d
AM33XX_HSDIVIDER_CLKOUT2_PWDN_SHIFT	cm-regbits-33xx.h	472;"	d
AM33XX_HSDIVIDER_CLKOUT3_DIVCHACK_MASK	cm-regbits-33xx.h	481;"	d
AM33XX_HSDIVIDER_CLKOUT3_DIVCHACK_SHIFT	cm-regbits-33xx.h	480;"	d
AM33XX_HSDIVIDER_CLKOUT3_DIV_MASK	cm-regbits-33xx.h	477;"	d
AM33XX_HSDIVIDER_CLKOUT3_DIV_SHIFT	cm-regbits-33xx.h	476;"	d
AM33XX_HSDIVIDER_CLKOUT3_GATE_CTRL_MASK	cm-regbits-33xx.h	485;"	d
AM33XX_HSDIVIDER_CLKOUT3_GATE_CTRL_SHIFT	cm-regbits-33xx.h	484;"	d
AM33XX_HSDIVIDER_CLKOUT3_PWDN_MASK	cm-regbits-33xx.h	489;"	d
AM33XX_HSDIVIDER_CLKOUT3_PWDN_SHIFT	cm-regbits-33xx.h	488;"	d
AM33XX_ICECRUSHER_M3_RST_MASK	prm-regbits-33xx.h	143;"	d
AM33XX_ICECRUSHER_M3_RST_SHIFT	prm-regbits-33xx.h	142;"	d
AM33XX_ICECRUSHER_MPU_RST_MASK	prm-regbits-33xx.h	147;"	d
AM33XX_ICECRUSHER_MPU_RST_SHIFT	prm-regbits-33xx.h	146;"	d
AM33XX_ICEPICK_RST_MASK	prm-regbits-33xx.h	151;"	d
AM33XX_ICEPICK_RST_SHIFT	prm-regbits-33xx.h	150;"	d
AM33XX_IDLEST_MASK	cm-regbits-33xx.h	525;"	d
AM33XX_IDLEST_SHIFT	cm-regbits-33xx.h	524;"	d
AM33XX_IDLEST_VAL	cm-regbits-33xx.h	526;"	d
AM33XX_INTRANSITION_MASK	prm-regbits-33xx.h	174;"	d
AM33XX_INTRANSITION_SHIFT	prm-regbits-33xx.h	173;"	d
AM33XX_L4_WK_IO_ADDRESS	iomap.h	43;"	d
AM33XX_L4_WK_IO_OFFSET	iomap.h	42;"	d
AM33XX_LASTPOWERSTATEENTERED_MASK	prm-regbits-33xx.h	178;"	d
AM33XX_LASTPOWERSTATEENTERED_SHIFT	prm-regbits-33xx.h	177;"	d
AM33XX_LOGICRETSTATE_3_3_MASK	prm-regbits-33xx.h	186;"	d
AM33XX_LOGICRETSTATE_3_3_SHIFT	prm-regbits-33xx.h	185;"	d
AM33XX_LOGICRETSTATE_MASK	prm-regbits-33xx.h	182;"	d
AM33XX_LOGICRETSTATE_SHIFT	prm-regbits-33xx.h	181;"	d
AM33XX_LOGICSTATEST_MASK	prm-regbits-33xx.h	193;"	d
AM33XX_LOGICSTATEST_SHIFT	prm-regbits-33xx.h	192;"	d
AM33XX_LOWPOWERSTATECHANGE_MASK	prm-regbits-33xx.h	200;"	d
AM33XX_LOWPOWERSTATECHANGE_SHIFT	prm-regbits-33xx.h	199;"	d
AM33XX_MII_CLK_SEL_MASK	cm-regbits-33xx.h	530;"	d
AM33XX_MII_CLK_SEL_SHIFT	cm-regbits-33xx.h	529;"	d
AM33XX_MODFREQDIV_EXPONENT_MASK	cm-regbits-33xx.h	538;"	d
AM33XX_MODFREQDIV_EXPONENT_SHIFT	cm-regbits-33xx.h	537;"	d
AM33XX_MODFREQDIV_MANTISSA_MASK	cm-regbits-33xx.h	546;"	d
AM33XX_MODFREQDIV_MANTISSA_SHIFT	cm-regbits-33xx.h	545;"	d
AM33XX_MODULEMODE_MASK	cm-regbits-33xx.h	583;"	d
AM33XX_MODULEMODE_SHIFT	cm-regbits-33xx.h	582;"	d
AM33XX_MPU_L1_ONSTATE_MASK	prm-regbits-33xx.h	204;"	d
AM33XX_MPU_L1_ONSTATE_SHIFT	prm-regbits-33xx.h	203;"	d
AM33XX_MPU_L1_RETSTATE_MASK	prm-regbits-33xx.h	208;"	d
AM33XX_MPU_L1_RETSTATE_SHIFT	prm-regbits-33xx.h	207;"	d
AM33XX_MPU_L1_STATEST_MASK	prm-regbits-33xx.h	212;"	d
AM33XX_MPU_L1_STATEST_SHIFT	prm-regbits-33xx.h	211;"	d
AM33XX_MPU_L2_ONSTATE_MASK	prm-regbits-33xx.h	216;"	d
AM33XX_MPU_L2_ONSTATE_SHIFT	prm-regbits-33xx.h	215;"	d
AM33XX_MPU_L2_RETSTATE_MASK	prm-regbits-33xx.h	220;"	d
AM33XX_MPU_L2_RETSTATE_SHIFT	prm-regbits-33xx.h	219;"	d
AM33XX_MPU_L2_STATEST_MASK	prm-regbits-33xx.h	224;"	d
AM33XX_MPU_L2_STATEST_SHIFT	prm-regbits-33xx.h	223;"	d
AM33XX_MPU_RAM_ONSTATE_MASK	prm-regbits-33xx.h	228;"	d
AM33XX_MPU_RAM_ONSTATE_SHIFT	prm-regbits-33xx.h	227;"	d
AM33XX_MPU_RAM_RETSTATE_MASK	prm-regbits-33xx.h	232;"	d
AM33XX_MPU_RAM_RETSTATE_SHIFT	prm-regbits-33xx.h	231;"	d
AM33XX_MPU_RAM_STATEST_MASK	prm-regbits-33xx.h	236;"	d
AM33XX_MPU_RAM_STATEST_SHIFT	prm-regbits-33xx.h	235;"	d
AM33XX_MPU_SECURITY_VIOL_RST_MASK	prm-regbits-33xx.h	240;"	d
AM33XX_MPU_SECURITY_VIOL_RST_SHIFT	prm-regbits-33xx.h	239;"	d
AM33XX_OPTCLK_DEBUG_CLKA_MASK	cm-regbits-33xx.h	587;"	d
AM33XX_OPTCLK_DEBUG_CLKA_SHIFT	cm-regbits-33xx.h	586;"	d
AM33XX_OPTFCLKEN_DBGSYSCLK_MASK	cm-regbits-33xx.h	591;"	d
AM33XX_OPTFCLKEN_DBGSYSCLK_SHIFT	cm-regbits-33xx.h	590;"	d
AM33XX_OPTFCLKEN_GPIO0_GDBCLK_MASK	cm-regbits-33xx.h	595;"	d
AM33XX_OPTFCLKEN_GPIO0_GDBCLK_SHIFT	cm-regbits-33xx.h	594;"	d
AM33XX_OPTFCLKEN_GPIO_1_GDBCLK_MASK	cm-regbits-33xx.h	599;"	d
AM33XX_OPTFCLKEN_GPIO_1_GDBCLK_SHIFT	cm-regbits-33xx.h	598;"	d
AM33XX_OPTFCLKEN_GPIO_2_GDBCLK_MASK	cm-regbits-33xx.h	603;"	d
AM33XX_OPTFCLKEN_GPIO_2_GDBCLK_SHIFT	cm-regbits-33xx.h	602;"	d
AM33XX_OPTFCLKEN_GPIO_3_GDBCLK_MASK	cm-regbits-33xx.h	607;"	d
AM33XX_OPTFCLKEN_GPIO_3_GDBCLK_SHIFT	cm-regbits-33xx.h	606;"	d
AM33XX_OPTFCLKEN_GPIO_4_GDBCLK_MASK	cm-regbits-33xx.h	611;"	d
AM33XX_OPTFCLKEN_GPIO_4_GDBCLK_SHIFT	cm-regbits-33xx.h	610;"	d
AM33XX_OPTFCLKEN_GPIO_5_GDBCLK_MASK	cm-regbits-33xx.h	615;"	d
AM33XX_OPTFCLKEN_GPIO_5_GDBCLK_SHIFT	cm-regbits-33xx.h	614;"	d
AM33XX_OPTFCLKEN_GPIO_6_GDBCLK_MASK	cm-regbits-33xx.h	619;"	d
AM33XX_OPTFCLKEN_GPIO_6_GDBCLK_SHIFT	cm-regbits-33xx.h	618;"	d
AM33XX_PCHARGECNT_VALUE_MASK	prm-regbits-33xx.h	244;"	d
AM33XX_PCHARGECNT_VALUE_SHIFT	prm-regbits-33xx.h	243;"	d
AM33XX_PCI_LRST_5_5_MASK	prm-regbits-33xx.h	252;"	d
AM33XX_PCI_LRST_5_5_SHIFT	prm-regbits-33xx.h	251;"	d
AM33XX_PCI_LRST_MASK	prm-regbits-33xx.h	248;"	d
AM33XX_PCI_LRST_SHIFT	prm-regbits-33xx.h	247;"	d
AM33XX_PER_MEM_ONSTATE_MASK	prm-regbits-33xx.h	256;"	d
AM33XX_PER_MEM_ONSTATE_SHIFT	prm-regbits-33xx.h	255;"	d
AM33XX_PER_MEM_RETSTATE_MASK	prm-regbits-33xx.h	260;"	d
AM33XX_PER_MEM_RETSTATE_SHIFT	prm-regbits-33xx.h	259;"	d
AM33XX_PER_MEM_STATEST_MASK	prm-regbits-33xx.h	264;"	d
AM33XX_PER_MEM_STATEST_SHIFT	prm-regbits-33xx.h	263;"	d
AM33XX_PM_CEFUSE_PWRSTCTRL	prm33xx.h	116;"	d
AM33XX_PM_CEFUSE_PWRSTCTRL_OFFSET	prm33xx.h	115;"	d
AM33XX_PM_CEFUSE_PWRSTST	prm33xx.h	118;"	d
AM33XX_PM_CEFUSE_PWRSTST_OFFSET	prm33xx.h	117;"	d
AM33XX_PM_GFX_PWRSTCTRL	prm33xx.h	106;"	d
AM33XX_PM_GFX_PWRSTCTRL_OFFSET	prm33xx.h	105;"	d
AM33XX_PM_GFX_PWRSTST	prm33xx.h	110;"	d
AM33XX_PM_GFX_PWRSTST_OFFSET	prm33xx.h	109;"	d
AM33XX_PM_MPU_PWRSTCTRL	prm33xx.h	74;"	d
AM33XX_PM_MPU_PWRSTCTRL_OFFSET	prm33xx.h	73;"	d
AM33XX_PM_MPU_PWRSTST	prm33xx.h	76;"	d
AM33XX_PM_MPU_PWRSTST_OFFSET	prm33xx.h	75;"	d
AM33XX_PM_PER_PWRSTCTRL	prm33xx.h	60;"	d
AM33XX_PM_PER_PWRSTCTRL_OFFSET	prm33xx.h	59;"	d
AM33XX_PM_PER_PWRSTST	prm33xx.h	58;"	d
AM33XX_PM_PER_PWRSTST_OFFSET	prm33xx.h	57;"	d
AM33XX_PM_RTC_PWRSTCTRL	prm33xx.h	100;"	d
AM33XX_PM_RTC_PWRSTCTRL_OFFSET	prm33xx.h	99;"	d
AM33XX_PM_RTC_PWRSTST	prm33xx.h	102;"	d
AM33XX_PM_RTC_PWRSTST_OFFSET	prm33xx.h	101;"	d
AM33XX_PM_WKUP_PWRSTCTRL	prm33xx.h	66;"	d
AM33XX_PM_WKUP_PWRSTCTRL_OFFSET	prm33xx.h	65;"	d
AM33XX_PM_WKUP_PWRSTST	prm33xx.h	68;"	d
AM33XX_PM_WKUP_PWRSTST_OFFSET	prm33xx.h	67;"	d
AM33XX_POWERSTATEST_MASK	prm-regbits-33xx.h	275;"	d
AM33XX_POWERSTATEST_SHIFT	prm-regbits-33xx.h	274;"	d
AM33XX_POWERSTATE_MASK	prm-regbits-33xx.h	271;"	d
AM33XX_POWERSTATE_SHIFT	prm-regbits-33xx.h	270;"	d
AM33XX_PRCM_BASE	plat/am33xx.h	23;"	d
AM33XX_PRM_BASE	prm33xx.h	22;"	d
AM33XX_PRM_CEFUSE_MOD	prm33xx.h	36;"	d
AM33XX_PRM_DEVICE_MOD	prm33xx.h	33;"	d
AM33XX_PRM_GFX_MOD	prm33xx.h	35;"	d
AM33XX_PRM_IRQENABLE_M3	prm33xx.h	50;"	d
AM33XX_PRM_IRQENABLE_M3_OFFSET	prm33xx.h	49;"	d
AM33XX_PRM_IRQENABLE_MPU	prm33xx.h	46;"	d
AM33XX_PRM_IRQENABLE_MPU_OFFSET	prm33xx.h	45;"	d
AM33XX_PRM_IRQSTATUS_M3	prm33xx.h	48;"	d
AM33XX_PRM_IRQSTATUS_M3_OFFSET	prm33xx.h	47;"	d
AM33XX_PRM_IRQSTATUS_MPU	prm33xx.h	44;"	d
AM33XX_PRM_IRQSTATUS_MPU_OFFSET	prm33xx.h	43;"	d
AM33XX_PRM_LDO_SRAM_CORE_CTRL	prm33xx.h	92;"	d
AM33XX_PRM_LDO_SRAM_CORE_CTRL_OFFSET	prm33xx.h	91;"	d
AM33XX_PRM_LDO_SRAM_CORE_SETUP	prm33xx.h	90;"	d
AM33XX_PRM_LDO_SRAM_CORE_SETUP_OFFSET	prm33xx.h	89;"	d
AM33XX_PRM_LDO_SRAM_MPU_CTRL	prm33xx.h	96;"	d
AM33XX_PRM_LDO_SRAM_MPU_CTRL_OFFSET	prm33xx.h	95;"	d
AM33XX_PRM_LDO_SRAM_MPU_SETUP	prm33xx.h	94;"	d
AM33XX_PRM_LDO_SRAM_MPU_SETUP_OFFSET	prm33xx.h	93;"	d
AM33XX_PRM_MPU_MOD	prm33xx.h	32;"	d
AM33XX_PRM_OCP_SOCKET_MOD	prm33xx.h	29;"	d
AM33XX_PRM_PER_MOD	prm33xx.h	30;"	d
AM33XX_PRM_REGADDR	prm33xx.h	24;"	d
AM33XX_PRM_RSTCTRL	prm33xx.h	82;"	d
AM33XX_PRM_RSTCTRL_OFFSET	prm33xx.h	81;"	d
AM33XX_PRM_RSTST	prm33xx.h	86;"	d
AM33XX_PRM_RSTST_OFFSET	prm33xx.h	85;"	d
AM33XX_PRM_RSTTIME	prm33xx.h	84;"	d
AM33XX_PRM_RSTTIME_OFFSET	prm33xx.h	83;"	d
AM33XX_PRM_RTC_MOD	prm33xx.h	34;"	d
AM33XX_PRM_SRAM_COUNT	prm33xx.h	88;"	d
AM33XX_PRM_SRAM_COUNT_OFFSET	prm33xx.h	87;"	d
AM33XX_PRM_WKUP_MOD	prm33xx.h	31;"	d
AM33XX_PRUSS_LRST_MASK	prm-regbits-33xx.h	155;"	d
AM33XX_PRUSS_LRST_SHIFT	prm-regbits-33xx.h	154;"	d
AM33XX_PRUSS_MEM_ONSTATE_MASK	prm-regbits-33xx.h	159;"	d
AM33XX_PRUSS_MEM_ONSTATE_SHIFT	prm-regbits-33xx.h	158;"	d
AM33XX_PRUSS_MEM_RETSTATE_MASK	prm-regbits-33xx.h	163;"	d
AM33XX_PRUSS_MEM_RETSTATE_SHIFT	prm-regbits-33xx.h	162;"	d
AM33XX_PRUSS_MEM_STATEST_MASK	prm-regbits-33xx.h	167;"	d
AM33XX_PRUSS_MEM_STATEST_SHIFT	prm-regbits-33xx.h	166;"	d
AM33XX_RAM_MEM_ONSTATE_MASK	prm-regbits-33xx.h	279;"	d
AM33XX_RAM_MEM_ONSTATE_SHIFT	prm-regbits-33xx.h	278;"	d
AM33XX_RAM_MEM_RETSTATE_MASK	prm-regbits-33xx.h	283;"	d
AM33XX_RAM_MEM_RETSTATE_SHIFT	prm-regbits-33xx.h	282;"	d
AM33XX_RAM_MEM_STATEST_MASK	prm-regbits-33xx.h	287;"	d
AM33XX_RAM_MEM_STATEST_SHIFT	prm-regbits-33xx.h	286;"	d
AM33XX_RETMODE_ENABLE_MASK	prm-regbits-33xx.h	291;"	d
AM33XX_RETMODE_ENABLE_SHIFT	prm-regbits-33xx.h	290;"	d
AM33XX_REVISION_PRM	prm33xx.h	42;"	d
AM33XX_REVISION_PRM_OFFSET	prm33xx.h	41;"	d
AM33XX_REV_MASK	prm-regbits-33xx.h	295;"	d
AM33XX_REV_SHIFT	prm-regbits-33xx.h	294;"	d
AM33XX_RM_GFX_RSTCTRL	prm33xx.h	108;"	d
AM33XX_RM_GFX_RSTCTRL_OFFSET	prm33xx.h	107;"	d
AM33XX_RM_GFX_RSTST	prm33xx.h	112;"	d
AM33XX_RM_GFX_RSTST_OFFSET	prm33xx.h	111;"	d
AM33XX_RM_MPU_RSTST	prm33xx.h	78;"	d
AM33XX_RM_MPU_RSTST_OFFSET	prm33xx.h	77;"	d
AM33XX_RM_PER_RSTCTRL	prm33xx.h	54;"	d
AM33XX_RM_PER_RSTCTRL_OFFSET	prm33xx.h	53;"	d
AM33XX_RM_PER_RSTST	prm33xx.h	56;"	d
AM33XX_RM_PER_RSTST_OFFSET	prm33xx.h	55;"	d
AM33XX_RM_WKUP_RSTCTRL	prm33xx.h	64;"	d
AM33XX_RM_WKUP_RSTCTRL_OFFSET	prm33xx.h	63;"	d
AM33XX_RM_WKUP_RSTST	prm33xx.h	70;"	d
AM33XX_RM_WKUP_RSTST_OFFSET	prm33xx.h	69;"	d
AM33XX_RSTTIME1_MASK	prm-regbits-33xx.h	299;"	d
AM33XX_RSTTIME1_SHIFT	prm-regbits-33xx.h	298;"	d
AM33XX_RSTTIME2_MASK	prm-regbits-33xx.h	303;"	d
AM33XX_RSTTIME2_SHIFT	prm-regbits-33xx.h	302;"	d
AM33XX_RST_GLOBAL_COLD_SW_MASK	prm-regbits-33xx.h	307;"	d
AM33XX_RST_GLOBAL_COLD_SW_SHIFT	prm-regbits-33xx.h	306;"	d
AM33XX_RST_GLOBAL_WARM_SW_MASK	prm-regbits-33xx.h	311;"	d
AM33XX_RST_GLOBAL_WARM_SW_SHIFT	prm-regbits-33xx.h	310;"	d
AM33XX_SCM_BASE	plat/am33xx.h	21;"	d
AM33XX_SLPCNT_VALUE_MASK	prm-regbits-33xx.h	315;"	d
AM33XX_SLPCNT_VALUE_SHIFT	prm-regbits-33xx.h	314;"	d
AM33XX_SRAMLDO_STATUS_MASK	prm-regbits-33xx.h	319;"	d
AM33XX_SRAMLDO_STATUS_SHIFT	prm-regbits-33xx.h	318;"	d
AM33XX_SRAM_IN_TRANSITION_MASK	prm-regbits-33xx.h	323;"	d
AM33XX_SRAM_IN_TRANSITION_SHIFT	prm-regbits-33xx.h	322;"	d
AM33XX_SRAM_PA	plat/sram.h	104;"	d
AM33XX_STARTUP_COUNT_MASK	prm-regbits-33xx.h	327;"	d
AM33XX_STARTUP_COUNT_SHIFT	prm-regbits-33xx.h	326;"	d
AM33XX_STBYST_MASK	cm-regbits-33xx.h	630;"	d
AM33XX_STBYST_SHIFT	cm-regbits-33xx.h	629;"	d
AM33XX_STM_PMD_CLKDIVSEL_MASK	cm-regbits-33xx.h	634;"	d
AM33XX_STM_PMD_CLKDIVSEL_SHIFT	cm-regbits-33xx.h	633;"	d
AM33XX_STM_PMD_CLKSEL_MASK	cm-regbits-33xx.h	638;"	d
AM33XX_STM_PMD_CLKSEL_SHIFT	cm-regbits-33xx.h	637;"	d
AM33XX_ST_DPLL_CLKDCOLDO_MASK	cm-regbits-33xx.h	649;"	d
AM33XX_ST_DPLL_CLKDCOLDO_SHIFT	cm-regbits-33xx.h	648;"	d
AM33XX_ST_DPLL_CLKOUT_MASK	cm-regbits-33xx.h	656;"	d
AM33XX_ST_DPLL_CLKOUT_SHIFT	cm-regbits-33xx.h	655;"	d
AM33XX_ST_DPLL_CLK_MASK	cm-regbits-33xx.h	645;"	d
AM33XX_ST_DPLL_CLK_SHIFT	cm-regbits-33xx.h	644;"	d
AM33XX_ST_HSDIVIDER_CLKOUT1_MASK	cm-regbits-33xx.h	660;"	d
AM33XX_ST_HSDIVIDER_CLKOUT1_SHIFT	cm-regbits-33xx.h	659;"	d
AM33XX_ST_HSDIVIDER_CLKOUT2_MASK	cm-regbits-33xx.h	664;"	d
AM33XX_ST_HSDIVIDER_CLKOUT2_SHIFT	cm-regbits-33xx.h	663;"	d
AM33XX_ST_HSDIVIDER_CLKOUT3_MASK	cm-regbits-33xx.h	668;"	d
AM33XX_ST_HSDIVIDER_CLKOUT3_SHIFT	cm-regbits-33xx.h	667;"	d
AM33XX_ST_MN_BYPASS_MASK	cm-regbits-33xx.h	675;"	d
AM33XX_ST_MN_BYPASS_SHIFT	cm-regbits-33xx.h	674;"	d
AM33XX_TIMER0_CLKSEL_MASK	cm-regbits-33xx.h	686;"	d
AM33XX_TRANSITION_EN_MASK	prm-regbits-33xx.h	331;"	d
AM33XX_TRANSITION_EN_SHIFT	prm-regbits-33xx.h	330;"	d
AM33XX_TRANSITION_ST_MASK	prm-regbits-33xx.h	335;"	d
AM33XX_TRANSITION_ST_SHIFT	prm-regbits-33xx.h	334;"	d
AM33XX_TRC_PMD_CLKDIVSEL_MASK	cm-regbits-33xx.h	679;"	d
AM33XX_TRC_PMD_CLKDIVSEL_SHIFT	cm-regbits-33xx.h	678;"	d
AM33XX_TRC_PMD_CLKSEL_MASK	cm-regbits-33xx.h	683;"	d
AM33XX_TRC_PMD_CLKSEL_SHIFT	cm-regbits-33xx.h	682;"	d
AM33XX_UART1_BASE	plat/serial.h	64;"	d
AM33XX_VSETUPCNT_VALUE_MASK	prm-regbits-33xx.h	339;"	d
AM33XX_VSETUPCNT_VALUE_SHIFT	prm-regbits-33xx.h	338;"	d
AM33XX_WDT0_RST_MASK	prm-regbits-33xx.h	343;"	d
AM33XX_WDT0_RST_SHIFT	prm-regbits-33xx.h	342;"	d
AM33XX_WDT1_RST_MASK	prm-regbits-33xx.h	347;"	d
AM33XX_WDT1_RST_SHIFT	prm-regbits-33xx.h	346;"	d
AM33XX_WKUP_M3_LRST_5_5_MASK	prm-regbits-33xx.h	355;"	d
AM33XX_WKUP_M3_LRST_5_5_SHIFT	prm-regbits-33xx.h	354;"	d
AM33XX_WKUP_M3_LRST_MASK	prm-regbits-33xx.h	351;"	d
AM33XX_WKUP_M3_LRST_SHIFT	prm-regbits-33xx.h	350;"	d
AM35XX_CLASS	plat/cpu.h	407;"	d
AM35XX_CONTROL_CBA_PRIORITY	control.h	209;"	d
AM35XX_CONTROL_DEVCONF2	control.h	207;"	d
AM35XX_CONTROL_DEVCONF3	control.h	208;"	d
AM35XX_CONTROL_IPSS_CLK_CTRL	control.h	212;"	d
AM35XX_CONTROL_IP_SW_RESET	control.h	211;"	d
AM35XX_CONTROL_LVL_INTR_CLEAR	control.h	210;"	d
AM35XX_CONTROL_MSUSPENDMUX_6	control.h	206;"	d
AM35XX_CPGMACSS_SW_RST	control.h	346;"	d
AM35XX_CPGMAC_C0_MISC_PULSE_CLR	control.h	335;"	d
AM35XX_CPGMAC_C0_RX_PULSE_CLR	control.h	336;"	d
AM35XX_CPGMAC_C0_RX_THRESH_CLR	control.h	337;"	d
AM35XX_CPGMAC_C0_TX_PULSE_CLR	control.h	338;"	d
AM35XX_CPGMAC_FCLK_SHIFT	control.h	331;"	d
AM35XX_CPGMAC_VBUSP_CLK_SHIFT	control.h	327;"	d
AM35XX_DEFAULT_MDIO_FREQUENCY	am35xx-emac.h	9;"	d
AM35XX_DMA_UART4_RX	plat/dma.h	201;"	d
AM35XX_DMA_UART4_TX	plat/dma.h	200;"	d
AM35XX_EMAC_CNTRL_MOD_OFFSET	mach/am35xx.h	36;"	d
AM35XX_EMAC_CNTRL_OFFSET	mach/am35xx.h	35;"	d
AM35XX_EMAC_CNTRL_RAM_OFFSET	mach/am35xx.h	37;"	d
AM35XX_EMAC_CNTRL_RAM_SIZE	mach/am35xx.h	41;"	d
AM35XX_EMAC_HW_RAM_ADDR	mach/am35xx.h	44;"	d
AM35XX_EMAC_MDIO_OFFSET	mach/am35xx.h	38;"	d
AM35XX_EMAC_RAM_ADDR	mach/am35xx.h	42;"	d
AM35XX_EN_IPSS_MASK	cm-regbits-34xx.h	170;"	d
AM35XX_EN_IPSS_SHIFT	cm-regbits-34xx.h	171;"	d
AM35XX_EN_UART4_MASK	prcm-common.h	206;"	d
AM35XX_EN_UART4_SHIFT	prcm-common.h	207;"	d
AM35XX_HECC_INT_LINE	mach/am35xx.h	32;"	d
AM35XX_HECC_MBOX_OFFSET	mach/am35xx.h	31;"	d
AM35XX_HECC_RAM_OFFSET	mach/am35xx.h	30;"	d
AM35XX_HECC_SCC_HECC_OFFSET	mach/am35xx.h	28;"	d
AM35XX_HECC_SCC_RAM_OFFSET	mach/am35xx.h	29;"	d
AM35XX_HECC_SW_RST	control.h	348;"	d
AM35XX_HECC_VBUSP_CLK_SHIFT	control.h	329;"	d
AM35XX_HECC_VERSION	mach/am35xx.h	33;"	d
AM35XX_IPSS_EMAC_BASE	mach/am35xx.h	21;"	d
AM35XX_IPSS_HECC_BASE	mach/am35xx.h	23;"	d
AM35XX_IPSS_MDIO_BASE	mach/am35xx.h	39;"	d
AM35XX_IPSS_USBOTGSS_BASE	mach/am35xx.h	22;"	d
AM35XX_IPSS_VPFE_BASE	mach/am35xx.h	24;"	d
AM35XX_REV_ES1_0	plat/cpu.h	408;"	d
AM35XX_REV_ES1_1	plat/cpu.h	409;"	d
AM35XX_ST_IPSS_MASK	cm-regbits-34xx.h	229;"	d
AM35XX_ST_IPSS_SHIFT	cm-regbits-34xx.h	228;"	d
AM35XX_ST_UART4_MASK	cm-regbits-34xx.h	209;"	d
AM35XX_ST_UART4_SHIFT	cm-regbits-34xx.h	208;"	d
AM35XX_UART4_BASE	plat/serial.h	61;"	d
AM35XX_USBOTGSS_INT_CLR	control.h	339;"	d
AM35XX_USBOTGSS_SW_RST	control.h	345;"	d
AM35XX_USBOTG_FCLK_SHIFT	control.h	330;"	d
AM35XX_USBOTG_VBUSP_CLK_SHIFT	control.h	326;"	d
AM35XX_VPFE_CCDC_VD0_INT_CLR	control.h	340;"	d
AM35XX_VPFE_CCDC_VD1_INT_CLR	control.h	341;"	d
AM35XX_VPFE_CCDC_VD2_INT_CLR	control.h	342;"	d
AM35XX_VPFE_FCLK_SHIFT	control.h	332;"	d
AM35XX_VPFE_PCLK_SW_RST	control.h	349;"	d
AM35XX_VPFE_VBUSP_CLK_SHIFT	control.h	328;"	d
AM35XX_VPFE_VBUSP_SW_RST	control.h	347;"	d
AMD_DELTA_LATCH2_SCARD_CMDVCC	plat/board-ams-delta.h	32;"	d
AMD_DELTA_LATCH2_SCARD_RSTIN	plat/board-ams-delta.h	31;"	d
AMS_DELTA_GPIO_PIN_CONFIG	plat/board-ams-delta.h	41;"	d
AMS_DELTA_GPIO_PIN_HOOK_SWITCH	plat/board-ams-delta.h	38;"	d
AMS_DELTA_GPIO_PIN_KEYBRD_CLK	plat/board-ams-delta.h	36;"	d
AMS_DELTA_GPIO_PIN_KEYBRD_DATA	plat/board-ams-delta.h	35;"	d
AMS_DELTA_GPIO_PIN_KEYBRD_DATAOUT	plat/board-ams-delta.h	53;"	d
AMS_DELTA_GPIO_PIN_KEYBRD_PWR	plat/board-ams-delta.h	52;"	d
AMS_DELTA_GPIO_PIN_LCD_NDISP	plat/board-ams-delta.h	45;"	d
AMS_DELTA_GPIO_PIN_LCD_VBLEN	plat/board-ams-delta.h	44;"	d
AMS_DELTA_GPIO_PIN_MODEM_CODEC	plat/board-ams-delta.h	57;"	d
AMS_DELTA_GPIO_PIN_MODEM_IRQ	plat/board-ams-delta.h	37;"	d
AMS_DELTA_GPIO_PIN_MODEM_NRESET	plat/board-ams-delta.h	56;"	d
AMS_DELTA_GPIO_PIN_NAND_ALE	plat/board-ams-delta.h	50;"	d
AMS_DELTA_GPIO_PIN_NAND_CLE	plat/board-ams-delta.h	51;"	d
AMS_DELTA_GPIO_PIN_NAND_NCE	plat/board-ams-delta.h	46;"	d
AMS_DELTA_GPIO_PIN_NAND_NRE	plat/board-ams-delta.h	47;"	d
AMS_DELTA_GPIO_PIN_NAND_NWE	plat/board-ams-delta.h	49;"	d
AMS_DELTA_GPIO_PIN_NAND_NWP	plat/board-ams-delta.h	48;"	d
AMS_DELTA_GPIO_PIN_NAND_RB	plat/board-ams-delta.h	42;"	d
AMS_DELTA_GPIO_PIN_SCARD_CMDVCC	plat/board-ams-delta.h	55;"	d
AMS_DELTA_GPIO_PIN_SCARD_IO	plat/board-ams-delta.h	40;"	d
AMS_DELTA_GPIO_PIN_SCARD_NOFF	plat/board-ams-delta.h	39;"	d
AMS_DELTA_GPIO_PIN_SCARD_RSTIN	plat/board-ams-delta.h	54;"	d
AMS_DELTA_LATCH2_GPIO_BASE	plat/board-ams-delta.h	59;"	d
AMS_DELTA_LATCH2_MODEM_CODEC	plat/board-ams-delta.h	33;"	d
AMS_DELTA_LATCH2_NGPIO	plat/board-ams-delta.h	60;"	d
API_HAL_RET_VALUE_FAIL	mach/omap-secure.h	20;"	d
API_HAL_RET_VALUE_NS2S_CONVERSION_ERROR	mach/omap-secure.h	15;"	d
API_HAL_RET_VALUE_OK	mach/omap-secure.h	19;"	d
API_HAL_RET_VALUE_SERVICE_UNKNWON	mach/omap-secure.h	16;"	d
ARCH_ARM_MACH_OMAP2_HDQ1W_H	plat/hdq1w.h	22;"	d
ARCH_ARM_MACH_OMAP2_SDRAM_MICRON_MT46H32M32LF	sdram-micron-mt46h32m32lf-6.h	15;"	d
ARCH_ARM_MACH_OMAP2_SDRAM_QIMONDA_HYB18M512160AF6	sdram-qimonda-hyb18m512160af-6.h	15;"	d
ARCH_ARM_PLAT_OMAP4_KEYPAD_H	plat/omap4-keypad.h	2;"	d
ARM_CKCTL	plat/hardware.h	73;"	d
ARM_EWUPCT	plat/hardware.h	76;"	d
ARM_IDLECT1	plat/hardware.h	74;"	d
ARM_IDLECT2	plat/hardware.h	75;"	d
ARM_IDLECT3	plat/hardware.h	80;"	d
ARM_RSTCT1	plat/hardware.h	77;"	d
ARM_RSTCT2	plat/hardware.h	78;"	d
ARM_SYSST	plat/hardware.h	79;"	d
ASMARM_ARCH_IRDA_H	plat/irda.h	11;"	d
ASMARM_ARCH_KEYPAD_H	plat/keypad.h	11;"	d
ASMARM_ARCH_LED_H	plat/led.h	12;"	d
ASM_ARM_ARCH_OMAP_OMAP_PM_H	plat/omap-pm.h	15;"	d
AUXCOREBOOT0_OFFSET	omap4-sar-layout.h	44;"	d
AUXCOREBOOT1_OFFSET	omap4-sar-layout.h	45;"	d
BALLOUT_V8_ARMIO3	plat/mux.h	/^	BALLOUT_V8_ARMIO3,$/;"	e	enum:omap1xxx_index
C21_1610_KBC4	plat/mux.h	/^	C21_1610_KBC4,$/;"	e	enum:omap1xxx_index
C2_7XX_KBC0	plat/mux.h	/^	C2_7XX_KBC0,$/;"	e	enum:omap7xx_index
CAPS_0	plat/dma.h	/^PCHD_ID,	CAPS_0,		CAPS_1,		CAPS_2,$/;"	e	enum:omap_reg_offsets
CAPS_1	plat/dma.h	/^PCHD_ID,	CAPS_0,		CAPS_1,		CAPS_2,$/;"	e	enum:omap_reg_offsets
CAPS_2	plat/dma.h	/^PCHD_ID,	CAPS_0,		CAPS_1,		CAPS_2,$/;"	e	enum:omap_reg_offsets
CAPS_3	plat/dma.h	/^CAPS_3,		CAPS_4,		PCH2_SR,	PCH0_SR,$/;"	e	enum:omap_reg_offsets
CAPS_4	plat/dma.h	/^CAPS_3,		CAPS_4,		PCH2_SR,	PCH0_SR,$/;"	e	enum:omap_reg_offsets
CCDN	plat/dma.h	/^CDP,		CNDP,		CCDN,$/;"	e	enum:omap_reg_offsets
CCEN	plat/dma.h	/^CCEN,		CCFN,$/;"	e	enum:omap_reg_offsets
CCFN	plat/dma.h	/^CCEN,		CCFN,$/;"	e	enum:omap_reg_offsets
CCR	plat/dma.h	/^CSDP,		CCR,		CICR,		CSR,$/;"	e	enum:omap_reg_offsets
CCR2	plat/dma.h	/^CPC, CCR2, LCH_CTRL,$/;"	e	enum:omap_reg_offsets
CDAC	plat/dma.h	/^CSAC,		CDAC,		CDEI,$/;"	e	enum:omap_reg_offsets
CDEI	plat/dma.h	/^CSAC,		CDAC,		CDEI,$/;"	e	enum:omap_reg_offsets
CDFI	plat/dma.h	/^CDFI,		CLNK_CTRL,$/;"	e	enum:omap_reg_offsets
CDP	plat/dma.h	/^CDP,		CNDP,		CCDN,$/;"	e	enum:omap_reg_offsets
CDSA	plat/dma.h	/^CSSA,		CDSA,		COLOR,$/;"	e	enum:omap_reg_offsets
CEN	plat/dma.h	/^CEN,		CFN,		CSFI,		CSEI,$/;"	e	enum:omap_reg_offsets
CFN	plat/dma.h	/^CEN,		CFN,		CSFI,		CSEI,$/;"	e	enum:omap_reg_offsets
CICR	plat/dma.h	/^CSDP,		CCR,		CICR,		CSR,$/;"	e	enum:omap_reg_offsets
CK_1510	plat/clkdev_omap.h	31;"	d
CK_16XX	plat/clkdev_omap.h	32;"	d
CK_1710	plat/clkdev_omap.h	43;"	d
CK_242X	plat/clkdev_omap.h	33;"	d
CK_243X	plat/clkdev_omap.h	34;"	d
CK_310	plat/clkdev_omap.h	29;"	d
CK_3430ES1	plat/clkdev_omap.h	35;"	d
CK_3430ES2PLUS	plat/clkdev_omap.h	36;"	d
CK_34XX	plat/clkdev_omap.h	46;"	d
CK_36XX	plat/clkdev_omap.h	38;"	d
CK_3XXX	plat/clkdev_omap.h	47;"	d
CK_443X	plat/clkdev_omap.h	39;"	d
CK_446X	plat/clkdev_omap.h	41;"	d
CK_7XX	plat/clkdev_omap.h	30;"	d
CK_AM33XX	plat/clkdev_omap.h	42;"	d
CK_AM35XX	plat/clkdev_omap.h	37;"	d
CK_ENABLEF	plat/hardware.h	84;"	d
CK_IDLEF	plat/hardware.h	83;"	d
CK_RATEF	plat/hardware.h	82;"	d
CK_SELECTF	plat/hardware.h	85;"	d
CK_TI816X	plat/clkdev_omap.h	40;"	d
CLEAR_CSR_ON_READ	plat/dma.h	312;"	d
CLEAR_STDERR_LOG	omap_l3_noc.h	27;"	d
CLK	plat/clkdev_omap.h	18;"	d
CLKDM_ACTIVE_WITH_MPU	clockdomain.h	43;"	d
CLKDM_CAN_DISABLE_AUTO	clockdomain.h	41;"	d
CLKDM_CAN_ENABLE_AUTO	clockdomain.h	40;"	d
CLKDM_CAN_FORCE_SLEEP	clockdomain.h	38;"	d
CLKDM_CAN_FORCE_WAKEUP	clockdomain.h	39;"	d
CLKDM_CAN_HWSUP	clockdomain.h	45;"	d
CLKDM_CAN_HWSUP_SWSUP	clockdomain.h	47;"	d
CLKDM_CAN_SWSUP	clockdomain.h	46;"	d
CLKDM_NO_AUTODEPS	clockdomain.h	42;"	d
CLKGEN_REG_BASE	plat/hardware.h	72;"	d
CLNK_CTRL	plat/dma.h	/^CDFI,		CLNK_CTRL,$/;"	e	enum:omap_reg_offsets
CLOCKACT_TEST_BOTH	plat/omap_hwmod.h	301;"	d
CLOCKACT_TEST_ICLK	plat/omap_hwmod.h	303;"	d
CLOCKACT_TEST_MAIN	plat/omap_hwmod.h	302;"	d
CLOCKACT_TEST_NONE	plat/omap_hwmod.h	304;"	d
CLOCK_CLKOUTX2	plat/clock.h	191;"	d
CLOCK_IDLE_CONTROL	plat/clock.h	187;"	d
CLOCK_NO_IDLE_PARENT	plat/clock.h	188;"	d
CLOCK_TICK_RATE	plat/timex.h	36;"	d
CLOCK_TICK_RATE	plat/timex.h	38;"	d
CM_AUTOIDLE	cm2xxx_3xxx.h	60;"	d
CM_AUTOIDLE1	cm2xxx_3xxx.h	61;"	d
CM_AUTOIDLE2	cm2xxx_3xxx.h	62;"	d
CM_AUTOIDLE3	cm2xxx_3xxx.h	63;"	d
CM_CLKEN	cm2xxx_3xxx.h	52;"	d
CM_CLKSEL	cm2xxx_3xxx.h	64;"	d
CM_CLKSEL1	cm2xxx_3xxx.h	65;"	d
CM_CLKSEL2	cm2xxx_3xxx.h	66;"	d
CM_FCLKEN	cm2xxx_3xxx.h	50;"	d
CM_FCLKEN1	cm2xxx_3xxx.h	51;"	d
CM_ICLKEN	cm2xxx_3xxx.h	53;"	d
CM_ICLKEN1	cm2xxx_3xxx.h	54;"	d
CM_ICLKEN2	cm2xxx_3xxx.h	55;"	d
CM_ICLKEN3	cm2xxx_3xxx.h	56;"	d
CM_IDLEST	cm2xxx_3xxx.h	57;"	d
CM_IDLEST1	cm2xxx_3xxx.h	58;"	d
CM_IDLEST2	cm2xxx_3xxx.h	59;"	d
CNDP	plat/dma.h	/^CDP,		CNDP,		CCDN,$/;"	e	enum:omap_reg_offsets
COLOR	plat/dma.h	/^CSSA,		CDSA,		COLOR,$/;"	e	enum:omap_reg_offsets
COMP_MODE_CTRL_0	plat/hardware.h	198;"	d
CONF2_DATPOL	plat/usb.h	120;"	d
CONF2_FORCE_DEVICE	plat/usb.h	106;"	d
CONF2_FORCE_HOST	plat/usb.h	105;"	d
CONF2_FORCE_HOST_VBUS_LOW	plat/usb.h	107;"	d
CONF2_NO_OVERRIDE	plat/usb.h	104;"	d
CONF2_OTGMODE	plat/usb.h	103;"	d
CONF2_OTGPWRDN	plat/usb.h	119;"	d
CONF2_PHYCLKGD	plat/usb.h	114;"	d
CONF2_PHYPWRDN	plat/usb.h	118;"	d
CONF2_PHY_GPIOMODE	plat/usb.h	102;"	d
CONF2_PHY_PLLON	plat/usb.h	116;"	d
CONF2_REFFREQ	plat/usb.h	113;"	d
CONF2_REFFREQ_13MHZ	plat/usb.h	112;"	d
CONF2_REFFREQ_24MHZ	plat/usb.h	110;"	d
CONF2_REFFREQ_26MHZ	plat/usb.h	111;"	d
CONF2_RESET	plat/usb.h	117;"	d
CONF2_SESENDEN	plat/usb.h	108;"	d
CONF2_VBDTCTEN	plat/usb.h	109;"	d
CONF2_VBUSSENSE	plat/usb.h	115;"	d
CORE_CLK_SRC_32K	clock.h	24;"	d
CORE_CLK_SRC_DPLL	clock.h	25;"	d
CORE_CLK_SRC_DPLL_X2	clock.h	26;"	d
CORE_MOD	prcm-common.h	27;"	d
CPC	plat/dma.h	/^CPC, CCR2, LCH_CTRL,$/;"	e	enum:omap_reg_offsets
CPU0_WAKEUP_NS_PA_ADDR_OFFSET	omap4-sar-layout.h	32;"	d
CPU1_WAKEUP_NS_PA_ADDR_OFFSET	omap4-sar-layout.h	33;"	d
CSAC	plat/dma.h	/^CSAC,		CDAC,		CDEI,$/;"	e	enum:omap_reg_offsets
CSDP	plat/dma.h	/^CSDP,		CCR,		CICR,		CSR,$/;"	e	enum:omap_reg_offsets
CSEI	plat/dma.h	/^CEN,		CFN,		CSFI,		CSEI,$/;"	e	enum:omap_reg_offsets
CSFI	plat/dma.h	/^CEN,		CFN,		CSFI,		CSEI,$/;"	e	enum:omap_reg_offsets
CSR	plat/dma.h	/^CSDP,		CCR,		CICR,		CSR,$/;"	e	enum:omap_reg_offsets
CSSA	plat/dma.h	/^CSSA,		CDSA,		COLOR,$/;"	e	enum:omap_reg_offsets
CUSTOM_ERROR	omap_l3_noc.h	28;"	d
D19_1610_KBC2	plat/mux.h	/^	D19_1610_KBC2,$/;"	e	enum:omap1xxx_index
D20_1610_KBC1	plat/mux.h	/^	D20_1610_KBC1,$/;"	e	enum:omap1xxx_index
D2_7XX_KBR4	plat/mux.h	/^	D2_7XX_KBR4,$/;"	e	enum:omap7xx_index
D3_7XX_KBC1	plat/mux.h	/^	D3_7XX_KBC1,$/;"	e	enum:omap7xx_index
DBG_MPDB	board-flash.h	20;"	d
DEBUG	sdrc.h	16;"	d
DEBUG_LL_AM33XX	plat/uncompress.h	109;"	d
DEBUG_LL_OMAP1	plat/uncompress.h	82;"	d
DEBUG_LL_OMAP2	plat/uncompress.h	86;"	d
DEBUG_LL_OMAP3	plat/uncompress.h	90;"	d
DEBUG_LL_OMAP4	plat/uncompress.h	94;"	d
DEBUG_LL_OMAP5	plat/uncompress.h	98;"	d
DEBUG_LL_OMAP7XX	plat/uncompress.h	78;"	d
DEBUG_LL_TI81XX	plat/uncompress.h	105;"	d
DEBUG_LL_ZOOM	plat/uncompress.h	102;"	d
DEFINE_MUTEX	mux.c	/^static DEFINE_MUTEX(muxmode_mutex);$/;"	p	file:
DIS_MMC1_DPLL_REQ	plat/hardware.h	119;"	d
DIS_MMC2_DPLL_REQ	plat/hardware.h	118;"	d
DIS_UART1_DPLL_REQ	plat/hardware.h	122;"	d
DIS_UART2_DPLL_REQ	plat/hardware.h	121;"	d
DIS_UART3_DPLL_REQ	plat/hardware.h	120;"	d
DIS_USB_HOST_DPLL_REQ	plat/hardware.h	123;"	d
DIS_USB_PVCI_CLK	plat/hardware.h	107;"	d
DMA_CH_PRIO_HIGH	plat/dma.h	284;"	d
DMA_CH_PRIO_LOW	plat/dma.h	285;"	d
DMA_DEFAULT_ARB_RATE	plat/dma.h	250;"	d
DMA_DEFAULT_FIFO_DEPTH	plat/dma.h	249;"	d
DMA_ERRATA_3_3	plat/dma.h	296;"	d
DMA_ERRATA_IFRAME_BUFFERING	plat/dma.h	291;"	d
DMA_ERRATA_PARALLEL_CHANNELS	plat/dma.h	292;"	d
DMA_ERRATA_i378	plat/dma.h	293;"	d
DMA_ERRATA_i541	plat/dma.h	294;"	d
DMA_ERRATA_i88	plat/dma.h	295;"	d
DMA_HAS_CONSTANT_FILL_CAPS	plat/dma.h	317;"	d
DMA_HAS_DESCRIPTOR_CAPS	plat/dma.h	318;"	d
DMA_HAS_TRANSPARENT_CAPS	plat/dma.h	316;"	d
DMA_IDLEMODE_FORCE_IDLE	plat/dma.h	274;"	d
DMA_IDLEMODE_NO_IDLE	plat/dma.h	273;"	d
DMA_IDLEMODE_SMARTIDLE	plat/dma.h	272;"	d
DMA_LINKED_LCH	plat/dma.h	300;"	d
DMA_ROMCODE_BUG	plat/dma.h	297;"	d
DMA_SYSCONFIG_AUTOIDLE	plat/dma.h	267;"	d
DMA_SYSCONFIG_CLOCKACTIVITY_MASK	plat/dma.h	263;"	d
DMA_SYSCONFIG_EMUFREE	plat/dma.h	264;"	d
DMA_SYSCONFIG_MIDLEMODE	plat/dma.h	269;"	d
DMA_SYSCONFIG_MIDLEMODE_MASK	plat/dma.h	262;"	d
DMA_SYSCONFIG_SIDLEMODE	plat/dma.h	270;"	d
DMA_SYSCONFIG_SIDLEMODE_MASK	plat/dma.h	265;"	d
DMA_SYSCONFIG_SOFTRESET	plat/dma.h	266;"	d
DMA_THREAD_FIFO_25	plat/dma.h	258;"	d
DMA_THREAD_FIFO_50	plat/dma.h	259;"	d
DMA_THREAD_FIFO_75	plat/dma.h	257;"	d
DMA_THREAD_FIFO_NONE	plat/dma.h	256;"	d
DMA_THREAD_RESERVE_NORM	plat/dma.h	252;"	d
DMA_THREAD_RESERVE_ONET	plat/dma.h	253;"	d
DMA_THREAD_RESERVE_THREET	plat/dma.h	255;"	d
DMA_THREAD_RESERVE_TWOT	plat/dma.h	254;"	d
DPLL_CTL	plat/hardware.h	89;"	d
DPLL_J_TYPE	clock.h	50;"	d
DPLL_LOCKED	clock.h	47;"	d
DPLL_LOW_POWER_BYPASS	clock.h	46;"	d
DPLL_LOW_POWER_STOP	clock.h	45;"	d
DRIVER_NAME	plat/omap-serial.h	26;"	d
DSP_CKCTL	plat/hardware.h	93;"	d
DSP_CONFIG_REG_BASE	plat/hardware.h	92;"	d
DSP_IDLECT1	plat/hardware.h	94;"	d
DSP_IDLECT2	plat/hardware.h	95;"	d
DSP_IPI_2420_PHYS	iomap.h	86;"	d
DSP_IPI_2420_SIZE	iomap.h	89;"	d
DSP_IPI_2420_VIRT	iomap.h	88;"	d
DSP_MEM_2420_PHYS	iomap.h	82;"	d
DSP_MEM_2420_SIZE	iomap.h	85;"	d
DSP_MEM_2420_VIRT	iomap.h	84;"	d
DSP_MMU_2420_PHYS	iomap.h	90;"	d
DSP_MMU_2420_SIZE	iomap.h	93;"	d
DSP_MMU_2420_VIRT	iomap.h	92;"	d
DSP_RSTCT2	plat/hardware.h	96;"	d
DST_INDEX	plat/dma.h	310;"	d
DST_PORT	plat/dma.h	308;"	d
E18_1610_KBC3	plat/mux.h	/^	E18_1610_KBC3,$/;"	e	enum:omap1xxx_index
E19_1610_KBR4	plat/mux.h	/^	E19_1610_KBR4,$/;"	e	enum:omap1xxx_index
E19_1610_MPUIO15	plat/mux.h	/^	E19_1610_MPUIO15,$/;"	e	enum:omap1xxx_index
E1_7XX_KBR2	plat/mux.h	/^	E1_7XX_KBR2,$/;"	e	enum:omap7xx_index
E20_1610_KBR3	plat/mux.h	/^	E20_1610_KBR3,$/;"	e	enum:omap1xxx_index
E20_1610_MPUIO13	plat/mux.h	/^	E20_1610_MPUIO13,$/;"	e	enum:omap1xxx_index
E2_7XX_KBR0	plat/mux.h	/^	E2_7XX_KBR0,$/;"	e	enum:omap7xx_index
E3_7XX_KBC4	plat/mux.h	/^	E3_7XX_KBC4,$/;"	e	enum:omap7xx_index
E4_7XX_KBC2	plat/mux.h	/^	E4_7XX_KBC2,$/;"	e	enum:omap7xx_index
EMIFF_MRS	plat/tc.h	37;"	d
EMIFF_SDRAM_CONFIG	plat/tc.h	36;"	d
EMIFF_SDRAM_CONFIG_2	plat/tc.h	42;"	d
EMIFS_ACS	plat/tc.h	85;"	d
EMIFS_ACS0	plat/tc.h	44;"	d
EMIFS_ACS1	plat/tc.h	45;"	d
EMIFS_ACS2	plat/tc.h	46;"	d
EMIFS_ACS3	plat/tc.h	47;"	d
EMIFS_CCS	plat/tc.h	84;"	d
EMIFS_CONFIG	plat/tc.h	31;"	d
EMIFS_CS0_CONFIG	plat/tc.h	32;"	d
EMIFS_CS1_CONFIG	plat/tc.h	33;"	d
EMIFS_CS2_CONFIG	plat/tc.h	34;"	d
EMIFS_CS3_CONFIG	plat/tc.h	35;"	d
EMIF_CFG_DYNAMIC_WS	plat/tc.h	43;"	d
ENABLE_1510_MODE	plat/dma.h	306;"	d
ENABLE_ON_INIT	plat/clock.h	189;"	d
ENABLE_REG_32BIT	plat/clock.h	186;"	d
EN_DC2_SLEEP	plat/menelaus.h	38;"	d
EN_DC3_SLEEP	plat/menelaus.h	37;"	d
EN_VAUX_SLEEP	plat/menelaus.h	34;"	d
EN_VC_SLEEP	plat/menelaus.h	39;"	d
EN_VIO_SLEEP	plat/menelaus.h	35;"	d
EN_VMEM_SLEEP	plat/menelaus.h	36;"	d
EN_VMMC_SLEEP	plat/menelaus.h	33;"	d
EN_VPLL_SLEEP	plat/menelaus.h	32;"	d
F18_1610_KBC0	plat/mux.h	/^	F18_1610_KBC0,$/;"	e	enum:omap1xxx_index
F19_1610_KBR1	plat/mux.h	/^	F19_1610_KBR1,$/;"	e	enum:omap1xxx_index
F3_7XX_KBR3	plat/mux.h	/^	F3_7XX_KBR3,$/;"	e	enum:omap7xx_index
F4_7XX_KBC3	plat/mux.h	/^	F4_7XX_KBC3,$/;"	e	enum:omap7xx_index
FEAT_ISP	control.h	382;"	d
FEAT_ISP_NONE	control.h	383;"	d
FEAT_IVA	control.h	370;"	d
FEAT_IVA_NONE	control.h	371;"	d
FEAT_L2CACHE_128KB	control.h	377;"	d
FEAT_L2CACHE_256KB	control.h	378;"	d
FEAT_L2CACHE_64KB	control.h	376;"	d
FEAT_L2CACHE_NONE	control.h	375;"	d
FEAT_NEON	control.h	387;"	d
FEAT_NEON_NONE	control.h	388;"	d
FEAT_SGX_FULL	control.h	364;"	d
FEAT_SGX_HALF	control.h	365;"	d
FEAT_SGX_NONE	control.h	366;"	d
FIQ_START	plat/irqs.h	450;"	d
FLAG_FIQ_ENABLE	mach/omap-secure.h	26;"	d
FLAG_IRQFIQ_MASK	mach/omap-secure.h	24;"	d
FLAG_IRQ_ENABLE	mach/omap-secure.h	25;"	d
FLAG_START_CRITICAL	mach/omap-secure.h	23;"	d
FUNC_MUX_CTRL_0	plat/hardware.h	195;"	d
FUNC_MUX_CTRL_1	plat/hardware.h	196;"	d
FUNC_MUX_CTRL_10	plat/hardware.h	219;"	d
FUNC_MUX_CTRL_11	plat/hardware.h	220;"	d
FUNC_MUX_CTRL_12	plat/hardware.h	221;"	d
FUNC_MUX_CTRL_2	plat/hardware.h	197;"	d
FUNC_MUX_CTRL_3	plat/hardware.h	199;"	d
FUNC_MUX_CTRL_4	plat/hardware.h	200;"	d
FUNC_MUX_CTRL_5	plat/hardware.h	201;"	d
FUNC_MUX_CTRL_6	plat/hardware.h	202;"	d
FUNC_MUX_CTRL_7	plat/hardware.h	203;"	d
FUNC_MUX_CTRL_8	plat/hardware.h	204;"	d
FUNC_MUX_CTRL_9	plat/hardware.h	205;"	d
FUNC_MUX_CTRL_A	plat/hardware.h	206;"	d
FUNC_MUX_CTRL_B	plat/hardware.h	207;"	d
FUNC_MUX_CTRL_C	plat/hardware.h	208;"	d
FUNC_MUX_CTRL_D	plat/hardware.h	209;"	d
FUNC_MUX_CTRL_E	plat/hardware.h	217;"	d
FUNC_MUX_CTRL_F	plat/hardware.h	218;"	d
G18_1610_KBR0	plat/mux.h	/^	G18_1610_KBR0,$/;"	e	enum:omap1xxx_index
GCR	plat/dma.h	/^GCR,		GSCR,		GRST1,		HW_ID,$/;"	e	enum:omap_reg_offsets
GET_AM_CLASS	plat/cpu.h	83;"	d
GET_OMAP_CLASS	plat/cpu.h	75;"	d
GET_OMAP_REVISION	plat/cpu.h	58;"	d
GET_OMAP_SUBCLASS	plat/cpu.h	99;"	d
GET_OMAP_TYPE	plat/cpu.h	259;"	d
GET_TI_CLASS	plat/cpu.h	91;"	d
GFX_MOD	prcm-common.h	28;"	d
GLOBAL_PRIORITY	plat/dma.h	301;"	d
GPMC_CONFIG1_CLKACTIVATIONTIME	plat/gpmc.h	58;"	d
GPMC_CONFIG1_DEVICESIZE	plat/gpmc.h	64;"	d
GPMC_CONFIG1_DEVICESIZE_16	plat/gpmc.h	65;"	d
GPMC_CONFIG1_DEVICETYPE	plat/gpmc.h	66;"	d
GPMC_CONFIG1_DEVICETYPE_NOR	plat/gpmc.h	67;"	d
GPMC_CONFIG1_FCLK_DIV	plat/gpmc.h	70;"	d
GPMC_CONFIG1_FCLK_DIV2	plat/gpmc.h	71;"	d
GPMC_CONFIG1_FCLK_DIV3	plat/gpmc.h	72;"	d
GPMC_CONFIG1_FCLK_DIV4	plat/gpmc.h	73;"	d
GPMC_CONFIG1_MUXADDDATA	plat/gpmc.h	68;"	d
GPMC_CONFIG1_PAGE_LEN	plat/gpmc.h	59;"	d
GPMC_CONFIG1_READMULTIPLE_SUPP	plat/gpmc.h	52;"	d
GPMC_CONFIG1_READTYPE_ASYNC	plat/gpmc.h	53;"	d
GPMC_CONFIG1_READTYPE_SYNC	plat/gpmc.h	54;"	d
GPMC_CONFIG1_TIME_PARA_GRAN	plat/gpmc.h	69;"	d
GPMC_CONFIG1_WAIT_MON_IIME	plat/gpmc.h	62;"	d
GPMC_CONFIG1_WAIT_PIN_SEL	plat/gpmc.h	63;"	d
GPMC_CONFIG1_WAIT_READ_MON	plat/gpmc.h	60;"	d
GPMC_CONFIG1_WAIT_WRITE_MON	plat/gpmc.h	61;"	d
GPMC_CONFIG1_WRAPBURST_SUPP	plat/gpmc.h	51;"	d
GPMC_CONFIG1_WRITEMULTIPLE_SUPP	plat/gpmc.h	55;"	d
GPMC_CONFIG1_WRITETYPE_ASYNC	plat/gpmc.h	56;"	d
GPMC_CONFIG1_WRITETYPE_SYNC	plat/gpmc.h	57;"	d
GPMC_CONFIG7_CSVALID	plat/gpmc.h	74;"	d
GPMC_CONFIG_DEV_SIZE	plat/gpmc.h	30;"	d
GPMC_CONFIG_DEV_TYPE	plat/gpmc.h	31;"	d
GPMC_CONFIG_RDY_BSY	plat/gpmc.h	29;"	d
GPMC_CONFIG_WP	plat/gpmc.h	33;"	d
GPMC_CONFIG_WRITEPROTECT	plat/gpmc.h	78;"	d
GPMC_CS_CONFIG1	plat/gpmc.h	17;"	d
GPMC_CS_CONFIG2	plat/gpmc.h	18;"	d
GPMC_CS_CONFIG3	plat/gpmc.h	19;"	d
GPMC_CS_CONFIG4	plat/gpmc.h	20;"	d
GPMC_CS_CONFIG5	plat/gpmc.h	21;"	d
GPMC_CS_CONFIG6	plat/gpmc.h	22;"	d
GPMC_CS_CONFIG7	plat/gpmc.h	23;"	d
GPMC_CS_NAND_ADDRESS	plat/gpmc.h	25;"	d
GPMC_CS_NAND_COMMAND	plat/gpmc.h	24;"	d
GPMC_CS_NAND_DATA	plat/gpmc.h	26;"	d
GPMC_CS_NUM	plat/gpmc.h	15;"	d
GPMC_DEVICETYPE_NAND	plat/gpmc.h	77;"	d
GPMC_DEVICETYPE_NOR	plat/gpmc.h	76;"	d
GPMC_ECC_READ	plat/gpmc.h	47;"	d
GPMC_ECC_READSYN	plat/gpmc.h	49;"	d
GPMC_ECC_WRITE	plat/gpmc.h	48;"	d
GPMC_ENABLE_IRQ	plat/gpmc.h	44;"	d
GPMC_GET_IRQ_STATUS	plat/gpmc.h	35;"	d
GPMC_IRQ_COUNT_EVENT	plat/gpmc.h	84;"	d
GPMC_IRQ_FIFOEVENTENABLE	plat/gpmc.h	83;"	d
GPMC_MUX_ADD_DATA	plat/gpmc-smc91x.h	14;"	d
GPMC_NAND_ADDRESS	plat/gpmc.h	41;"	d
GPMC_NAND_COMMAND	plat/gpmc.h	40;"	d
GPMC_NAND_DATA	plat/gpmc.h	42;"	d
GPMC_PREFETCH_COUNT	plat/gpmc.h	37;"	d
GPMC_PREFETCH_FIFO_CNT	plat/gpmc.h	36;"	d
GPMC_PREFETCH_STATUS_COUNT	plat/gpmc.h	82;"	d
GPMC_PREFETCH_STATUS_FIFO_CNT	plat/gpmc.h	81;"	d
GPMC_READ_MON	plat/gpmc-smc91x.h	15;"	d
GPMC_SET_IRQ_STATUS	plat/gpmc.h	32;"	d
GPMC_STATUS_BUFFER	plat/gpmc.h	38;"	d
GPMC_STATUS_BUFF_EMPTY	plat/gpmc.h	79;"	d
GPMC_TIMINGS_SMC91C96	plat/gpmc-smc91x.h	13;"	d
GPMC_WRITE_MON	plat/gpmc-smc91x.h	16;"	d
GROUP_0	plat/keypad.h	41;"	d
GROUP_1	plat/keypad.h	42;"	d
GROUP_2	plat/keypad.h	43;"	d
GROUP_3	plat/keypad.h	44;"	d
GROUP_MASK	plat/keypad.h	45;"	d
GROUP_SHIFT	plat/keypad.h	40;"	d
GRST1	plat/dma.h	/^GCR,		GSCR,		GRST1,		HW_ID,$/;"	e	enum:omap_reg_offsets
GSCR	plat/dma.h	/^GCR,		GSCR,		GRST1,		HW_ID,$/;"	e	enum:omap_reg_offsets
H14_1610_KBR2	plat/mux.h	/^	H14_1610_KBR2,$/;"	e	enum:omap1xxx_index
H19_1610_CAM_EXCLK	plat/mux.h	/^	H19_1610_CAM_EXCLK,$/;"	e	enum:omap1xxx_index
H2P2_DBG_FPGA_BASE	plat/fpga.h	33;"	d
H2P2_DBG_FPGA_BOARD_REV	plat/fpga.h	39;"	d
H2P2_DBG_FPGA_ETHR_START	plat/fpga.h	37;"	d
H2P2_DBG_FPGA_FPGA_REV	plat/fpga.h	38;"	d
H2P2_DBG_FPGA_GPIO	plat/fpga.h	40;"	d
H2P2_DBG_FPGA_LAN_RESET	plat/fpga.h	44;"	d
H2P2_DBG_FPGA_LAN_STATUS	plat/fpga.h	43;"	d
H2P2_DBG_FPGA_LEDS	plat/fpga.h	41;"	d
H2P2_DBG_FPGA_LED_AMBER	plat/fpga.h	68;"	d
H2P2_DBG_FPGA_LED_BLUE	plat/fpga.h	70;"	d
H2P2_DBG_FPGA_LED_GREEN	plat/fpga.h	67;"	d
H2P2_DBG_FPGA_LED_RED	plat/fpga.h	69;"	d
H2P2_DBG_FPGA_LOAD_METER	plat/fpga.h	72;"	d
H2P2_DBG_FPGA_LOAD_METER_MASK	plat/fpga.h	74;"	d
H2P2_DBG_FPGA_LOAD_METER_SIZE	plat/fpga.h	73;"	d
H2P2_DBG_FPGA_MISC_INPUTS	plat/fpga.h	42;"	d
H2P2_DBG_FPGA_P2_LED_IDLE	plat/fpga.h	77;"	d
H2P2_DBG_FPGA_P2_LED_TIMER	plat/fpga.h	76;"	d
H2P2_DBG_FPGA_SIZE	plat/fpga.h	34;"	d
H2P2_DBG_FPGA_START	plat/fpga.h	35;"	d
HDQ_CTRL_STATUS_CLOCKENABLE_SHIFT	plat/hdq1w.h	31;"	d
HDQ_CTRL_STATUS_OFFSET	plat/hdq1w.h	30;"	d
HSMMC_HAS_PBIAS	plat/mmc.h	128;"	d
HSMMC_HAS_UPDATED_RESET	plat/mmc.h	129;"	d
HWMOD_16BIT_REG	plat/omap_hwmod.h	438;"	d
HWMOD_CONTROL_OPT_CLKS_IN_RESET	plat/omap_hwmod.h	437;"	d
HWMOD_IDLEMODE_FORCE	plat/omap_hwmod.h	90;"	d
HWMOD_IDLEMODE_NO	plat/omap_hwmod.h	91;"	d
HWMOD_IDLEMODE_SMART	plat/omap_hwmod.h	92;"	d
HWMOD_IDLEMODE_SMART_WKUP	plat/omap_hwmod.h	93;"	d
HWMOD_INIT_NO_IDLE	plat/omap_hwmod.h	433;"	d
HWMOD_INIT_NO_RESET	plat/omap_hwmod.h	432;"	d
HWMOD_NO_IDLEST	plat/omap_hwmod.h	436;"	d
HWMOD_NO_OCP_AUTOIDLE	plat/omap_hwmod.h	434;"	d
HWMOD_SET_DEFAULT_CLOCKACT	plat/omap_hwmod.h	435;"	d
HWMOD_SWSUP_MSTANDBY	plat/omap_hwmod.h	431;"	d
HWMOD_SWSUP_SIDLE	plat/omap_hwmod.h	430;"	d
HW_ID	plat/dma.h	/^GCR,		GSCR,		GRST1,		HW_ID,$/;"	e	enum:omap_reg_offsets
HZ	plat/param.h	7;"	d
I2C_7XX_SCL	plat/mux.h	/^	I2C_7XX_SCL,$/;"	e	enum:omap7xx_index
I2C_7XX_SDA	plat/mux.h	/^	I2C_7XX_SDA,$/;"	e	enum:omap7xx_index
I2C_SCL	plat/mux.h	/^	I2C_SCL,$/;"	e	enum:omap1xxx_index
I2C_SDA	plat/mux.h	/^	I2C_SDA,$/;"	e	enum:omap1xxx_index
IH2_BASE	plat/irqs.h	118;"	d
IH_GPIO_BASE	plat/irqs.h	368;"	d
IH_MPUIO_BASE	plat/irqs.h	369;"	d
INBAND_ERROR	omap_l3_noc.h	30;"	d
INNOVATOR_FPGA_CAM_USB_CONTROL	plat/fpga.h	129;"	d
INNOVATOR_FPGA_EXP_CONTROL	plat/fpga.h	130;"	d
INNOVATOR_FPGA_HID_SPI	plat/fpga.h	94;"	d
INNOVATOR_FPGA_IMR2	plat/fpga.h	132;"	d
INNOVATOR_FPGA_INFO	plat/fpga.h	122;"	d
INNOVATOR_FPGA_ISR2	plat/fpga.h	131;"	d
INNOVATOR_FPGA_LCD_BRIGHT_HI	plat/fpga.h	124;"	d
INNOVATOR_FPGA_LCD_BRIGHT_LO	plat/fpga.h	123;"	d
INNOVATOR_FPGA_LED_GRN_HI	plat/fpga.h	126;"	d
INNOVATOR_FPGA_LED_GRN_LO	plat/fpga.h	125;"	d
INNOVATOR_FPGA_LED_RED_HI	plat/fpga.h	128;"	d
INNOVATOR_FPGA_LED_RED_LO	plat/fpga.h	127;"	d
INTCPS_NR_IRQS	plat/irqs.h	445;"	d
INTCPS_NR_MIR_REGS	plat/irqs.h	444;"	d
INT_1510_COM_SPI_RO	plat/irqs.h	148;"	d
INT_1510_DSP_MAILBOX1	plat/irqs.h	70;"	d
INT_1510_DSP_MAILBOX2	plat/irqs.h	71;"	d
INT_1510_DSP_MMU	plat/irqs.h	147;"	d
INT_1510_IH2_IRQ	plat/irqs.h	66;"	d
INT_1510_LB_MMU	plat/irqs.h	73;"	d
INT_1510_LOCAL_BUS	plat/irqs.h	75;"	d
INT_1510_RES12	plat/irqs.h	72;"	d
INT_1510_RES18	plat/irqs.h	74;"	d
INT_1510_RES2	plat/irqs.h	67;"	d
INT_1510_SPI_RX	plat/irqs.h	69;"	d
INT_1510_SPI_TX	plat/irqs.h	68;"	d
INT_1610_CF	plat/irqs.h	171;"	d
INT_1610_DMA_CH10	plat/irqs.h	179;"	d
INT_1610_DMA_CH11	plat/irqs.h	180;"	d
INT_1610_DMA_CH12	plat/irqs.h	181;"	d
INT_1610_DMA_CH13	plat/irqs.h	182;"	d
INT_1610_DMA_CH14	plat/irqs.h	183;"	d
INT_1610_DMA_CH15	plat/irqs.h	184;"	d
INT_1610_DMA_CH6	plat/irqs.h	175;"	d
INT_1610_DMA_CH7	plat/irqs.h	176;"	d
INT_1610_DMA_CH8	plat/irqs.h	177;"	d
INT_1610_DMA_CH9	plat/irqs.h	178;"	d
INT_1610_DSP_MAILBOX1	plat/irqs.h	84;"	d
INT_1610_DSP_MAILBOX2	plat/irqs.h	85;"	d
INT_1610_DSP_MMU	plat/irqs.h	158;"	d
INT_1610_FAC	plat/irqs.h	153;"	d
INT_1610_GPIO_BANK2	plat/irqs.h	168;"	d
INT_1610_GPIO_BANK3	plat/irqs.h	169;"	d
INT_1610_GPIO_BANK4	plat/irqs.h	173;"	d
INT_1610_GPTIMER1	plat/irqs.h	87;"	d
INT_1610_GPTIMER2	plat/irqs.h	88;"	d
INT_1610_GPTIMER3	plat/irqs.h	162;"	d
INT_1610_GPTIMER4	plat/irqs.h	163;"	d
INT_1610_GPTIMER5	plat/irqs.h	164;"	d
INT_1610_GPTIMER6	plat/irqs.h	165;"	d
INT_1610_GPTIMER7	plat/irqs.h	166;"	d
INT_1610_GPTIMER8	plat/irqs.h	167;"	d
INT_1610_IH2_FIQ	plat/irqs.h	81;"	d
INT_1610_IH2_IRQ	plat/irqs.h	80;"	d
INT_1610_LCD_LINE	plat/irqs.h	86;"	d
INT_1610_MMC2	plat/irqs.h	170;"	d
INT_1610_McBSP2RX_OF	plat/irqs.h	159;"	d
INT_1610_McBSP2_RX	plat/irqs.h	83;"	d
INT_1610_McBSP2_TX	plat/irqs.h	82;"	d
INT_1610_NAND	plat/irqs.h	185;"	d
INT_1610_SHA1MD5	plat/irqs.h	186;"	d
INT_1610_SPI	plat/irqs.h	174;"	d
INT_1610_SSR_FIFO_0	plat/irqs.h	89;"	d
INT_1610_STI	plat/irqs.h	160;"	d
INT_1610_STI_WAKEUP	plat/irqs.h	161;"	d
INT_1610_SoSSI	plat/irqs.h	156;"	d
INT_1610_SoSSI_MATCH	plat/irqs.h	157;"	d
INT_1610_USB_HHC_2	plat/irqs.h	154;"	d
INT_1610_USB_OTG	plat/irqs.h	155;"	d
INT_1610_WAKE_UP_REQ	plat/irqs.h	172;"	d
INT_1WIRE	plat/irqs.h	136;"	d
INT_243X_CARKIT_IRQ	plat/irqs.h	310;"	d
INT_243X_HS_USB_DMA	plat/irqs.h	309;"	d
INT_243X_HS_USB_MC	plat/irqs.h	308;"	d
INT_243X_MCBSP1_IRQ	plat/irqs.h	307;"	d
INT_243X_MCBSP2_IRQ	plat/irqs.h	303;"	d
INT_243X_MCBSP3_IRQ	plat/irqs.h	304;"	d
INT_243X_MCBSP4_IRQ	plat/irqs.h	305;"	d
INT_243X_MCBSP5_IRQ	plat/irqs.h	306;"	d
INT_24XX_CAM_IRQ	plat/irqs.h	251;"	d
INT_24XX_DSP_MMU	plat/irqs.h	255;"	d
INT_24XX_DSP_UMA	plat/irqs.h	254;"	d
INT_24XX_DSS_IRQ	plat/irqs.h	252;"	d
INT_24XX_GPIO_BANK1	plat/irqs.h	256;"	d
INT_24XX_GPIO_BANK2	plat/irqs.h	257;"	d
INT_24XX_GPIO_BANK3	plat/irqs.h	258;"	d
INT_24XX_GPIO_BANK4	plat/irqs.h	259;"	d
INT_24XX_GPIO_BANK5	plat/irqs.h	260;"	d
INT_24XX_GPTIMER1	plat/irqs.h	262;"	d
INT_24XX_GPTIMER10	plat/irqs.h	271;"	d
INT_24XX_GPTIMER11	plat/irqs.h	272;"	d
INT_24XX_GPTIMER12	plat/irqs.h	273;"	d
INT_24XX_GPTIMER2	plat/irqs.h	263;"	d
INT_24XX_GPTIMER3	plat/irqs.h	264;"	d
INT_24XX_GPTIMER4	plat/irqs.h	265;"	d
INT_24XX_GPTIMER5	plat/irqs.h	266;"	d
INT_24XX_GPTIMER6	plat/irqs.h	267;"	d
INT_24XX_GPTIMER7	plat/irqs.h	268;"	d
INT_24XX_GPTIMER8	plat/irqs.h	269;"	d
INT_24XX_GPTIMER9	plat/irqs.h	270;"	d
INT_24XX_HDQ_IRQ	plat/irqs.h	279;"	d
INT_24XX_I2C1_IRQ	plat/irqs.h	277;"	d
INT_24XX_I2C2_IRQ	plat/irqs.h	278;"	d
INT_24XX_MAIL_U0_MPU	plat/irqs.h	253;"	d
INT_24XX_MAIL_U3_MPU	plat/irqs.h	261;"	d
INT_24XX_MCBSP1_IRQ_RX	plat/irqs.h	281;"	d
INT_24XX_MCBSP1_IRQ_TX	plat/irqs.h	280;"	d
INT_24XX_MCBSP2_IRQ_RX	plat/irqs.h	283;"	d
INT_24XX_MCBSP2_IRQ_TX	plat/irqs.h	282;"	d
INT_24XX_MCBSP3_IRQ_RX	plat/irqs.h	300;"	d
INT_24XX_MCBSP3_IRQ_TX	plat/irqs.h	299;"	d
INT_24XX_MCBSP4_IRQ_RX	plat/irqs.h	276;"	d
INT_24XX_MCBSP4_IRQ_TX	plat/irqs.h	275;"	d
INT_24XX_MCBSP5_IRQ_RX	plat/irqs.h	296;"	d
INT_24XX_MCBSP5_IRQ_TX	plat/irqs.h	295;"	d
INT_24XX_MMC2_IRQ	plat/irqs.h	298;"	d
INT_24XX_MMC_IRQ	plat/irqs.h	297;"	d
INT_24XX_SDMA_IRQ0	plat/irqs.h	247;"	d
INT_24XX_SDMA_IRQ1	plat/irqs.h	248;"	d
INT_24XX_SDMA_IRQ2	plat/irqs.h	249;"	d
INT_24XX_SDMA_IRQ3	plat/irqs.h	250;"	d
INT_24XX_SHA1MD5	plat/irqs.h	274;"	d
INT_24XX_SPI1_IRQ	plat/irqs.h	284;"	d
INT_24XX_SPI2_IRQ	plat/irqs.h	285;"	d
INT_24XX_SPI3_IRQ	plat/irqs.h	301;"	d
INT_24XX_SYS_NIRQ	plat/irqs.h	246;"	d
INT_24XX_UART1_IRQ	plat/irqs.h	286;"	d
INT_24XX_UART2_IRQ	plat/irqs.h	287;"	d
INT_24XX_UART3_IRQ	plat/irqs.h	288;"	d
INT_24XX_USB_IRQ_GEN	plat/irqs.h	289;"	d
INT_24XX_USB_IRQ_HGEN	plat/irqs.h	292;"	d
INT_24XX_USB_IRQ_HSOF	plat/irqs.h	293;"	d
INT_24XX_USB_IRQ_ISO	plat/irqs.h	291;"	d
INT_24XX_USB_IRQ_NISO	plat/irqs.h	290;"	d
INT_24XX_USB_IRQ_OTG	plat/irqs.h	294;"	d
INT_34XX_BENCH_MPU_EMUL	plat/irqs.h	312;"	d
INT_34XX_CAM_IRQ	plat/irqs.h	326;"	d
INT_34XX_D2D_FW_IRQ	plat/irqs.h	317;"	d
INT_34XX_EHCI_IRQ	plat/irqs.h	345;"	d
INT_34XX_FPKA_ERROR_IRQ	plat/irqs.h	342;"	d
INT_34XX_FPKA_READY_IRQ	plat/irqs.h	338;"	d
INT_34XX_GPIO_BANK1	plat/irqs.h	328;"	d
INT_34XX_GPIO_BANK2	plat/irqs.h	329;"	d
INT_34XX_GPIO_BANK3	plat/irqs.h	330;"	d
INT_34XX_GPIO_BANK4	plat/irqs.h	331;"	d
INT_34XX_GPIO_BANK5	plat/irqs.h	332;"	d
INT_34XX_GPIO_BANK6	plat/irqs.h	333;"	d
INT_34XX_GPMC_IRQ	plat/irqs.h	323;"	d
INT_34XX_GPT12_IRQ	plat/irqs.h	349;"	d
INT_34XX_I2C3_IRQ	plat/irqs.h	341;"	d
INT_34XX_L3_APP_IRQ	plat/irqs.h	319;"	d
INT_34XX_L3_DBG_IRQ	plat/irqs.h	318;"	d
INT_34XX_MCBSP1_IRQ	plat/irqs.h	321;"	d
INT_34XX_MCBSP2_IRQ	plat/irqs.h	322;"	d
INT_34XX_MCBSP3_IRQ	plat/irqs.h	324;"	d
INT_34XX_MCBSP4_IRQ	plat/irqs.h	325;"	d
INT_34XX_MCBSP5_IRQ	plat/irqs.h	327;"	d
INT_34XX_MMC3_IRQ	plat/irqs.h	348;"	d
INT_34XX_OHCI_IRQ	plat/irqs.h	344;"	d
INT_34XX_PARTHASH_IRQ	plat/irqs.h	347;"	d
INT_34XX_PBIAS_IRQ	plat/irqs.h	343;"	d
INT_34XX_PRCM_MPU_IRQ	plat/irqs.h	320;"	d
INT_34XX_RNG_IRQ	plat/irqs.h	340;"	d
INT_34XX_SHA1MD51_IRQ	plat/irqs.h	339;"	d
INT_34XX_SHA1MD52_IRQ	plat/irqs.h	337;"	d
INT_34XX_SPI4_IRQ	plat/irqs.h	336;"	d
INT_34XX_SSM_ABORT_IRQ	plat/irqs.h	315;"	d
INT_34XX_ST_MCBSP2_IRQ	plat/irqs.h	313;"	d
INT_34XX_ST_MCBSP3_IRQ	plat/irqs.h	314;"	d
INT_34XX_SYS_NIRQ	plat/irqs.h	316;"	d
INT_34XX_TLL_IRQ	plat/irqs.h	346;"	d
INT_34XX_USIM_IRQ	plat/irqs.h	334;"	d
INT_34XX_WDT3_IRQ	plat/irqs.h	335;"	d
INT_35XX_CCDC_VD0_IRQ	plat/irqs.h	361;"	d
INT_35XX_CCDC_VD1_IRQ	plat/irqs.h	362;"	d
INT_35XX_CCDC_VD2_IRQ	plat/irqs.h	363;"	d
INT_35XX_EMAC_C0_MISC_PULSE_IRQ	plat/irqs.h	358;"	d
INT_35XX_EMAC_C0_RXTHRESH_IRQ	plat/irqs.h	355;"	d
INT_35XX_EMAC_C0_RX_PULSE_IRQ	plat/irqs.h	356;"	d
INT_35XX_EMAC_C0_TX_PULSE_IRQ	plat/irqs.h	357;"	d
INT_35XX_HECC0_IRQ	plat/irqs.h	353;"	d
INT_35XX_HECC1_IRQ	plat/irqs.h	354;"	d
INT_35XX_UART4_IRQ	plat/irqs.h	360;"	d
INT_35XX_USBOTG_IRQ	plat/irqs.h	359;"	d
INT_36XX_UART4_IRQ	plat/irqs.h	351;"	d
INT_7XX_CAMERA_IF	plat/irqs.h	220;"	d
INT_7XX_CFCD	plat/irqs.h	193;"	d
INT_7XX_CFIREQ	plat/irqs.h	194;"	d
INT_7XX_DBB_RF_EN	plat/irqs.h	223;"	d
INT_7XX_DMA_CH10	plat/irqs.h	238;"	d
INT_7XX_DMA_CH11	plat/irqs.h	239;"	d
INT_7XX_DMA_CH12	plat/irqs.h	240;"	d
INT_7XX_DMA_CH13	plat/irqs.h	241;"	d
INT_7XX_DMA_CH14	plat/irqs.h	242;"	d
INT_7XX_DMA_CH15	plat/irqs.h	243;"	d
INT_7XX_DMA_CH6	plat/irqs.h	234;"	d
INT_7XX_DMA_CH7	plat/irqs.h	235;"	d
INT_7XX_DMA_CH8	plat/irqs.h	236;"	d
INT_7XX_DMA_CH9	plat/irqs.h	237;"	d
INT_7XX_DUAL_MODE_TIMER	plat/irqs.h	222;"	d
INT_7XX_EAC	plat/irqs.h	99;"	d
INT_7XX_GPIO_BANK1	plat/irqs.h	100;"	d
INT_7XX_GPIO_BANK2	plat/irqs.h	101;"	d
INT_7XX_GPIO_BANK3	plat/irqs.h	102;"	d
INT_7XX_GPIO_BANK4	plat/irqs.h	201;"	d
INT_7XX_GPIO_BANK5	plat/irqs.h	109;"	d
INT_7XX_GPIO_BANK6	plat/irqs.h	110;"	d
INT_7XX_GSM_PROTECT	plat/irqs.h	107;"	d
INT_7XX_HDQ_1WIRE	plat/irqs.h	212;"	d
INT_7XX_HW_ERRORS	plat/irqs.h	191;"	d
INT_7XX_I2C	plat/irqs.h	195;"	d
INT_7XX_ICR	plat/irqs.h	98;"	d
INT_7XX_IH2_FIQ	plat/irqs.h	94;"	d
INT_7XX_IH2_IRQ	plat/irqs.h	95;"	d
INT_7XX_LCD_LINE	plat/irqs.h	106;"	d
INT_7XX_LLPC_LCD_CTRL_CAN_BE_OFF	plat/irqs.h	229;"	d
INT_7XX_LLPC_OE_FALLING	plat/irqs.h	230;"	d
INT_7XX_LLPC_OE_RISING	plat/irqs.h	231;"	d
INT_7XX_LLPC_VSYNC	plat/irqs.h	232;"	d
INT_7XX_MCSI	plat/irqs.h	207;"	d
INT_7XX_MMC_SDIO	plat/irqs.h	214;"	d
INT_7XX_MPUIO	plat/irqs.h	228;"	d
INT_7XX_MPUIO_KEYPAD	plat/irqs.h	224;"	d
INT_7XX_MPU_EXT_NIRQ	plat/irqs.h	197;"	d
INT_7XX_McBSP1RX	plat/irqs.h	203;"	d
INT_7XX_McBSP1RX_OF	plat/irqs.h	204;"	d
INT_7XX_McBSP1TX	plat/irqs.h	202;"	d
INT_7XX_McBSP2RX	plat/irqs.h	104;"	d
INT_7XX_McBSP2RX_OVF	plat/irqs.h	105;"	d
INT_7XX_McBSP2TX	plat/irqs.h	103;"	d
INT_7XX_NAND	plat/irqs.h	244;"	d
INT_7XX_NFIQ_PWR_FAIL	plat/irqs.h	192;"	d
INT_7XX_PCC	plat/irqs.h	196;"	d
INT_7XX_RNG	plat/irqs.h	221;"	d
INT_7XX_RNG_IDLE	plat/irqs.h	227;"	d
INT_7XX_SHA1_MD5	plat/irqs.h	225;"	d
INT_7XX_SMC_CD	plat/irqs.h	210;"	d
INT_7XX_SMC_IREQ	plat/irqs.h	211;"	d
INT_7XX_SPGIO_WR	plat/irqs.h	111;"	d
INT_7XX_SPI_100K_1	plat/irqs.h	198;"	d
INT_7XX_SPI_100K_2	plat/irqs.h	226;"	d
INT_7XX_SYREN_SPI	plat/irqs.h	199;"	d
INT_7XX_TIMER3	plat/irqs.h	108;"	d
INT_7XX_TIMER32K	plat/irqs.h	213;"	d
INT_7XX_UART_MODEM_1	plat/irqs.h	206;"	d
INT_7XX_UART_MODEM_IRDA_2	plat/irqs.h	205;"	d
INT_7XX_UPLD	plat/irqs.h	215;"	d
INT_7XX_USB_GENI	plat/irqs.h	218;"	d
INT_7XX_USB_HHC_1	plat/irqs.h	216;"	d
INT_7XX_USB_HHC_2	plat/irqs.h	217;"	d
INT_7XX_USB_ISO	plat/irqs.h	97;"	d
INT_7XX_USB_NON_ISO	plat/irqs.h	96;"	d
INT_7XX_USB_OTG	plat/irqs.h	219;"	d
INT_7XX_VLYNQ	plat/irqs.h	200;"	d
INT_7XX_WAKE_UP_REQ	plat/irqs.h	233;"	d
INT_7XX_uWireRX	plat/irqs.h	209;"	d
INT_7XX_uWireTX	plat/irqs.h	208;"	d
INT_ABORT	plat/irqs.h	45;"	d
INT_BRIDGE_PRIV	plat/irqs.h	46;"	d
INT_BRIDGE_PUB	plat/irqs.h	59;"	d
INT_BT_MCSI1RX	plat/irqs.h	133;"	d
INT_BT_MCSI1TX	plat/irqs.h	132;"	d
INT_CAMERA	plat/irqs.h	40;"	d
INT_DMA_CH0_6	plat/irqs.h	50;"	d
INT_DMA_CH1_7	plat/irqs.h	51;"	d
INT_DMA_CH2_8	plat/irqs.h	52;"	d
INT_DMA_CH3	plat/irqs.h	53;"	d
INT_DMA_CH4	plat/irqs.h	54;"	d
INT_DMA_CH5	plat/irqs.h	55;"	d
INT_DMA_LCD	plat/irqs.h	56;"	d
INT_DSP_MMU_ABORT	plat/irqs.h	43;"	d
INT_FIQ	plat/irqs.h	41;"	d
INT_GAUGE_32K	plat/irqs.h	139;"	d
INT_GPIO_BANK1	plat/irqs.h	47;"	d
INT_HOST	plat/irqs.h	44;"	d
INT_I2C	plat/irqs.h	123;"	d
INT_KEYBOARD	plat/irqs.h	120;"	d
INT_LCD_CTRL	plat/irqs.h	61;"	d
INT_MEM_STICK	plat/irqs.h	142;"	d
INT_MMC	plat/irqs.h	138;"	d
INT_MPUIO	plat/irqs.h	124;"	d
INT_McBSP1RX	plat/irqs.h	129;"	d
INT_McBSP1TX	plat/irqs.h	128;"	d
INT_McBSP3RX	plat/irqs.h	127;"	d
INT_McBSP3TX	plat/irqs.h	126;"	d
INT_OS_TIMER	plat/irqs.h	137;"	d
INT_RTC_ALARM	plat/irqs.h	141;"	d
INT_RTC_TIMER	plat/irqs.h	140;"	d
INT_RTDX	plat/irqs.h	42;"	d
INT_SOSSI_MATCH	plat/irqs.h	134;"	d
INT_TIMER1	plat/irqs.h	57;"	d
INT_TIMER2	plat/irqs.h	60;"	d
INT_TIMER3	plat/irqs.h	49;"	d
INT_UART1	plat/irqs.h	130;"	d
INT_UART2	plat/irqs.h	131;"	d
INT_UART3	plat/irqs.h	48;"	d
INT_USB_HHC_1	plat/irqs.h	125;"	d
INT_USB_W2FC	plat/irqs.h	135;"	d
INT_WD_TIMER	plat/irqs.h	58;"	d
INT_uWireRX	plat/irqs.h	122;"	d
INT_uWireTX	plat/irqs.h	121;"	d
INVERT_ENABLE	plat/clock.h	190;"	d
IOLARGE_MASK	plat/iopgtable.h	52;"	d
IOLARGE_SHIFT	plat/iopgtable.h	50;"	d
IOLARGE_SIZE	plat/iopgtable.h	51;"	d
IOMEM	plat/common.h	33;"	d
IOPAGE_MASK	plat/iopgtable.h	57;"	d
IOPGD_MASK	plat/iopgtable.h	21;"	d
IOPGD_SECTION	plat/iopgtable.h	76;"	d
IOPGD_SHIFT	plat/iopgtable.h	19;"	d
IOPGD_SIZE	plat/iopgtable.h	20;"	d
IOPGD_SUPER	plat/iopgtable.h	77;"	d
IOPGD_TABLE	plat/iopgtable.h	75;"	d
IOPGD_TABLE_SIZE	plat/iopgtable.h	38;"	d
IOPTE_LARGE	plat/iopgtable.h	84;"	d
IOPTE_MASK	plat/iopgtable.h	45;"	d
IOPTE_SHIFT	plat/iopgtable.h	43;"	d
IOPTE_SIZE	plat/iopgtable.h	44;"	d
IOPTE_SMALL	plat/iopgtable.h	83;"	d
IOPTE_TABLE_SIZE	plat/iopgtable.h	55;"	d
IOSECTION_MASK	plat/iopgtable.h	28;"	d
IOSECTION_SHIFT	plat/iopgtable.h	26;"	d
IOSECTION_SIZE	plat/iopgtable.h	27;"	d
IOSUPER_MASK	plat/iopgtable.h	35;"	d
IOSUPER_SHIFT	plat/iopgtable.h	33;"	d
IOSUPER_SIZE	plat/iopgtable.h	34;"	d
IOVMF_ALLOC	plat/iovmm.h	64;"	d
IOVMF_ALLOC_MASK	plat/iovmm.h	65;"	d
IOVMF_CAM_MASK	plat/iovmm.h	38;"	d
IOVMF_DA_FIXED	plat/iovmm.h	72;"	d
IOVMF_DISCONT	plat/iovmm.h	68;"	d
IOVMF_ELSZ_16	plat/iovmm.h	53;"	d
IOVMF_ELSZ_32	plat/iovmm.h	54;"	d
IOVMF_ELSZ_8	plat/iovmm.h	52;"	d
IOVMF_ELSZ_MASK	plat/iovmm.h	51;"	d
IOVMF_ELSZ_NONE	plat/iovmm.h	55;"	d
IOVMF_ENDIAN_BIG	plat/iovmm.h	48;"	d
IOVMF_ENDIAN_LITTLE	plat/iovmm.h	49;"	d
IOVMF_ENDIAN_MASK	plat/iovmm.h	47;"	d
IOVMF_LINEAR	plat/iovmm.h	69;"	d
IOVMF_LINEAR_MASK	plat/iovmm.h	70;"	d
IOVMF_MIXED	plat/iovmm.h	58;"	d
IOVMF_MIXED_MASK	plat/iovmm.h	57;"	d
IOVMF_MMIO	plat/iovmm.h	63;"	d
IOVMF_PGSZ_16M	plat/iovmm.h	45;"	d
IOVMF_PGSZ_1M	plat/iovmm.h	42;"	d
IOVMF_PGSZ_4K	plat/iovmm.h	44;"	d
IOVMF_PGSZ_64K	plat/iovmm.h	43;"	d
IOVMF_PGSZ_MASK	plat/iovmm.h	41;"	d
IOVMF_RAM_MASK	plat/iovmm.h	39;"	d
IOVMF_SW_SHIFT	plat/iovmm.h	33;"	d
IRQENABLE_L0	plat/dma.h	/^IRQSTATUS_L1,	IRQSTATUS_L2,	IRQSTATUS_L3,	IRQENABLE_L0,$/;"	e	enum:omap_reg_offsets
IRQENABLE_L1	plat/dma.h	/^IRQENABLE_L1,	IRQENABLE_L2,	IRQENABLE_L3,	SYSSTATUS,$/;"	e	enum:omap_reg_offsets
IRQENABLE_L2	plat/dma.h	/^IRQENABLE_L1,	IRQENABLE_L2,	IRQENABLE_L3,	SYSSTATUS,$/;"	e	enum:omap_reg_offsets
IRQENABLE_L3	plat/dma.h	/^IRQENABLE_L1,	IRQENABLE_L2,	IRQENABLE_L3,	SYSSTATUS,$/;"	e	enum:omap_reg_offsets
IRQSTATUS_L0	plat/dma.h	/^PCH1_SR,	PCHD_SR,	REVISION,	IRQSTATUS_L0,$/;"	e	enum:omap_reg_offsets
IRQSTATUS_L1	plat/dma.h	/^IRQSTATUS_L1,	IRQSTATUS_L2,	IRQSTATUS_L3,	IRQENABLE_L0,$/;"	e	enum:omap_reg_offsets
IRQSTATUS_L2	plat/dma.h	/^IRQSTATUS_L1,	IRQSTATUS_L2,	IRQSTATUS_L3,	IRQENABLE_L0,$/;"	e	enum:omap_reg_offsets
IRQSTATUS_L3	plat/dma.h	/^IRQSTATUS_L1,	IRQSTATUS_L2,	IRQSTATUS_L3,	IRQENABLE_L0,$/;"	e	enum:omap_reg_offsets
IRQ_CONTROL_REG_OFFSET	plat/hardware.h	175;"	d
IRQ_GMR_REG_OFFSET	plat/hardware.h	178;"	d
IRQ_ILR0_REG_OFFSET	plat/hardware.h	177;"	d
IRQ_ISR_REG_OFFSET	plat/hardware.h	176;"	d
IRQ_ITR_REG_OFFSET	plat/hardware.h	171;"	d
IRQ_MIR_REG_OFFSET	plat/hardware.h	172;"	d
IRQ_RX	plat/mailbox.h	17;"	d
IRQ_SIR_FIQ_REG_OFFSET	plat/hardware.h	174;"	d
IRQ_SIR_IRQ	plat/omap44xx.h	39;"	d
IRQ_SIR_IRQ_REG_OFFSET	plat/hardware.h	173;"	d
IRQ_TX	plat/mailbox.h	16;"	d
IR_FIRMODE	plat/irda.h	17;"	d
IR_MIRMODE	plat/irda.h	18;"	d
IR_SEL	plat/irda.h	15;"	d
IR_SIRMODE	plat/irda.h	16;"	d
IS_AM_CLASS	plat/cpu.h	85;"	d
IS_AM_SUBCLASS	plat/cpu.h	113;"	d
IS_BURST_ONLY4	plat/dma.h	311;"	d
IS_CDSA_32	plat/dma.h	304;"	d
IS_CSSA_32	plat/dma.h	303;"	d
IS_DMA_ERRATA	plat/dma.h	288;"	d
IS_OMAP_CLASS	plat/cpu.h	77;"	d
IS_OMAP_SUBCLASS	plat/cpu.h	101;"	d
IS_OMAP_TYPE	plat/cpu.h	261;"	d
IS_PM34XX_ERRATUM	pm.h	100;"	d
IS_PM34XX_ERRATUM	pm.h	97;"	d
IS_RW_PRIORITY	plat/dma.h	305;"	d
IS_TI_CLASS	plat/cpu.h	93;"	d
IS_TI_SUBCLASS	plat/cpu.h	107;"	d
IS_WORD_16	plat/dma.h	313;"	d
J14_1610_CAM_D5	plat/mux.h	/^	J14_1610_CAM_D5,$/;"	e	enum:omap1xxx_index
J15_1610_CAM_LCLK	plat/mux.h	/^	J15_1610_CAM_LCLK,$/;"	e	enum:omap1xxx_index
J18_1610_CAM_D7	plat/mux.h	/^	J18_1610_CAM_D7,$/;"	e	enum:omap1xxx_index
J18_1610_ETM_D7	plat/mux.h	/^	J18_1610_ETM_D7,$/;"	e	enum:omap1xxx_index
J19_1610_CAM_D6	plat/mux.h	/^	J19_1610_CAM_D6,$/;"	e	enum:omap1xxx_index
J19_1610_ETM_D6	plat/mux.h	/^	J19_1610_ETM_D6,$/;"	e	enum:omap1xxx_index
J7_7XX_KBR1	plat/mux.h	/^	J7_7XX_KBR1,$/;"	e	enum:omap7xx_index
K14_1610_CAM_D1	plat/mux.h	/^	K14_1610_CAM_D1,$/;"	e	enum:omap1xxx_index
K15_1610_CAM_D2	plat/mux.h	/^	K15_1610_CAM_D2,$/;"	e	enum:omap1xxx_index
K18_1610_CAM_D4	plat/mux.h	/^	K18_1610_CAM_D4,$/;"	e	enum:omap1xxx_index
K19_1610_CAM_D3	plat/mux.h	/^	K19_1610_CAM_D3,$/;"	e	enum:omap1xxx_index
L14_16XX_GPIO49	plat/mux.h	/^	L14_16XX_GPIO49,$/;"	e	enum:omap1xxx_index
L14_16XX_UART3_RX	plat/mux.h	/^	L14_16XX_UART3_RX,$/;"	e	enum:omap1xxx_index
L15_1610_CAM_HS	plat/mux.h	/^	L15_1610_CAM_HS,$/;"	e	enum:omap1xxx_index
L15_1610_ETM_PSTAT1	plat/mux.h	/^	L15_1610_ETM_PSTAT1,$/;"	e	enum:omap1xxx_index
L18_1610_CAM_VS	plat/mux.h	/^	L18_1610_CAM_VS,$/;"	e	enum:omap1xxx_index
L18_1610_ETM_PSTAT2	plat/mux.h	/^	L18_1610_ETM_PSTAT2,$/;"	e	enum:omap1xxx_index
L19_1610_CAM_D0	plat/mux.h	/^	L19_1610_CAM_D0,$/;"	e	enum:omap1xxx_index
L19_1610_ETM_D0	plat/mux.h	/^	L19_1610_ETM_D0,$/;"	e	enum:omap1xxx_index
L2X0_AUXCTRL_OFFSET	omap4-sar-layout.h	28;"	d
L2X0_PREFETCH_CTRL_OFFSET	omap4-sar-layout.h	29;"	d
L2X0_SAVE_OFFSET0	omap4-sar-layout.h	26;"	d
L2X0_SAVE_OFFSET1	omap4-sar-layout.h	27;"	d
L3_1610_FLASH_CS2B_OE	plat/mux.h	/^	L3_1610_FLASH_CS2B_OE,$/;"	e	enum:omap1xxx_index
L3_24XX_BASE	plat/omap24xx.h	37;"	d
L3_24XX_PHYS	iomap.h	58;"	d
L3_24XX_SIZE	iomap.h	60;"	d
L3_24XX_VIRT	iomap.h	59;"	d
L3_34XX_BASE	plat/omap34xx.h	36;"	d
L3_34XX_PHYS	iomap.h	104;"	d
L3_34XX_SIZE	iomap.h	106;"	d
L3_34XX_VIRT	iomap.h	105;"	d
L3_44XX_BASE	plat/omap44xx.h	24;"	d
L3_44XX_PHYS	iomap.h	160;"	d
L3_44XX_SIZE	iomap.h	162;"	d
L3_44XX_VIRT	iomap.h	161;"	d
L3_54XX_BASE	plat/omap54xx.h	23;"	d
L3_54XX_PHYS	iomap.h	182;"	d
L3_54XX_SIZE	iomap.h	184;"	d
L3_54XX_VIRT	iomap.h	183;"	d
L3_AGENT_CONTROL	omap_l3_smx.h	30;"	d
L3_AGENT_STATUS	omap_l3_smx.h	31;"	d
L3_AGENT_STATUS_CLEAR_IA	omap_l3_smx.h	131;"	d
L3_AGENT_STATUS_CLEAR_TA	omap_l3_smx.h	132;"	d
L3_APPLICATION_ERROR	omap_l3_noc.h	31;"	d
L3_APPLICATION_ERROR	omap_l3_smx.h	135;"	d
L3_COMPONENT	omap_l3_smx.h	28;"	d
L3_CORE	omap_l3_smx.h	29;"	d
L3_DEBUG_ERROR	omap_l3_noc.h	32;"	d
L3_DEBUG_ERROR	omap_l3_smx.h	136;"	d
L3_ERROR_LOG	omap_l3_smx.h	32;"	d
L3_ERROR_LOG_ADDR	omap_l3_smx.h	37;"	d
L3_ERROR_LOG_CMD	omap_l3_smx.h	128;"	d
L3_ERROR_LOG_CODE	omap_l3_smx.h	126;"	d
L3_ERROR_LOG_INITID	omap_l3_smx.h	127;"	d
L3_ERROR_LOG_MULTI	omap_l3_smx.h	34;"	d
L3_ERROR_LOG_SECONDARY	omap_l3_smx.h	35;"	d
L3_FLAGMUX_REGERR0	omap_l3_noc.h	38;"	d
L3_MODULES	omap_l3_noc.h	26;"	d
L3_PM_ADDR_MATCH	omap_l3_smx.h	123;"	d
L3_PM_CONTROL	omap_l3_smx.h	117;"	d
L3_PM_ERROR_CLEAR_MULTI	omap_l3_smx.h	119;"	d
L3_PM_ERROR_CLEAR_SINGLE	omap_l3_smx.h	118;"	d
L3_PM_ERROR_LOG	omap_l3_smx.h	116;"	d
L3_PM_READ_PERMISSION	omap_l3_smx.h	121;"	d
L3_PM_REQ_INFO_PERMISSION	omap_l3_smx.h	120;"	d
L3_PM_WRITE_PERMISSION	omap_l3_smx.h	122;"	d
L3_SI_CONTROL	omap_l3_smx.h	40;"	d
L3_SI_FLAG_STATUS_0	omap_l3_smx.h	41;"	d
L3_SI_FLAG_STATUS_1	omap_l3_smx.h	109;"	d
L3_STATUS_0_CAMIA_BRST	omap_l3_smx.h	54;"	d
L3_STATUS_0_CAMIA_INBAND	omap_l3_smx.h	56;"	d
L3_STATUS_0_CAMIA_RSP	omap_l3_smx.h	55;"	d
L3_STATUS_0_DISPIA_BRST	omap_l3_smx.h	57;"	d
L3_STATUS_0_DISPIA_RSP	omap_l3_smx.h	58;"	d
L3_STATUS_0_DMARDIA_BRST	omap_l3_smx.h	59;"	d
L3_STATUS_0_DMARDIA_RSP	omap_l3_smx.h	60;"	d
L3_STATUS_0_DMAWRIA_BRST	omap_l3_smx.h	61;"	d
L3_STATUS_0_DMAWRIA_RSP	omap_l3_smx.h	62;"	d
L3_STATUS_0_GPMCTA_REQ	omap_l3_smx.h	69;"	d
L3_STATUS_0_GPMCTA_SERROR	omap_l3_smx.h	75;"	d
L3_STATUS_0_IVAIA_BRST	omap_l3_smx.h	48;"	d
L3_STATUS_0_IVAIA_INBAND	omap_l3_smx.h	50;"	d
L3_STATUS_0_IVAIA_RSP	omap_l3_smx.h	49;"	d
L3_STATUS_0_IVATA_REQ	omap_l3_smx.h	72;"	d
L3_STATUS_0_L4CORETA_REQ	omap_l3_smx.h	76;"	d
L3_STATUS_0_L4EMUTA_REQ	omap_l3_smx.h	78;"	d
L3_STATUS_0_L4PERTA_REQ	omap_l3_smx.h	77;"	d
L3_STATUS_0_MAD2DTA_REQ	omap_l3_smx.h	79;"	d
L3_STATUS_0_MPUIA_BRST	omap_l3_smx.h	45;"	d
L3_STATUS_0_MPUIA_INBAND	omap_l3_smx.h	47;"	d
L3_STATUS_0_MPUIA_RSP	omap_l3_smx.h	46;"	d
L3_STATUS_0_OCMRAMTA_REQ	omap_l3_smx.h	70;"	d
L3_STATUS_0_OCMROMTA_REQ	omap_l3_smx.h	71;"	d
L3_STATUS_0_SGXIA_BRST	omap_l3_smx.h	51;"	d
L3_STATUS_0_SGXIA_MERROR	omap_l3_smx.h	53;"	d
L3_STATUS_0_SGXIA_RSP	omap_l3_smx.h	52;"	d
L3_STATUS_0_SGXTA_REQ	omap_l3_smx.h	73;"	d
L3_STATUS_0_SGXTA_SERROR	omap_l3_smx.h	74;"	d
L3_STATUS_0_SMSTA_REQ	omap_l3_smx.h	68;"	d
L3_STATUS_0_TIMEOUT_MASK	omap_l3_smx.h	81;"	d
L3_STATUS_0_USBHOSTIA_BRST	omap_l3_smx.h	66;"	d
L3_STATUS_0_USBHOSTIA_INBAND	omap_l3_smx.h	67;"	d
L3_STATUS_0_USBOTGIA_BRST	omap_l3_smx.h	63;"	d
L3_STATUS_0_USBOTGIA_INBAND	omap_l3_smx.h	65;"	d
L3_STATUS_0_USBOTGIA_RSP	omap_l3_smx.h	64;"	d
L3_STATUS_1_DAPIA0	omap_l3_smx.h	112;"	d
L3_STATUS_1_DAPIA1	omap_l3_smx.h	113;"	d
L3_STATUS_1_IVAIA	omap_l3_smx.h	114;"	d
L3_STATUS_1_MPU_DATAIA	omap_l3_smx.h	111;"	d
L3_TARG_STDERRLOG_MAIN	omap_l3_noc.h	35;"	d
L3_TARG_STDERRLOG_MSTADDR	omap_l3_noc.h	37;"	d
L3_TARG_STDERRLOG_SLVOFSLSB	omap_l3_noc.h	36;"	d
L4_24XX_BASE	plat/omap24xx.h	35;"	d
L4_24XX_PHYS	iomap.h	61;"	d
L4_24XX_SIZE	iomap.h	63;"	d
L4_24XX_VIRT	iomap.h	62;"	d
L4_34XX_BASE	plat/omap34xx.h	32;"	d
L4_34XX_PHYS	iomap.h	108;"	d
L4_34XX_SIZE	iomap.h	110;"	d
L4_34XX_VIRT	iomap.h	109;"	d
L4_44XX_BASE	plat/omap44xx.h	20;"	d
L4_44XX_PHYS	iomap.h	164;"	d
L4_44XX_SIZE	iomap.h	166;"	d
L4_44XX_VIRT	iomap.h	165;"	d
L4_54XX_BASE	plat/omap54xx.h	20;"	d
L4_54XX_PHYS	iomap.h	186;"	d
L4_54XX_SIZE	iomap.h	188;"	d
L4_54XX_VIRT	iomap.h	187;"	d
L4_ABE_44XX_PHYS	iomap.h	173;"	d
L4_ABE_44XX_SIZE	iomap.h	176;"	d
L4_ABE_44XX_VIRT	iomap.h	175;"	d
L4_EMU_34XX_BASE	plat/omap34xx.h	35;"	d
L4_EMU_34XX_PHYS	iomap.h	131;"	d
L4_EMU_34XX_SIZE	iomap.h	134;"	d
L4_EMU_34XX_VIRT	iomap.h	133;"	d
L4_EMU_44XX_BASE	plat/omap44xx.h	23;"	d
L4_PER_34XX_BASE	plat/omap34xx.h	34;"	d
L4_PER_34XX_PHYS	iomap.h	126;"	d
L4_PER_34XX_SIZE	iomap.h	129;"	d
L4_PER_34XX_VIRT	iomap.h	128;"	d
L4_PER_44XX_BASE	plat/omap44xx.h	22;"	d
L4_PER_44XX_PHYS	iomap.h	168;"	d
L4_PER_44XX_SIZE	iomap.h	171;"	d
L4_PER_44XX_VIRT	iomap.h	170;"	d
L4_PER_54XX_BASE	plat/omap54xx.h	22;"	d
L4_PER_54XX_PHYS	iomap.h	194;"	d
L4_PER_54XX_SIZE	iomap.h	196;"	d
L4_PER_54XX_VIRT	iomap.h	195;"	d
L4_SLOW_AM33XX_BASE	plat/am33xx.h	19;"	d
L4_SLOW_TI81XX_BASE	plat/ti81xx.h	19;"	d
L4_WK_243X_BASE	plat/omap24xx.h	36;"	d
L4_WK_243X_PHYS	iomap.h	65;"	d
L4_WK_243X_SIZE	iomap.h	67;"	d
L4_WK_243X_VIRT	iomap.h	66;"	d
L4_WK_34XX_BASE	plat/omap34xx.h	33;"	d
L4_WK_44XX_BASE	plat/omap44xx.h	21;"	d
L4_WK_54XX_BASE	plat/omap54xx.h	21;"	d
L4_WK_54XX_PHYS	iomap.h	190;"	d
L4_WK_54XX_SIZE	iomap.h	192;"	d
L4_WK_54XX_VIRT	iomap.h	191;"	d
L4_WK_AM33XX_BASE	plat/omap34xx.h	38;"	d
L4_WK_AM33XX_PHYS	iomap.h	117;"	d
L4_WK_AM33XX_SIZE	iomap.h	119;"	d
L4_WK_AM33XX_VIRT	iomap.h	118;"	d
LCH_CTRL	plat/dma.h	/^CPC, CCR2, LCH_CTRL,$/;"	e	enum:omap_reg_offsets
LIST_HEAD	mux.c	/^static LIST_HEAD(mux_partitions);$/;"	p	file:
M14_1510_GPIO2	plat/mux.h	/^	M14_1510_GPIO2,$/;"	e	enum:omap1xxx_index
M15_1710_MMC_CLKI	plat/mux.h	/^	M15_1710_MMC_CLKI,$/;"	e	enum:omap1xxx_index
M19_1610_CAM_RSTZ	plat/mux.h	/^	M19_1610_CAM_RSTZ,$/;"	e	enum:omap1xxx_index
M19_1610_ETM_PSTAT0	plat/mux.h	/^	M19_1610_ETM_PSTAT0,$/;"	e	enum:omap1xxx_index
M2_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	308;"	d
M2_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	317;"	d
M2_CM_CLKSEL1_PLL_19_VAL	opp2xxx.h	323;"	d
M2_DPLL_DIV_12	opp2xxx.h	307;"	d
M2_DPLL_DIV_13	opp2xxx.h	316;"	d
M2_DPLL_DIV_19	opp2xxx.h	322;"	d
M2_DPLL_MULT_12	opp2xxx.h	306;"	d
M2_DPLL_MULT_13	opp2xxx.h	315;"	d
M2_DPLL_MULT_19	opp2xxx.h	321;"	d
M3_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	289;"	d
M3_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	294;"	d
M3_CM_CLKSEL1_PLL_19_VAL	opp2xxx.h	299;"	d
M3_DPLL_DIV_12	opp2xxx.h	288;"	d
M3_DPLL_DIV_13	opp2xxx.h	293;"	d
M3_DPLL_DIV_19	opp2xxx.h	298;"	d
M3_DPLL_MULT_12	opp2xxx.h	287;"	d
M3_DPLL_MULT_13	opp2xxx.h	292;"	d
M3_DPLL_MULT_19	opp2xxx.h	297;"	d
M4_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	268;"	d
M4_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	274;"	d
M4_CM_CLKSEL1_PLL_19_VAL	opp2xxx.h	280;"	d
M4_DPLL_DIV_12	opp2xxx.h	267;"	d
M4_DPLL_DIV_13	opp2xxx.h	273;"	d
M4_DPLL_DIV_19	opp2xxx.h	279;"	d
M4_DPLL_MULT_12	opp2xxx.h	266;"	d
M4_DPLL_MULT_13	opp2xxx.h	272;"	d
M4_DPLL_MULT_19	opp2xxx.h	278;"	d
M5A_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	233;"	d
M5A_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	238;"	d
M5A_CM_CLKSEL1_PLL_19_VAL	opp2xxx.h	243;"	d
M5A_DPLL_DIV_12	opp2xxx.h	232;"	d
M5A_DPLL_DIV_13	opp2xxx.h	237;"	d
M5A_DPLL_DIV_19	opp2xxx.h	242;"	d
M5A_DPLL_MULT_12	opp2xxx.h	231;"	d
M5A_DPLL_MULT_13	opp2xxx.h	236;"	d
M5A_DPLL_MULT_19	opp2xxx.h	241;"	d
M5B_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	249;"	d
M5B_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	255;"	d
M5B_CM_CLKSEL1_PLL_19_VAL	opp2xxx.h	260;"	d
M5B_DPLL_DIV_12	opp2xxx.h	248;"	d
M5B_DPLL_DIV_13	opp2xxx.h	253;"	d
M5B_DPLL_DIV_19	opp2xxx.h	259;"	d
M5B_DPLL_MULT_12	opp2xxx.h	247;"	d
M5B_DPLL_MULT_13	opp2xxx.h	252;"	d
M5B_DPLL_MULT_19	opp2xxx.h	258;"	d
M7_1610_GPIO62	plat/mux.h	/^	M7_1610_GPIO62,$/;"	e	enum:omap1xxx_index
M8_1610_FLASH_CS2B_WE	plat/mux.h	/^	M8_1610_FLASH_CS2B_WE,$/;"	e	enum:omap1xxx_index
MACH_TYPE_OMAP4_PANDA	board-panda.c	25;"	d	file:
MAILBOX_H	plat/mailbox.h	4;"	d
MASTER_STANDBY_SHIFT	plat/omap_hwmod.h	276;"	d
MAX_IOPAD_LATCH_TIME	prcm-common.h	419;"	d
MAX_MODULE_DISABLE_TIME	cm.h	34;"	d
MAX_MODULE_HARDRESET_WAIT	prcm-common.h	411;"	d
MAX_MODULE_HARDRESET_WAIT	prm2xxx_3xxx.h	383;"	d
MAX_MODULE_READY_TIME	cm.h	23;"	d
MB_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	330;"	d
MB_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	334;"	d
MB_CM_CLKSEL1_PLL_19_VAL	opp2xxx.h	338;"	d
MB_DPLL_DIV	opp2xxx.h	329;"	d
MB_DPLL_MULT	opp2xxx.h	328;"	d
MCBSP2_CLKR	plat/mux.h	/^	MCBSP2_CLKR,$/;"	e	enum:omap1xxx_index
MCBSP2_CLKX	plat/mux.h	/^	MCBSP2_CLKX,$/;"	e	enum:omap1xxx_index
MCBSP2_DR	plat/mux.h	/^	MCBSP2_DR,$/;"	e	enum:omap1xxx_index
MCBSP2_DX	plat/mux.h	/^	MCBSP2_DX,$/;"	e	enum:omap1xxx_index
MCBSP2_FSR	plat/mux.h	/^	MCBSP2_FSR,$/;"	e	enum:omap1xxx_index
MCBSP2_FSX	plat/mux.h	/^	MCBSP2_FSX,$/;"	e	enum:omap1xxx_index
MCBSP3_CLKX	plat/mux.h	/^	MCBSP3_CLKX,$/;"	e	enum:omap1xxx_index
MCBSP_CONFIG_TYPE2	plat/mcbsp.h	30;"	d
MCBSP_CONFIG_TYPE3	plat/mcbsp.h	31;"	d
MCBSP_CONFIG_TYPE4	plat/mcbsp.h	32;"	d
MDR1_MODE_MASK	plat/uncompress.h	28;"	d
MIII_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	377;"	d
MIII_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	382;"	d
MIII_DPLL_DIV_12	opp2xxx.h	376;"	d
MIII_DPLL_DIV_13	opp2xxx.h	381;"	d
MIII_DPLL_MULT_12	opp2xxx.h	375;"	d
MIII_DPLL_MULT_13	opp2xxx.h	380;"	d
MII_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	365;"	d
MII_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	370;"	d
MII_DPLL_DIV_12	opp2xxx.h	364;"	d
MII_DPLL_DIV_13	opp2xxx.h	369;"	d
MII_DPLL_MULT_12	opp2xxx.h	363;"	d
MII_DPLL_MULT_13	opp2xxx.h	368;"	d
MIN_SDRC_DLL_LOCK_FREQ	sdrc.h	63;"	d
MIPID_TEST_FAILED	plat/lcd_mipid.h	/^	MIPID_TEST_FAILED,$/;"	e	enum:mipid_test_result
MIPID_TEST_INVALID	plat/lcd_mipid.h	/^	MIPID_TEST_INVALID,$/;"	e	enum:mipid_test_result
MIPID_TEST_RGB_LINES	plat/lcd_mipid.h	/^	MIPID_TEST_RGB_LINES,$/;"	e	enum:mipid_test_num
MIPID_TEST_SUCCESS	plat/lcd_mipid.h	/^	MIPID_TEST_SUCCESS,$/;"	e	enum:mipid_test_result
MI_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	355;"	d
MI_DPLL_DIV_12	opp2xxx.h	354;"	d
MI_DPLL_MULT_12	opp2xxx.h	353;"	d
MMC_7XX_CLK	plat/mux.h	/^	MMC_7XX_CLK,$/;"	e	enum:omap7xx_index
MMC_7XX_CMD	plat/mux.h	/^	MMC_7XX_CMD,$/;"	e	enum:omap7xx_index
MMC_7XX_DAT0	plat/mux.h	/^	MMC_7XX_DAT0,$/;"	e	enum:omap7xx_index
MMC_CLK	plat/mux.h	/^	MMC_CLK,$/;"	e	enum:omap1xxx_index
MMC_CMD	plat/mux.h	/^	MMC_CMD,$/;"	e	enum:omap1xxx_index
MMC_DAT0	plat/mux.h	/^	MMC_DAT0,$/;"	e	enum:omap1xxx_index
MMC_DAT1	plat/mux.h	/^	MMC_DAT1,$/;"	e	enum:omap1xxx_index
MMC_DAT2	plat/mux.h	/^	MMC_DAT2,$/;"	e	enum:omap1xxx_index
MMC_DAT3	plat/mux.h	/^	MMC_DAT3,$/;"	e	enum:omap1xxx_index
MMU_CAM	plat/iommu2.h	32;"	d
MMU_CAM_P	plat/iommu2.h	58;"	d
MMU_CAM_PGSZ_16M	plat/iommu2.h	64;"	d
MMU_CAM_PGSZ_1M	plat/iommu2.h	61;"	d
MMU_CAM_PGSZ_4K	plat/iommu2.h	63;"	d
MMU_CAM_PGSZ_64K	plat/iommu2.h	62;"	d
MMU_CAM_PGSZ_MASK	plat/iommu2.h	60;"	d
MMU_CAM_V	plat/iommu2.h	59;"	d
MMU_CAM_VATAG_MASK	plat/iommu2.h	56;"	d
MMU_CAM_VATAG_SHIFT	plat/iommu2.h	55;"	d
MMU_CNTL	plat/iommu2.h	27;"	d
MMU_EMU_FAULT_AD	plat/iommu2.h	38;"	d
MMU_FAULT_AD	plat/iommu2.h	28;"	d
MMU_FLUSH_ENTRY	plat/iommu2.h	35;"	d
MMU_GFLUSH	plat/iommu2.h	34;"	d
MMU_IRQENABLE	plat/iommu2.h	25;"	d
MMU_IRQSTATUS	plat/iommu2.h	24;"	d
MMU_LD_TLB	plat/iommu2.h	31;"	d
MMU_LOCK	plat/iommu2.h	30;"	d
MMU_LOCK_BASE	plat/iommu2.h	47;"	d
MMU_LOCK_BASE_MASK	plat/iommu2.h	46;"	d
MMU_LOCK_BASE_SHIFT	plat/iommu2.h	45;"	d
MMU_LOCK_VICT	plat/iommu2.h	52;"	d
MMU_LOCK_VICT_MASK	plat/iommu2.h	51;"	d
MMU_LOCK_VICT_SHIFT	plat/iommu2.h	50;"	d
MMU_RAM	plat/iommu2.h	33;"	d
MMU_RAM_ELSZ_16	plat/iommu2.h	76;"	d
MMU_RAM_ELSZ_32	plat/iommu2.h	77;"	d
MMU_RAM_ELSZ_8	plat/iommu2.h	75;"	d
MMU_RAM_ELSZ_MASK	plat/iommu2.h	74;"	d
MMU_RAM_ELSZ_NONE	plat/iommu2.h	78;"	d
MMU_RAM_ELSZ_SHIFT	plat/iommu2.h	73;"	d
MMU_RAM_ENDIAN_BIG	plat/iommu2.h	71;"	d
MMU_RAM_ENDIAN_LITTLE	plat/iommu2.h	72;"	d
MMU_RAM_ENDIAN_MASK	plat/iommu2.h	70;"	d
MMU_RAM_ENDIAN_SHIFT	plat/iommu2.h	69;"	d
MMU_RAM_MIXED	plat/iommu2.h	81;"	d
MMU_RAM_MIXED_MASK	plat/iommu2.h	80;"	d
MMU_RAM_MIXED_SHIFT	plat/iommu2.h	79;"	d
MMU_RAM_PADDR_MASK	plat/iommu2.h	67;"	d
MMU_RAM_PADDR_SHIFT	plat/iommu2.h	66;"	d
MMU_READ_CAM	plat/iommu2.h	36;"	d
MMU_READ_RAM	plat/iommu2.h	37;"	d
MMU_REG_SIZE	plat/iommu2.h	40;"	d
MMU_REVISION	plat/iommu2.h	21;"	d
MMU_SYSCONFIG	plat/iommu2.h	22;"	d
MMU_SYSSTATUS	plat/iommu2.h	23;"	d
MMU_TTB	plat/iommu2.h	29;"	d
MMU_WALKING_ST	plat/iommu2.h	26;"	d
MODULEMODE_HWCTRL	plat/omap_hwmod.h	96;"	d
MODULEMODE_SWCTRL	plat/omap_hwmod.h	97;"	d
MOD_CONF_CTRL_0	plat/hardware.h	187;"	d
MOD_CONF_CTRL_1	plat/hardware.h	188;"	d
MPUIO2	plat/mux.h	/^	MPUIO2,$/;"	e	enum:omap1xxx_index
MPUIO4	plat/mux.h	/^	MPUIO4,$/;"	e	enum:omap1xxx_index
MPUIO5	plat/mux.h	/^	MPUIO5,$/;"	e	enum:omap1xxx_index
MPUI_BASE	plat/hardware.h	246;"	d
MPUI_CTRL	plat/hardware.h	247;"	d
MPUI_DEBUG_ADDR	plat/hardware.h	248;"	d
MPUI_DEBUG_DATA	plat/hardware.h	249;"	d
MPUI_DEBUG_FLAG	plat/hardware.h	250;"	d
MPUI_DSP_API_CONFIG	plat/hardware.h	254;"	d
MPUI_DSP_BOOT_CONFIG	plat/hardware.h	253;"	d
MPUI_DSP_STATUS	plat/hardware.h	252;"	d
MPUI_STATUS_REG	plat/hardware.h	251;"	d
MPU_MOD	prcm-common.h	26;"	d
MPU_PRIVATE_TIPB_CNTL	plat/hardware.h	239;"	d
MPU_PUBLIC_TIPB_CNTL	plat/hardware.h	237;"	d
MPU_TIMER_AR	plat/hardware.h	64;"	d
MPU_TIMER_CLOCK_ENABLE	plat/hardware.h	63;"	d
MPU_TIMER_FREE	plat/hardware.h	62;"	d
MPU_TIMER_ST	plat/hardware.h	65;"	d
MSR_SAVE_FLAGS	plat/omap-serial.h	59;"	d
MSTANDBY_FORCE	plat/omap_hwmod.h	282;"	d
MSTANDBY_NO	plat/omap_hwmod.h	283;"	d
MSTANDBY_SMART	plat/omap_hwmod.h	284;"	d
MSTANDBY_SMART_WKUP	plat/omap_hwmod.h	285;"	d
MULTI_OMAP1	plat/multi.h	28;"	d
MULTI_OMAP1	plat/multi.h	34;"	d
MULTI_OMAP1	plat/multi.h	35;"	d
MULTI_OMAP1	plat/multi.h	42;"	d
MULTI_OMAP1	plat/multi.h	43;"	d
MULTI_OMAP1	plat/multi.h	50;"	d
MULTI_OMAP1	plat/multi.h	51;"	d
MULTI_OMAP1	plat/multi.h	58;"	d
MULTI_OMAP1	plat/multi.h	59;"	d
MULTI_OMAP2	plat/multi.h	104;"	d
MULTI_OMAP2	plat/multi.h	105;"	d
MULTI_OMAP2	plat/multi.h	29;"	d
MULTI_OMAP2	plat/multi.h	71;"	d
MULTI_OMAP2	plat/multi.h	72;"	d
MULTI_OMAP2	plat/multi.h	79;"	d
MULTI_OMAP2	plat/multi.h	80;"	d
MULTI_OMAP2	plat/multi.h	87;"	d
MULTI_OMAP2	plat/multi.h	88;"	d
MULTI_OMAP2	plat/multi.h	95;"	d
MULTI_OMAP2	plat/multi.h	96;"	d
MUSB_INTERFACE_ULPI	plat/usb.h	/^enum musb_interface    {MUSB_INTERFACE_ULPI, MUSB_INTERFACE_UTMI};$/;"	e	enum:musb_interface
MUSB_INTERFACE_UTMI	plat/usb.h	/^enum musb_interface    {MUSB_INTERFACE_ULPI, MUSB_INTERFACE_UTMI};$/;"	e	enum:musb_interface
MUX_CFG	plat/mux.h	88;"	d
MUX_CFG_7XX	plat/mux.h	107;"	d
MUX_REG	plat/mux.h	40;"	d
MUX_REG	plat/mux.h	66;"	d
MUX_REG_7XX	plat/mux.h	54;"	d
MUX_REG_7XX	plat/mux.h	77;"	d
MVII_CM_CLKSEL1_PLL_12_VAL	opp2xxx.h	387;"	d
MVII_CM_CLKSEL1_PLL_13_VAL	opp2xxx.h	388;"	d
MX_48M_SRC	opp2xxx.h	221;"	d
MX_54M_SRC	opp2xxx.h	222;"	d
MX_APLLS_CLIKIN_12	opp2xxx.h	223;"	d
MX_APLLS_CLIKIN_13	opp2xxx.h	224;"	d
MX_APLLS_CLIKIN_19_2	opp2xxx.h	225;"	d
MX_CLKSEL2_PLL_1x_VAL	opp2xxx.h	392;"	d
MX_CLKSEL2_PLL_2x_VAL	opp2xxx.h	391;"	d
N14_1610_SPIF_CS0	plat/mux.h	/^	N14_1610_SPIF_CS0,$/;"	e	enum:omap1xxx_index
N14_1610_UWIRE_CS0	plat/mux.h	/^	N14_1610_UWIRE_CS0,$/;"	e	enum:omap1xxx_index
N15_1610_MPUIO2	plat/mux.h	/^	N15_1610_MPUIO2,$/;"	e	enum:omap1xxx_index
N15_1610_SPIF_CS1	plat/mux.h	/^	N15_1610_SPIF_CS1,$/;"	e	enum:omap1xxx_index
N15_1610_UWIRE_CS1	plat/mux.h	/^	N15_1610_UWIRE_CS1,$/;"	e	enum:omap1xxx_index
N19_1610_GPIO13	plat/mux.h	/^	N19_1610_GPIO13,$/;"	e	enum:omap1xxx_index
N19_1610_KBR5	plat/mux.h	/^	N19_1610_KBR5,$/;"	e	enum:omap1xxx_index
N20_1610_GPIO11	plat/mux.h	/^	N20_1610_GPIO11,$/;"	e	enum:omap1xxx_index
N20_HDQ	plat/mux.h	/^	N20_HDQ,$/;"	e	enum:omap1xxx_index
N21_1710_GPIO14	plat/mux.h	/^	N21_1710_GPIO14,$/;"	e	enum:omap1xxx_index
NAND_BLOCK_SIZE	common-board-devices.h	6;"	d
NAND_IO_SIZE	plat/nand.h	35;"	d
NAND_OMAP_POLLED	plat/nand.h	/^	NAND_OMAP_POLLED,		\/* polled mode, without prefetch *\/$/;"	e	enum:nand_io
NAND_OMAP_PREFETCH_DMA	plat/nand.h	/^	NAND_OMAP_PREFETCH_DMA,		\/* prefetch enabled sDMA mode *\/$/;"	e	enum:nand_io
NAND_OMAP_PREFETCH_IRQ	plat/nand.h	/^	NAND_OMAP_PREFETCH_IRQ		\/* prefetch enabled irq mode *\/$/;"	e	enum:nand_io
NAND_OMAP_PREFETCH_POLLED	plat/nand.h	/^	NAND_OMAP_PREFETCH_POLLED = 0,	\/* prefetch polled mode, default *\/$/;"	e	enum:nand_io
NO_FLAG	mach/omap-secure.h	27;"	d
NR_IRQS	plat/irqs.h	440;"	d
NUM_OF_L3_MASTERS	omap_l3_noc.h	40;"	d
OCPIF_CAN_BURST	plat/omap_hwmod.h	233;"	d
OCPIF_SWSUP_IDLE	plat/omap_hwmod.h	232;"	d
OCP_INITIATOR_AGENT	plat/omap-pm.h	31;"	d
OCP_MOD	prcm-common.h	25;"	d
OCP_SYSCONFIG	plat/dma.h	/^OCP_SYSCONFIG,$/;"	e	enum:omap_reg_offsets
OCP_TARGET_AGENT	plat/omap-pm.h	30;"	d
OCP_USER_DSP	plat/omap_hwmod.h	228;"	d
OCP_USER_IVA	plat/omap_hwmod.h	229;"	d
OCP_USER_MPU	plat/omap_hwmod.h	226;"	d
OCP_USER_SDMA	plat/omap_hwmod.h	227;"	d
OMAP1510P1_PPT_CONTROL	plat/fpga.h	118;"	d
OMAP1510P1_PPT_DATA	plat/fpga.h	116;"	d
OMAP1510P1_PPT_STATUS	plat/fpga.h	117;"	d
OMAP1510_BASE_BAUD	plat/serial.h	82;"	d
OMAP1510_DSPREG_BASE	plat/omap1510.h	43;"	d
OMAP1510_DSPREG_SIZE	plat/omap1510.h	44;"	d
OMAP1510_DSPREG_START	plat/omap1510.h	45;"	d
OMAP1510_DSP_BASE	plat/omap1510.h	39;"	d
OMAP1510_DSP_MMU_BASE	plat/omap1510.h	47;"	d
OMAP1510_DSP_SIZE	plat/omap1510.h	40;"	d
OMAP1510_DSP_START	plat/omap1510.h	41;"	d
OMAP1510_FPGA_AUDIO	plat/fpga.h	109;"	d
OMAP1510_FPGA_BASE	plat/fpga.h	84;"	d
OMAP1510_FPGA_BOARD_REV	plat/fpga.h	115;"	d
OMAP1510_FPGA_DIP	plat/fpga.h	110;"	d
OMAP1510_FPGA_ETHR_START	plat/fpga.h	134;"	d
OMAP1510_FPGA_FPGA_IO	plat/fpga.h	111;"	d
OMAP1510_FPGA_HID_ATN	plat/fpga.h	160;"	d
OMAP1510_FPGA_HID_MISO	plat/fpga.h	159;"	d
OMAP1510_FPGA_HID_MOSI	plat/fpga.h	156;"	d
OMAP1510_FPGA_HID_RESETn	plat/fpga.h	162;"	d
OMAP1510_FPGA_HID_SCLK	plat/fpga.h	155;"	d
OMAP1510_FPGA_HID_nHSUS	plat/fpga.h	158;"	d
OMAP1510_FPGA_HID_nSS	plat/fpga.h	157;"	d
OMAP1510_FPGA_HID_rsrvd	plat/fpga.h	161;"	d
OMAP1510_FPGA_HOST_RESET	plat/fpga.h	106;"	d
OMAP1510_FPGA_IMR_HI	plat/fpga.h	103;"	d
OMAP1510_FPGA_IMR_LO	plat/fpga.h	102;"	d
OMAP1510_FPGA_ISR_HI	plat/fpga.h	99;"	d
OMAP1510_FPGA_ISR_LO	plat/fpga.h	98;"	d
OMAP1510_FPGA_LCD_PANEL_CONTROL	plat/fpga.h	92;"	d
OMAP1510_FPGA_LED_DIGIT	plat/fpga.h	93;"	d
OMAP1510_FPGA_OMAP1510_STATUS	plat/fpga.h	114;"	d
OMAP1510_FPGA_PCR_48MHZ_CLK	plat/fpga.h	148;"	d
OMAP1510_FPGA_PCR_4MHZ_CLK	plat/fpga.h	149;"	d
OMAP1510_FPGA_PCR_COM1_EN	plat/fpga.h	145;"	d
OMAP1510_FPGA_PCR_COM2_EN	plat/fpga.h	144;"	d
OMAP1510_FPGA_PCR_EXP_PD0	plat/fpga.h	146;"	d
OMAP1510_FPGA_PCR_EXP_PD1	plat/fpga.h	147;"	d
OMAP1510_FPGA_PCR_IF_PD0	plat/fpga.h	143;"	d
OMAP1510_FPGA_PCR_RSRVD_BIT0	plat/fpga.h	150;"	d
OMAP1510_FPGA_POWER	plat/fpga.h	95;"	d
OMAP1510_FPGA_RESET_VALUE	plat/fpga.h	141;"	d
OMAP1510_FPGA_REV_HIGH	plat/fpga.h	90;"	d
OMAP1510_FPGA_REV_LOW	plat/fpga.h	89;"	d
OMAP1510_FPGA_RST	plat/fpga.h	107;"	d
OMAP1510_FPGA_SIZE	plat/fpga.h	85;"	d
OMAP1510_FPGA_START	plat/fpga.h	86;"	d
OMAP1510_FPGA_TOUCHSCREEN	plat/fpga.h	120;"	d
OMAP1510_FPGA_UART1	plat/fpga.h	112;"	d
OMAP1510_FPGA_UART2	plat/fpga.h	113;"	d
OMAP1510_GPIO_DATA_INPUT	plat/gpio.h	58;"	d
OMAP1510_GPIO_DATA_OUTPUT	plat/gpio.h	59;"	d
OMAP1510_GPIO_DIR_CONTROL	plat/gpio.h	60;"	d
OMAP1510_GPIO_INT_CONTROL	plat/gpio.h	61;"	d
OMAP1510_GPIO_INT_MASK	plat/gpio.h	62;"	d
OMAP1510_GPIO_INT_STATUS	plat/gpio.h	63;"	d
OMAP1510_GPIO_PIN_CONTROL	plat/gpio.h	64;"	d
OMAP1510_IH_GPIO_BASE	plat/gpio.h	66;"	d
OMAP1510_INT_ETHER	plat/fpga.h	181;"	d
OMAP1510_INT_FPGA	plat/fpga.h	165;"	d
OMAP1510_INT_FPGA10	plat/fpga.h	178;"	d
OMAP1510_INT_FPGA11	plat/fpga.h	179;"	d
OMAP1510_INT_FPGA12	plat/fpga.h	180;"	d
OMAP1510_INT_FPGA17	plat/fpga.h	185;"	d
OMAP1510_INT_FPGA2	plat/fpga.h	170;"	d
OMAP1510_INT_FPGA22	plat/fpga.h	190;"	d
OMAP1510_INT_FPGA23	plat/fpga.h	191;"	d
OMAP1510_INT_FPGA3	plat/fpga.h	171;"	d
OMAP1510_INT_FPGA4	plat/fpga.h	172;"	d
OMAP1510_INT_FPGA5	plat/fpga.h	173;"	d
OMAP1510_INT_FPGA6	plat/fpga.h	174;"	d
OMAP1510_INT_FPGA7	plat/fpga.h	175;"	d
OMAP1510_INT_FPGA8	plat/fpga.h	176;"	d
OMAP1510_INT_FPGA9	plat/fpga.h	177;"	d
OMAP1510_INT_FPGAUART1	plat/fpga.h	182;"	d
OMAP1510_INT_FPGAUART2	plat/fpga.h	183;"	d
OMAP1510_INT_FPGA_ACK	plat/fpga.h	169;"	d
OMAP1510_INT_FPGA_ATN	plat/fpga.h	168;"	d
OMAP1510_INT_FPGA_CAM	plat/fpga.h	186;"	d
OMAP1510_INT_FPGA_CD	plat/fpga.h	189;"	d
OMAP1510_INT_FPGA_RTC_A	plat/fpga.h	187;"	d
OMAP1510_INT_FPGA_RTC_B	plat/fpga.h	188;"	d
OMAP1510_INT_FPGA_TS	plat/fpga.h	184;"	d
OMAP15XX_NR_MMC	plat/mmc.h	21;"	d
OMAP1610_GPIO_CLEAR_DATAOUT	plat/gpio.h	84;"	d
OMAP1610_GPIO_CLEAR_IRQENABLE1	plat/gpio.h	82;"	d
OMAP1610_GPIO_CLEAR_WAKEUPENA	plat/gpio.h	83;"	d
OMAP1610_GPIO_DATAIN	plat/gpio.h	77;"	d
OMAP1610_GPIO_DATAOUT	plat/gpio.h	78;"	d
OMAP1610_GPIO_DIRECTION	plat/gpio.h	79;"	d
OMAP1610_GPIO_EDGE_CTRL1	plat/gpio.h	80;"	d
OMAP1610_GPIO_EDGE_CTRL2	plat/gpio.h	81;"	d
OMAP1610_GPIO_IRQENABLE1	plat/gpio.h	75;"	d
OMAP1610_GPIO_IRQSTATUS1	plat/gpio.h	74;"	d
OMAP1610_GPIO_REVISION	plat/gpio.h	71;"	d
OMAP1610_GPIO_SET_DATAOUT	plat/gpio.h	87;"	d
OMAP1610_GPIO_SET_IRQENABLE1	plat/gpio.h	85;"	d
OMAP1610_GPIO_SET_WAKEUPENA	plat/gpio.h	86;"	d
OMAP1610_GPIO_SYSCONFIG	plat/gpio.h	72;"	d
OMAP1610_GPIO_SYSSTATUS	plat/gpio.h	73;"	d
OMAP1610_GPIO_WAKEUPENABLE	plat/gpio.h	76;"	d
OMAP1610_RESET_CONTROL	plat/omap16xx.h	117;"	d
OMAP16XX_ARM_IDLECT3	plat/omap16xx.h	99;"	d
OMAP16XX_BASE_BAUD	plat/serial.h	83;"	d
OMAP16XX_CONF_VOLTAGE_VDDSHV6	plat/omap16xx.h	106;"	d
OMAP16XX_CONF_VOLTAGE_VDDSHV7	plat/omap16xx.h	107;"	d
OMAP16XX_CONF_VOLTAGE_VDDSHV8	plat/omap16xx.h	108;"	d
OMAP16XX_CONF_VOLTAGE_VDDSHV9	plat/omap16xx.h	109;"	d
OMAP16XX_DSPREG_BASE	plat/omap16xx.h	43;"	d
OMAP16XX_DSPREG_SIZE	plat/omap16xx.h	44;"	d
OMAP16XX_DSPREG_START	plat/omap16xx.h	45;"	d
OMAP16XX_DSP_BASE	plat/omap16xx.h	39;"	d
OMAP16XX_DSP_MMU_BASE	plat/omap16xx.h	198;"	d
OMAP16XX_DSP_SIZE	plat/omap16xx.h	40;"	d
OMAP16XX_DSP_START	plat/omap16xx.h	41;"	d
OMAP16XX_MAILBOX_BASE	plat/omap16xx.h	199;"	d
OMAP16XX_MMCSD2_SSW_MPU_CONF	plat/omap16xx.h	125;"	d
OMAP16XX_NR_MMC	plat/mmc.h	22;"	d
OMAP16XX_SEC_BASE	plat/omap16xx.h	47;"	d
OMAP16XX_SEC_DES	plat/omap16xx.h	48;"	d
OMAP16XX_SEC_RNG	plat/omap16xx.h	50;"	d
OMAP16XX_SEC_SHA1MD5	plat/omap16xx.h	49;"	d
OMAP16XX_SUBLVDS_CONF_VALID	plat/omap16xx.h	110;"	d
OMAP1UART1	plat/serial.h	90;"	d
OMAP1UART2	plat/serial.h	91;"	d
OMAP1UART3	plat/serial.h	92;"	d
OMAP1_DMA_SYNC_IRQ	plat/dma.h	211;"	d
OMAP1_DMA_TOUT_IRQ	plat/dma.h	205;"	d
OMAP1_MMC1_BASE	plat/mmc.h	24;"	d
OMAP1_MMC2_BASE	plat/mmc.h	25;"	d
OMAP1_MMC_SIZE	plat/mmc.h	23;"	d
OMAP1_MPUIO_BASE	plat/gpio.h	33;"	d
OMAP1_UART1_BASE	plat/serial.h	33;"	d
OMAP1_UART2_BASE	plat/serial.h	34;"	d
OMAP1_UART3_BASE	plat/serial.h	35;"	d
OMAP2420_32KSYNCT_BASE	plat/omap24xx.h	44;"	d
OMAP2420_AUTOSTATE_IVA_MASK	cm-regbits-24xx.h	407;"	d
OMAP2420_AUTOSTATE_IVA_SHIFT	cm-regbits-24xx.h	406;"	d
OMAP2420_AUTO_DSP_IPI_MASK	cm-regbits-24xx.h	393;"	d
OMAP2420_AUTO_EAC_MASK	cm-regbits-24xx.h	174;"	d
OMAP2420_AUTO_MMC_MASK	cm-regbits-24xx.h	172;"	d
OMAP2420_AUTO_VLYNQ_MASK	cm-regbits-24xx.h	195;"	d
OMAP2420_AUTO_WDT3_MASK	cm-regbits-24xx.h	170;"	d
OMAP2420_CLKOUT2_DIV_MASK	prm-regbits-24xx.h	109;"	d
OMAP2420_CLKOUT2_DIV_SHIFT	prm-regbits-24xx.h	108;"	d
OMAP2420_CLKOUT2_EN_MASK	prm-regbits-24xx.h	107;"	d
OMAP2420_CLKOUT2_EN_SHIFT	prm-regbits-24xx.h	106;"	d
OMAP2420_CLKOUT2_POL_MASK	prm-regbits-24xx.h	134;"	d
OMAP2420_CLKOUT2_SOURCE_MASK	prm-regbits-24xx.h	111;"	d
OMAP2420_CLKOUT2_SOURCE_SHIFT	prm-regbits-24xx.h	110;"	d
OMAP2420_CLKSEL_IVA_MASK	cm-regbits-24xx.h	398;"	d
OMAP2420_CLKSEL_IVA_SHIFT	cm-regbits-24xx.h	397;"	d
OMAP2420_CLKSEL_VLYNQ_MASK	cm-regbits-24xx.h	233;"	d
OMAP2420_CLKSEL_VLYNQ_SHIFT	cm-regbits-24xx.h	232;"	d
OMAP2420_CM_BASE	plat/omap24xx.h	46;"	d
OMAP2420_CM_REGADDR	cm2xxx_3xxx.h	21;"	d
OMAP2420_CONTROL_PADCONF_CAM_D0_OFFSET	mux2420.h	173;"	d
OMAP2420_CONTROL_PADCONF_CAM_D1_OFFSET	mux2420.h	172;"	d
OMAP2420_CONTROL_PADCONF_CAM_D2_OFFSET	mux2420.h	171;"	d
OMAP2420_CONTROL_PADCONF_CAM_D3_OFFSET	mux2420.h	170;"	d
OMAP2420_CONTROL_PADCONF_CAM_D4_OFFSET	mux2420.h	169;"	d
OMAP2420_CONTROL_PADCONF_CAM_D5_OFFSET	mux2420.h	168;"	d
OMAP2420_CONTROL_PADCONF_CAM_D6_OFFSET	mux2420.h	167;"	d
OMAP2420_CONTROL_PADCONF_CAM_D7_OFFSET	mux2420.h	166;"	d
OMAP2420_CONTROL_PADCONF_CAM_D8_OFFSET	mux2420.h	165;"	d
OMAP2420_CONTROL_PADCONF_CAM_D9_OFFSET	mux2420.h	164;"	d
OMAP2420_CONTROL_PADCONF_CAM_HS_OFFSET	mux2420.h	174;"	d
OMAP2420_CONTROL_PADCONF_CAM_LCLK_OFFSET	mux2420.h	176;"	d
OMAP2420_CONTROL_PADCONF_CAM_VS_OFFSET	mux2420.h	175;"	d
OMAP2420_CONTROL_PADCONF_CAM_XCLK_OFFSET	mux2420.h	177;"	d
OMAP2420_CONTROL_PADCONF_DSS_ACBIAS_OFFSET	mux2420.h	163;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA0_OFFSET	mux2420.h	136;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA10_OFFSET	mux2420.h	146;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA11_OFFSET	mux2420.h	147;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA12_OFFSET	mux2420.h	148;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA13_OFFSET	mux2420.h	149;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA14_OFFSET	mux2420.h	150;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA15_OFFSET	mux2420.h	151;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA16_OFFSET	mux2420.h	152;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA17_OFFSET	mux2420.h	153;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA1_OFFSET	mux2420.h	137;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA2_OFFSET	mux2420.h	138;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA3_OFFSET	mux2420.h	139;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA4_OFFSET	mux2420.h	140;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA5_OFFSET	mux2420.h	141;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA6_OFFSET	mux2420.h	142;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA7_OFFSET	mux2420.h	143;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA8_OFFSET	mux2420.h	144;"	d
OMAP2420_CONTROL_PADCONF_DSS_DATA9_OFFSET	mux2420.h	145;"	d
OMAP2420_CONTROL_PADCONF_DSS_HSYNC_OFFSET	mux2420.h	162;"	d
OMAP2420_CONTROL_PADCONF_DSS_PCL_OFFSET	mux2420.h	160;"	d
OMAP2420_CONTROL_PADCONF_DSS_VSYNC_OFFSET	mux2420.h	161;"	d
OMAP2420_CONTROL_PADCONF_EAC_AC_DIN_OFFSET	mux2420.h	251;"	d
OMAP2420_CONTROL_PADCONF_EAC_AC_DOUT_OFFSET	mux2420.h	252;"	d
OMAP2420_CONTROL_PADCONF_EAC_AC_FS_OFFSET	mux2420.h	250;"	d
OMAP2420_CONTROL_PADCONF_EAC_AC_MCLK_OFFSET	mux2420.h	253;"	d
OMAP2420_CONTROL_PADCONF_EAC_AC_RST_OFFSET	mux2420.h	254;"	d
OMAP2420_CONTROL_PADCONF_EAC_AC_SCLK_OFFSET	mux2420.h	249;"	d
OMAP2420_CONTROL_PADCONF_EAC_BT_DIN_OFFSET	mux2420.h	198;"	d
OMAP2420_CONTROL_PADCONF_EAC_BT_DOUT_OFFSET	mux2420.h	199;"	d
OMAP2420_CONTROL_PADCONF_EAC_BT_FS_OFFSET	mux2420.h	197;"	d
OMAP2420_CONTROL_PADCONF_EAC_BT_SCLK_OFFSET	mux2420.h	196;"	d
OMAP2420_CONTROL_PADCONF_GPIO_119_OFFSET	mux2420.h	259;"	d
OMAP2420_CONTROL_PADCONF_GPIO_120_OFFSET	mux2420.h	260;"	d
OMAP2420_CONTROL_PADCONF_GPIO_121_OFFSET	mux2420.h	261;"	d
OMAP2420_CONTROL_PADCONF_GPIO_122_OFFSET	mux2420.h	262;"	d
OMAP2420_CONTROL_PADCONF_GPIO_124_OFFSET	mux2420.h	270;"	d
OMAP2420_CONTROL_PADCONF_GPIO_125_OFFSET	mux2420.h	271;"	d
OMAP2420_CONTROL_PADCONF_GPIO_36_OFFSET	mux2420.h	266;"	d
OMAP2420_CONTROL_PADCONF_GPIO_62_OFFSET	mux2420.h	181;"	d
OMAP2420_CONTROL_PADCONF_GPIO_6_OFFSET	mux2420.h	269;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A10_OFFSET	mux2420.h	74;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A1_OFFSET	mux2420.h	83;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A2_OFFSET	mux2420.h	82;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A3_OFFSET	mux2420.h	81;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A4_OFFSET	mux2420.h	80;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A5_OFFSET	mux2420.h	79;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A6_OFFSET	mux2420.h	78;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A7_OFFSET	mux2420.h	77;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A8_OFFSET	mux2420.h	76;"	d
OMAP2420_CONTROL_PADCONF_GPMC_A9_OFFSET	mux2420.h	75;"	d
OMAP2420_CONTROL_PADCONF_GPMC_CLK_OFFSET	mux2420.h	100;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D0_OFFSET	mux2420.h	99;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D10_OFFSET	mux2420.h	89;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D11_OFFSET	mux2420.h	88;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D12_OFFSET	mux2420.h	87;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D13_OFFSET	mux2420.h	86;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D14_OFFSET	mux2420.h	85;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D15_OFFSET	mux2420.h	84;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D1_OFFSET	mux2420.h	98;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D2_OFFSET	mux2420.h	97;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D3_OFFSET	mux2420.h	96;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D4_OFFSET	mux2420.h	95;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D5_OFFSET	mux2420.h	94;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D6_OFFSET	mux2420.h	93;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D7_OFFSET	mux2420.h	92;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D8_OFFSET	mux2420.h	91;"	d
OMAP2420_CONTROL_PADCONF_GPMC_D9_OFFSET	mux2420.h	90;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NALE_ALE_OFFSET	mux2420.h	109;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NBE0_OFFSET	mux2420.h	112;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NBE1_OFFSET	mux2420.h	113;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS0_OFFSET	mux2420.h	101;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS1_OFFSET	mux2420.h	102;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS2_OFFSET	mux2420.h	103;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS3_OFFSET	mux2420.h	104;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS4_OFFSET	mux2420.h	105;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS5_OFFSET	mux2420.h	106;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS6_OFFSET	mux2420.h	107;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NCS7_OFFSET	mux2420.h	108;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NOE_OFFSET	mux2420.h	110;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NWE_OFFSET	mux2420.h	111;"	d
OMAP2420_CONTROL_PADCONF_GPMC_NWP_OFFSET	mux2420.h	114;"	d
OMAP2420_CONTROL_PADCONF_GPMC_WAIT0_OFFSET	mux2420.h	115;"	d
OMAP2420_CONTROL_PADCONF_GPMC_WAIT1_OFFSET	mux2420.h	116;"	d
OMAP2420_CONTROL_PADCONF_GPMC_WAIT2_OFFSET	mux2420.h	117;"	d
OMAP2420_CONTROL_PADCONF_GPMC_WAIT3_OFFSET	mux2420.h	118;"	d
OMAP2420_CONTROL_PADCONF_HDQ_SIO_OFFSET	mux2420.h	234;"	d
OMAP2420_CONTROL_PADCONF_I2C1_SCL_OFFSET	mux2420.h	230;"	d
OMAP2420_CONTROL_PADCONF_I2C1_SDA_OFFSET	mux2420.h	231;"	d
OMAP2420_CONTROL_PADCONF_I2C2_SCL_OFFSET	mux2420.h	232;"	d
OMAP2420_CONTROL_PADCONF_I2C2_SDA_OFFSET	mux2420.h	233;"	d
OMAP2420_CONTROL_PADCONF_JTAG_EMU0_OFFSET	mux2420.h	273;"	d
OMAP2420_CONTROL_PADCONF_JTAG_EMU1_OFFSET	mux2420.h	272;"	d
OMAP2420_CONTROL_PADCONF_JTAG_NTRST_OFFSET	mux2420.h	274;"	d
OMAP2420_CONTROL_PADCONF_JTAG_RTCK_OFFSET	mux2420.h	276;"	d
OMAP2420_CONTROL_PADCONF_JTAG_TCK_OFFSET	mux2420.h	275;"	d
OMAP2420_CONTROL_PADCONF_JTAG_TDI_OFFSET	mux2420.h	278;"	d
OMAP2420_CONTROL_PADCONF_JTAG_TDO_OFFSET	mux2420.h	279;"	d
OMAP2420_CONTROL_PADCONF_JTAG_TMS_OFFSET	mux2420.h	277;"	d
OMAP2420_CONTROL_PADCONF_MCBSP1_CLKR_OFFSET	mux2420.h	223;"	d
OMAP2420_CONTROL_PADCONF_MCBSP1_CLKX_OFFSET	mux2420.h	229;"	d
OMAP2420_CONTROL_PADCONF_MCBSP1_DR_OFFSET	mux2420.h	226;"	d
OMAP2420_CONTROL_PADCONF_MCBSP1_DX_OFFSET	mux2420.h	225;"	d
OMAP2420_CONTROL_PADCONF_MCBSP1_FSR_OFFSET	mux2420.h	224;"	d
OMAP2420_CONTROL_PADCONF_MCBSP1_FSX_OFFSET	mux2420.h	228;"	d
OMAP2420_CONTROL_PADCONF_MCBSP2_CLKX_OFFSET	mux2420.h	159;"	d
OMAP2420_CONTROL_PADCONF_MCBSP2_DR_OFFSET	mux2420.h	158;"	d
OMAP2420_CONTROL_PADCONF_MCBSP_CLKS_OFFSET	mux2420.h	227;"	d
OMAP2420_CONTROL_PADCONF_MMC_CLKI_OFFSET	mux2420.h	211;"	d
OMAP2420_CONTROL_PADCONF_MMC_CLKO_OFFSET	mux2420.h	200;"	d
OMAP2420_CONTROL_PADCONF_MMC_CMD_DIR_OFFSET	mux2420.h	210;"	d
OMAP2420_CONTROL_PADCONF_MMC_CMD_OFFSET	mux2420.h	201;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT0_OFFSET	mux2420.h	202;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT1_OFFSET	mux2420.h	203;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT2_OFFSET	mux2420.h	204;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT3_OFFSET	mux2420.h	205;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR0_OFFSET	mux2420.h	206;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR1_OFFSET	mux2420.h	207;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR2_OFFSET	mux2420.h	208;"	d
OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR3_OFFSET	mux2420.h	209;"	d
OMAP2420_CONTROL_PADCONF_MUX_PBASE	mux2420.h	10;"	d
OMAP2420_CONTROL_PADCONF_MUX_SIZE	mux2420.h	281;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A0_OFFSET	mux2420.h	41;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A10_OFFSET	mux2420.h	31;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A11_OFFSET	mux2420.h	30;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A12_OFFSET	mux2420.h	27;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A13_OFFSET	mux2420.h	26;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A14_OFFSET	mux2420.h	25;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A1_OFFSET	mux2420.h	40;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A2_OFFSET	mux2420.h	39;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A3_OFFSET	mux2420.h	38;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A4_OFFSET	mux2420.h	37;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A5_OFFSET	mux2420.h	36;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A6_OFFSET	mux2420.h	35;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A7_OFFSET	mux2420.h	34;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A8_OFFSET	mux2420.h	33;"	d
OMAP2420_CONTROL_PADCONF_SDRC_A9_OFFSET	mux2420.h	32;"	d
OMAP2420_CONTROL_PADCONF_SDRC_BA0_OFFSET	mux2420.h	29;"	d
OMAP2420_CONTROL_PADCONF_SDRC_BA1_OFFSET	mux2420.h	28;"	d
OMAP2420_CONTROL_PADCONF_SDRC_CKE0_OFFSET	mux2420.h	123;"	d
OMAP2420_CONTROL_PADCONF_SDRC_CKE1_OFFSET	mux2420.h	124;"	d
OMAP2420_CONTROL_PADCONF_SDRC_CLK_OFFSET	mux2420.h	119;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D0_OFFSET	mux2420.h	73;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D10_OFFSET	mux2420.h	63;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D11_OFFSET	mux2420.h	62;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D12_OFFSET	mux2420.h	61;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D13_OFFSET	mux2420.h	60;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D14_OFFSET	mux2420.h	59;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D15_OFFSET	mux2420.h	58;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D16_OFFSET	mux2420.h	57;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D17_OFFSET	mux2420.h	56;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D18_OFFSET	mux2420.h	55;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D19_OFFSET	mux2420.h	54;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D1_OFFSET	mux2420.h	72;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D20_OFFSET	mux2420.h	53;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D21_OFFSET	mux2420.h	52;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D22_OFFSET	mux2420.h	51;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D23_OFFSET	mux2420.h	50;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D24_OFFSET	mux2420.h	49;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D25_OFFSET	mux2420.h	48;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D26_OFFSET	mux2420.h	47;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D27_OFFSET	mux2420.h	46;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D28_OFFSET	mux2420.h	45;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D29_OFFSET	mux2420.h	44;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D2_OFFSET	mux2420.h	71;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D30_OFFSET	mux2420.h	43;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D31_OFFSET	mux2420.h	42;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D3_OFFSET	mux2420.h	70;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D4_OFFSET	mux2420.h	69;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D5_OFFSET	mux2420.h	68;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D6_OFFSET	mux2420.h	67;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D7_OFFSET	mux2420.h	66;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D8_OFFSET	mux2420.h	65;"	d
OMAP2420_CONTROL_PADCONF_SDRC_D9_OFFSET	mux2420.h	64;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DM0_OFFSET	mux2420.h	128;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DM1_OFFSET	mux2420.h	129;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DM2_OFFSET	mux2420.h	130;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DM3_OFFSET	mux2420.h	131;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DQS0_OFFSET	mux2420.h	132;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DQS1_OFFSET	mux2420.h	133;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DQS2_OFFSET	mux2420.h	134;"	d
OMAP2420_CONTROL_PADCONF_SDRC_DQS3_OFFSET	mux2420.h	135;"	d
OMAP2420_CONTROL_PADCONF_SDRC_NCAS_OFFSET	mux2420.h	126;"	d
OMAP2420_CONTROL_PADCONF_SDRC_NCLK_OFFSET	mux2420.h	120;"	d
OMAP2420_CONTROL_PADCONF_SDRC_NCS0_OFFSET	mux2420.h	121;"	d
OMAP2420_CONTROL_PADCONF_SDRC_NCS1_OFFSET	mux2420.h	122;"	d
OMAP2420_CONTROL_PADCONF_SDRC_NRAS_OFFSET	mux2420.h	125;"	d
OMAP2420_CONTROL_PADCONF_SDRC_NWE_OFFSET	mux2420.h	127;"	d
OMAP2420_CONTROL_PADCONF_SPI1_CLK_OFFSET	mux2420.h	212;"	d
OMAP2420_CONTROL_PADCONF_SPI1_NCS0_OFFSET	mux2420.h	215;"	d
OMAP2420_CONTROL_PADCONF_SPI1_NCS1_OFFSET	mux2420.h	216;"	d
OMAP2420_CONTROL_PADCONF_SPI1_NCS2_OFFSET	mux2420.h	217;"	d
OMAP2420_CONTROL_PADCONF_SPI1_NCS3_OFFSET	mux2420.h	218;"	d
OMAP2420_CONTROL_PADCONF_SPI1_SIMO_OFFSET	mux2420.h	213;"	d
OMAP2420_CONTROL_PADCONF_SPI1_SOMI_OFFSET	mux2420.h	214;"	d
OMAP2420_CONTROL_PADCONF_SPI2_CLK_OFFSET	mux2420.h	219;"	d
OMAP2420_CONTROL_PADCONF_SPI2_NCS0_OFFSET	mux2420.h	222;"	d
OMAP2420_CONTROL_PADCONF_SPI2_SIMO_OFFSET	mux2420.h	220;"	d
OMAP2420_CONTROL_PADCONF_SPI2_SOMI_OFFSET	mux2420.h	221;"	d
OMAP2420_CONTROL_PADCONF_SSI1_DAT_RX_OFFSET	mux2420.h	182;"	d
OMAP2420_CONTROL_PADCONF_SSI1_DAT_TX_OFFSET	mux2420.h	178;"	d
OMAP2420_CONTROL_PADCONF_SSI1_FLAG_RX_OFFSET	mux2420.h	183;"	d
OMAP2420_CONTROL_PADCONF_SSI1_FLAG_TX_OFFSET	mux2420.h	179;"	d
OMAP2420_CONTROL_PADCONF_SSI1_RDY_RX_OFFSET	mux2420.h	184;"	d
OMAP2420_CONTROL_PADCONF_SSI1_RDY_TX_OFFSET	mux2420.h	180;"	d
OMAP2420_CONTROL_PADCONF_SSI1_WAKE_OFFSET	mux2420.h	185;"	d
OMAP2420_CONTROL_PADCONF_SYS_32K_OFFSET	mux2420.h	263;"	d
OMAP2420_CONTROL_PADCONF_SYS_CLKOUT_OFFSET	mux2420.h	268;"	d
OMAP2420_CONTROL_PADCONF_SYS_CLKREQ_OFFSET	mux2420.h	267;"	d
OMAP2420_CONTROL_PADCONF_SYS_NIRQ_OFFSET	mux2420.h	257;"	d
OMAP2420_CONTROL_PADCONF_SYS_NRESPWRON_OFFSET	mux2420.h	255;"	d
OMAP2420_CONTROL_PADCONF_SYS_NRESWARM_OFFSET	mux2420.h	256;"	d
OMAP2420_CONTROL_PADCONF_SYS_NV_OFFSET	mux2420.h	258;"	d
OMAP2420_CONTROL_PADCONF_SYS_XTALIN_OFFSET	mux2420.h	264;"	d
OMAP2420_CONTROL_PADCONF_SYS_XTALOUT_OFFSET	mux2420.h	265;"	d
OMAP2420_CONTROL_PADCONF_TV_CVBS_OFFSET	mux2420.h	239;"	d
OMAP2420_CONTROL_PADCONF_TV_RREF_OFFSET	mux2420.h	241;"	d
OMAP2420_CONTROL_PADCONF_TV_VREF_OFFSET	mux2420.h	240;"	d
OMAP2420_CONTROL_PADCONF_UART1_CTS_OFFSET	mux2420.h	154;"	d
OMAP2420_CONTROL_PADCONF_UART1_RTS_OFFSET	mux2420.h	155;"	d
OMAP2420_CONTROL_PADCONF_UART1_RX_OFFSET	mux2420.h	157;"	d
OMAP2420_CONTROL_PADCONF_UART1_TX_OFFSET	mux2420.h	156;"	d
OMAP2420_CONTROL_PADCONF_UART2_CTS_OFFSET	mux2420.h	192;"	d
OMAP2420_CONTROL_PADCONF_UART2_RTS_OFFSET	mux2420.h	193;"	d
OMAP2420_CONTROL_PADCONF_UART2_RX_OFFSET	mux2420.h	195;"	d
OMAP2420_CONTROL_PADCONF_UART2_TX_OFFSET	mux2420.h	194;"	d
OMAP2420_CONTROL_PADCONF_UART3_CTS_RCTX_OFFSET	mux2420.h	235;"	d
OMAP2420_CONTROL_PADCONF_UART3_RTS_SD_OFFSET	mux2420.h	236;"	d
OMAP2420_CONTROL_PADCONF_UART3_RX_IRRX_OFFSET	mux2420.h	238;"	d
OMAP2420_CONTROL_PADCONF_UART3_TX_IRTX_OFFSET	mux2420.h	237;"	d
OMAP2420_CONTROL_PADCONF_USB0_DAT_OFFSET	mux2420.h	248;"	d
OMAP2420_CONTROL_PADCONF_USB0_PUEN_OFFSET	mux2420.h	242;"	d
OMAP2420_CONTROL_PADCONF_USB0_RCV_OFFSET	mux2420.h	245;"	d
OMAP2420_CONTROL_PADCONF_USB0_SE0_OFFSET	mux2420.h	247;"	d
OMAP2420_CONTROL_PADCONF_USB0_TXEN_OFFSET	mux2420.h	246;"	d
OMAP2420_CONTROL_PADCONF_USB0_VM_OFFSET	mux2420.h	244;"	d
OMAP2420_CONTROL_PADCONF_USB0_VP_OFFSET	mux2420.h	243;"	d
OMAP2420_CONTROL_PADCONF_VLYNQ_CLK_OFFSET	mux2420.h	186;"	d
OMAP2420_CONTROL_PADCONF_VLYNQ_NLA_OFFSET	mux2420.h	191;"	d
OMAP2420_CONTROL_PADCONF_VLYNQ_RX0_OFFSET	mux2420.h	188;"	d
OMAP2420_CONTROL_PADCONF_VLYNQ_RX1_OFFSET	mux2420.h	187;"	d
OMAP2420_CONTROL_PADCONF_VLYNQ_TX0_OFFSET	mux2420.h	190;"	d
OMAP2420_CONTROL_PADCONF_VLYNQ_TX1_OFFSET	mux2420.h	189;"	d
OMAP2420_DSP_BASE	plat/omap24xx.h	65;"	d
OMAP2420_DSP_IPI_BASE	plat/omap24xx.h	67;"	d
OMAP2420_DSP_MEM_BASE	plat/omap24xx.h	66;"	d
OMAP2420_DSP_MMU_BASE	plat/omap24xx.h	68;"	d
OMAP2420_EN_DSP_IPI_MASK	cm-regbits-24xx.h	385;"	d
OMAP2420_EN_DSP_IPI_SHIFT	cm-regbits-24xx.h	384;"	d
OMAP2420_EN_EAC_MASK	cm-regbits-24xx.h	31;"	d
OMAP2420_EN_EAC_SHIFT	cm-regbits-24xx.h	30;"	d
OMAP2420_EN_I2C1_MASK	cm-regbits-24xx.h	37;"	d
OMAP2420_EN_I2C1_SHIFT	cm-regbits-24xx.h	36;"	d
OMAP2420_EN_I2C2_MASK	cm-regbits-24xx.h	35;"	d
OMAP2420_EN_I2C2_SHIFT	cm-regbits-24xx.h	34;"	d
OMAP2420_EN_IVA_COP_MASK	cm-regbits-24xx.h	377;"	d
OMAP2420_EN_IVA_COP_SHIFT	cm-regbits-24xx.h	376;"	d
OMAP2420_EN_IVA_MPU_MASK	cm-regbits-24xx.h	379;"	d
OMAP2420_EN_IVA_MPU_SHIFT	cm-regbits-24xx.h	378;"	d
OMAP2420_EN_MMC_MASK	prcm-common.h	55;"	d
OMAP2420_EN_MMC_SHIFT	prcm-common.h	54;"	d
OMAP2420_EN_VLYNQ_MASK	prcm-common.h	91;"	d
OMAP2420_EN_VLYNQ_SHIFT	prcm-common.h	90;"	d
OMAP2420_EN_WDT3_MASK	cm-regbits-24xx.h	25;"	d
OMAP2420_EN_WDT3_SHIFT	cm-regbits-24xx.h	24;"	d
OMAP2420_GPMC_BASE	plat/omap24xx.h	50;"	d
OMAP2420_IVA_SW_RST_MASK	prm-regbits-24xx.h	228;"	d
OMAP2420_L4_CORE_FW_DSS_CORE_REGION	plat/l4_2xxx.h	18;"	d
OMAP2420_L4_CORE_FW_DSS_DISPC_REGION	plat/l4_2xxx.h	19;"	d
OMAP2420_L4_CORE_FW_DSS_RFBI_REGION	plat/l4_2xxx.h	20;"	d
OMAP2420_L4_CORE_FW_DSS_TA_REGION	plat/l4_2xxx.h	22;"	d
OMAP2420_L4_CORE_FW_DSS_VENC_REGION	plat/l4_2xxx.h	21;"	d
OMAP2420_MEMIONSTATE_MASK	prm-regbits-24xx.h	237;"	d
OMAP2420_MEMIONSTATE_SHIFT	prm-regbits-24xx.h	236;"	d
OMAP2420_MEMIRETSTATE_MASK	prm-regbits-24xx.h	238;"	d
OMAP2420_MEMISTATEST_MASK	prm-regbits-24xx.h	243;"	d
OMAP2420_MEMISTATEST_SHIFT	prm-regbits-24xx.h	242;"	d
OMAP2420_MMC_SIZE	plat/mmc.h	28;"	d
OMAP2420_MUX	mux2420.h	12;"	d
OMAP2420_PRCM_BASE	plat/omap24xx.h	45;"	d
OMAP2420_PRCM_CLKCFG_CTRL	prm2xxx_3xxx.h	61;"	d
OMAP2420_PRCM_CLKCFG_STATUS	prm2xxx_3xxx.h	63;"	d
OMAP2420_PRCM_CLKEMUL_CTRL	prm2xxx_3xxx.h	59;"	d
OMAP2420_PRCM_CLKOUT_CTRL	prm2xxx_3xxx.h	57;"	d
OMAP2420_PRCM_CLKSRC_CTRL	prm2xxx_3xxx.h	55;"	d
OMAP2420_PRCM_CLKSSETUP	prm2xxx_3xxx.h	67;"	d
OMAP2420_PRCM_IRQENABLE_MPU	prm2xxx_3xxx.h	48;"	d
OMAP2420_PRCM_IRQSTATUS_MPU	prm2xxx_3xxx.h	46;"	d
OMAP2420_PRCM_POLCTRL	prm2xxx_3xxx.h	69;"	d
OMAP2420_PRCM_REVISION	prm2xxx_3xxx.h	41;"	d
OMAP2420_PRCM_SYSCONFIG	prm2xxx_3xxx.h	43;"	d
OMAP2420_PRCM_VOLTCTRL	prm2xxx_3xxx.h	51;"	d
OMAP2420_PRCM_VOLTSETUP	prm2xxx_3xxx.h	65;"	d
OMAP2420_PRCM_VOLTST	prm2xxx_3xxx.h	53;"	d
OMAP2420_PRM_BASE	plat/omap24xx.h	47;"	d
OMAP2420_PRM_REGADDR	prm2xxx_3xxx.h	22;"	d
OMAP2420_REV_ES1_0	plat/cpu.h	379;"	d
OMAP2420_REV_ES2_0	plat/cpu.h	380;"	d
OMAP2420_RST_IVA_MASK	prm-regbits-24xx.h	222;"	d
OMAP2420_SDRC_BASE	plat/omap24xx.h	48;"	d
OMAP2420_SMS_BASE	plat/omap24xx.h	49;"	d
OMAP2420_ST_EAC_MASK	cm-regbits-24xx.h	122;"	d
OMAP2420_ST_EAC_SHIFT	cm-regbits-24xx.h	121;"	d
OMAP2420_ST_I2C1_MASK	cm-regbits-24xx.h	130;"	d
OMAP2420_ST_I2C1_SHIFT	cm-regbits-24xx.h	129;"	d
OMAP2420_ST_I2C2_MASK	cm-regbits-24xx.h	126;"	d
OMAP2420_ST_I2C2_SHIFT	cm-regbits-24xx.h	125;"	d
OMAP2420_ST_IPI_MASK	cm-regbits-24xx.h	389;"	d
OMAP2420_ST_IVA_MASK	cm-regbits-24xx.h	388;"	d
OMAP2420_ST_MMC_MASK	prcm-common.h	115;"	d
OMAP2420_ST_MMC_SHIFT	prcm-common.h	114;"	d
OMAP2420_ST_VLYNQ_MASK	prcm-common.h	151;"	d
OMAP2420_ST_VLYNQ_SHIFT	prcm-common.h	150;"	d
OMAP2420_ST_WDT3_MASK	cm-regbits-24xx.h	116;"	d
OMAP2420_ST_WDT3_SHIFT	cm-regbits-24xx.h	115;"	d
OMAP2420_SYNC_IVA_MASK	cm-regbits-24xx.h	396;"	d
OMAP242X_CLASS	plat/cpu.h	378;"	d
OMAP242X_CONTROL_DEVCONF	control.h	82;"	d
OMAP242X_CONTROL_OCM_RAM_PERM	control.h	83;"	d
OMAP242X_CTRL_BASE	plat/omap24xx.h	43;"	d
OMAP242X_CTRL_REGADDR	control.h	27;"	d
OMAP242X_CTRL_REGADDR	control.h	36;"	d
OMAP242X_DMA_EAC_AC_RD	plat/dma.h	115;"	d
OMAP242X_DMA_EAC_AC_WR	plat/dma.h	116;"	d
OMAP242X_DMA_EAC_BT_DL_RD	plat/dma.h	123;"	d
OMAP242X_DMA_EAC_BT_DL_WR	plat/dma.h	124;"	d
OMAP242X_DMA_EAC_BT_UL_RD	plat/dma.h	121;"	d
OMAP242X_DMA_EAC_BT_UL_WR	plat/dma.h	122;"	d
OMAP242X_DMA_EAC_MD_DL_RD	plat/dma.h	119;"	d
OMAP242X_DMA_EAC_MD_DL_WR	plat/dma.h	120;"	d
OMAP242X_DMA_EAC_MD_UL_RD	plat/dma.h	117;"	d
OMAP242X_DMA_EAC_MD_UL_WR	plat/dma.h	118;"	d
OMAP242X_DMA_EXT_DMAREQ2	plat/dma.h	112;"	d
OMAP242X_DMA_EXT_DMAREQ3	plat/dma.h	113;"	d
OMAP242X_DMA_EXT_DMAREQ4	plat/dma.h	114;"	d
OMAP242X_DMA_EXT_DMAREQ5	plat/dma.h	177;"	d
OMAP242X_DMA_VLYNQ_TX	plat/dma.h	103;"	d
OMAP242X_SDRC_REGADDR	sdrc.h	54;"	d
OMAP242X_SMS_REGADDR	plat/sdrc.h	87;"	d
OMAP2430_32KSYNCT_BASE	plat/omap24xx.h	52;"	d
OMAP2430_96M_SOURCE_MASK	cm-regbits-24xx.h	365;"	d
OMAP2430_96M_SOURCE_SHIFT	cm-regbits-24xx.h	364;"	d
OMAP2430_ALTCLK_SOURCE_MASK	cm-regbits-24xx.h	369;"	d
OMAP2430_ALTCLK_SOURCE_SHIFT	cm-regbits-24xx.h	368;"	d
OMAP2430_AUTOSTATE_MDM_MASK	cm-regbits-24xx.h	438;"	d
OMAP2430_AUTOSTATE_MDM_SHIFT	cm-regbits-24xx.h	437;"	d
OMAP2430_AUTO_GPIO5_MASK	cm-regbits-24xx.h	200;"	d
OMAP2430_AUTO_MCBSP3_MASK	cm-regbits-24xx.h	207;"	d
OMAP2430_AUTO_MCBSP4_MASK	cm-regbits-24xx.h	206;"	d
OMAP2430_AUTO_MCBSP5_MASK	cm-regbits-24xx.h	205;"	d
OMAP2430_AUTO_MCSPI3_MASK	cm-regbits-24xx.h	201;"	d
OMAP2430_AUTO_MDM_INTC_MASK	cm-regbits-24xx.h	199;"	d
OMAP2430_AUTO_MDM_MASK	cm-regbits-24xx.h	427;"	d
OMAP2430_AUTO_MMCHS1_MASK	cm-regbits-24xx.h	203;"	d
OMAP2430_AUTO_MMCHS2_MASK	cm-regbits-24xx.h	202;"	d
OMAP2430_AUTO_OSC_MASK	cm-regbits-24xx.h	426;"	d
OMAP2430_AUTO_USBHS_MASK	cm-regbits-24xx.h	204;"	d
OMAP2430_CLKSEL_MDM_MASK	cm-regbits-24xx.h	433;"	d
OMAP2430_CLKSEL_MDM_SHIFT	cm-regbits-24xx.h	432;"	d
OMAP2430_CM_BASE	plat/omap24xx.h	54;"	d
OMAP2430_CM_ICLKEN_MDM_EN_MDM_MASK	cm-regbits-24xx.h	419;"	d
OMAP2430_CM_ICLKEN_MDM_EN_MDM_SHIFT	cm-regbits-24xx.h	418;"	d
OMAP2430_CM_IDLEST3	cm2xxx_3xxx.h	75;"	d
OMAP2430_CM_REGADDR	cm2xxx_3xxx.h	23;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD0_OFFSET	mux2430.h	304;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD10_OFFSET	mux2430.h	314;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD11_OFFSET	mux2430.h	315;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD12_OFFSET	mux2430.h	316;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD13_OFFSET	mux2430.h	317;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD14_OFFSET	mux2430.h	318;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD15_OFFSET	mux2430.h	319;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD16_OFFSET	mux2430.h	320;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD17_OFFSET	mux2430.h	321;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD18_OFFSET	mux2430.h	322;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD19_OFFSET	mux2430.h	323;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD1_OFFSET	mux2430.h	305;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD20_OFFSET	mux2430.h	324;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD21_OFFSET	mux2430.h	325;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD22_OFFSET	mux2430.h	326;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD23_OFFSET	mux2430.h	327;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD24_OFFSET	mux2430.h	328;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD25_OFFSET	mux2430.h	329;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD26_OFFSET	mux2430.h	330;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD27_OFFSET	mux2430.h	331;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD28_OFFSET	mux2430.h	332;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD29_OFFSET	mux2430.h	333;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD2_OFFSET	mux2430.h	306;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD30_OFFSET	mux2430.h	334;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD31_OFFSET	mux2430.h	335;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD32_OFFSET	mux2430.h	336;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD33_OFFSET	mux2430.h	337;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD34_OFFSET	mux2430.h	338;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD35_OFFSET	mux2430.h	339;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD36_OFFSET	mux2430.h	340;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD37_OFFSET	mux2430.h	341;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD3_OFFSET	mux2430.h	307;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD4_OFFSET	mux2430.h	308;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD5_OFFSET	mux2430.h	309;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD6_OFFSET	mux2430.h	310;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD7_OFFSET	mux2430.h	311;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD8_OFFSET	mux2430.h	312;"	d
OMAP2430_CONTROL_PADCONF_AD2DMCAD9_OFFSET	mux2430.h	313;"	d
OMAP2430_CONTROL_PADCONF_AD2DMREAD_OFFSET	mux2430.h	367;"	d
OMAP2430_CONTROL_PADCONF_AD2DMWRITE_OFFSET	mux2430.h	342;"	d
OMAP2430_CONTROL_PADCONF_AD2DSREAD_OFFSET	mux2430.h	361;"	d
OMAP2430_CONTROL_PADCONF_AD2DSWRITE_OFFSET	mux2430.h	366;"	d
OMAP2430_CONTROL_PADCONF_CAM_D0_OFFSET	mux2430.h	201;"	d
OMAP2430_CONTROL_PADCONF_CAM_D10_OFFSET	mux2430.h	207;"	d
OMAP2430_CONTROL_PADCONF_CAM_D11_OFFSET	mux2430.h	206;"	d
OMAP2430_CONTROL_PADCONF_CAM_D1_OFFSET	mux2430.h	200;"	d
OMAP2430_CONTROL_PADCONF_CAM_D2_OFFSET	mux2430.h	199;"	d
OMAP2430_CONTROL_PADCONF_CAM_D3_OFFSET	mux2430.h	198;"	d
OMAP2430_CONTROL_PADCONF_CAM_D4_OFFSET	mux2430.h	197;"	d
OMAP2430_CONTROL_PADCONF_CAM_D5_OFFSET	mux2430.h	196;"	d
OMAP2430_CONTROL_PADCONF_CAM_D6_OFFSET	mux2430.h	195;"	d
OMAP2430_CONTROL_PADCONF_CAM_D7_OFFSET	mux2430.h	194;"	d
OMAP2430_CONTROL_PADCONF_CAM_D8_OFFSET	mux2430.h	193;"	d
OMAP2430_CONTROL_PADCONF_CAM_D9_OFFSET	mux2430.h	192;"	d
OMAP2430_CONTROL_PADCONF_CAM_HS_OFFSET	mux2430.h	202;"	d
OMAP2430_CONTROL_PADCONF_CAM_LCLK_OFFSET	mux2430.h	204;"	d
OMAP2430_CONTROL_PADCONF_CAM_VS_OFFSET	mux2430.h	203;"	d
OMAP2430_CONTROL_PADCONF_CAM_XCLK_OFFSET	mux2430.h	205;"	d
OMAP2430_CONTROL_PADCONF_D2DARM9NIRQ_OFFSET	mux2430.h	346;"	d
OMAP2430_CONTROL_PADCONF_D2DCLK26MI_OFFSET	mux2430.h	343;"	d
OMAP2430_CONTROL_PADCONF_D2DDMAREQ0_OFFSET	mux2430.h	350;"	d
OMAP2430_CONTROL_PADCONF_D2DDMAREQ1_OFFSET	mux2430.h	351;"	d
OMAP2430_CONTROL_PADCONF_D2DDMAREQ2_OFFSET	mux2430.h	352;"	d
OMAP2430_CONTROL_PADCONF_D2DDMAREQ3_OFFSET	mux2430.h	353;"	d
OMAP2430_CONTROL_PADCONF_D2DFRINT_OFFSET	mux2430.h	349;"	d
OMAP2430_CONTROL_PADCONF_D2DIDLEACK_OFFSET	mux2430.h	364;"	d
OMAP2430_CONTROL_PADCONF_D2DIDLEREQ_OFFSET	mux2430.h	363;"	d
OMAP2430_CONTROL_PADCONF_D2DMSTDBY_OFFSET	mux2430.h	360;"	d
OMAP2430_CONTROL_PADCONF_D2DN3GRTCK_OFFSET	mux2430.h	359;"	d
OMAP2430_CONTROL_PADCONF_D2DN3GTCK_OFFSET	mux2430.h	358;"	d
OMAP2430_CONTROL_PADCONF_D2DN3GTDI_OFFSET	mux2430.h	355;"	d
OMAP2430_CONTROL_PADCONF_D2DN3GTDO_OFFSET	mux2430.h	356;"	d
OMAP2430_CONTROL_PADCONF_D2DN3GTMS_OFFSET	mux2430.h	357;"	d
OMAP2430_CONTROL_PADCONF_D2DN3GTRST_OFFSET	mux2430.h	354;"	d
OMAP2430_CONTROL_PADCONF_D2DNRESPWRON1_OFFSET	mux2430.h	344;"	d
OMAP2430_CONTROL_PADCONF_D2DNRESWARM_OFFSET	mux2430.h	345;"	d
OMAP2430_CONTROL_PADCONF_D2DSPARE0_OFFSET	mux2430.h	365;"	d
OMAP2430_CONTROL_PADCONF_D2DSPINT_OFFSET	mux2430.h	348;"	d
OMAP2430_CONTROL_PADCONF_D2DSWAKEUP_OFFSET	mux2430.h	362;"	d
OMAP2430_CONTROL_PADCONF_D2DUMA2P6FIQ_OFFSET	mux2430.h	347;"	d
OMAP2430_CONTROL_PADCONF_DSS_ACBIAS_OFFSET	mux2430.h	166;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA0_OFFSET	mux2430.h	139;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA10_OFFSET	mux2430.h	149;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA11_OFFSET	mux2430.h	150;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA12_OFFSET	mux2430.h	151;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA13_OFFSET	mux2430.h	152;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA14_OFFSET	mux2430.h	153;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA15_OFFSET	mux2430.h	154;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA16_OFFSET	mux2430.h	155;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA17_OFFSET	mux2430.h	156;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA1_OFFSET	mux2430.h	140;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA2_OFFSET	mux2430.h	141;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA3_OFFSET	mux2430.h	142;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA4_OFFSET	mux2430.h	143;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA5_OFFSET	mux2430.h	144;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA6_OFFSET	mux2430.h	145;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA7_OFFSET	mux2430.h	146;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA8_OFFSET	mux2430.h	147;"	d
OMAP2430_CONTROL_PADCONF_DSS_DATA9_OFFSET	mux2430.h	148;"	d
OMAP2430_CONTROL_PADCONF_DSS_HSYNC_OFFSET	mux2430.h	165;"	d
OMAP2430_CONTROL_PADCONF_DSS_PCLK_OFFSET	mux2430.h	163;"	d
OMAP2430_CONTROL_PADCONF_DSS_VSYNC_OFFSET	mux2430.h	164;"	d
OMAP2430_CONTROL_PADCONF_GPIO_113_OFFSET	mux2430.h	282;"	d
OMAP2430_CONTROL_PADCONF_GPIO_114_OFFSET	mux2430.h	283;"	d
OMAP2430_CONTROL_PADCONF_GPIO_115_OFFSET	mux2430.h	284;"	d
OMAP2430_CONTROL_PADCONF_GPIO_116_OFFSET	mux2430.h	285;"	d
OMAP2430_CONTROL_PADCONF_GPIO_128_OFFSET	mux2430.h	172;"	d
OMAP2430_CONTROL_PADCONF_GPIO_129_OFFSET	mux2430.h	173;"	d
OMAP2430_CONTROL_PADCONF_GPIO_130_OFFSET	mux2430.h	174;"	d
OMAP2430_CONTROL_PADCONF_GPIO_131_OFFSET	mux2430.h	175;"	d
OMAP2430_CONTROL_PADCONF_GPIO_132_OFFSET	mux2430.h	179;"	d
OMAP2430_CONTROL_PADCONF_GPIO_133_OFFSET	mux2430.h	183;"	d
OMAP2430_CONTROL_PADCONF_GPIO_134_OFFSET	mux2430.h	208;"	d
OMAP2430_CONTROL_PADCONF_GPIO_135_OFFSET	mux2430.h	209;"	d
OMAP2430_CONTROL_PADCONF_GPIO_136_OFFSET	mux2430.h	210;"	d
OMAP2430_CONTROL_PADCONF_GPIO_137_OFFSET	mux2430.h	211;"	d
OMAP2430_CONTROL_PADCONF_GPIO_138_OFFSET	mux2430.h	212;"	d
OMAP2430_CONTROL_PADCONF_GPIO_139_OFFSET	mux2430.h	213;"	d
OMAP2430_CONTROL_PADCONF_GPIO_140_OFFSET	mux2430.h	214;"	d
OMAP2430_CONTROL_PADCONF_GPIO_141_OFFSET	mux2430.h	215;"	d
OMAP2430_CONTROL_PADCONF_GPIO_142_OFFSET	mux2430.h	216;"	d
OMAP2430_CONTROL_PADCONF_GPIO_148_OFFSET	mux2430.h	218;"	d
OMAP2430_CONTROL_PADCONF_GPIO_149_OFFSET	mux2430.h	219;"	d
OMAP2430_CONTROL_PADCONF_GPIO_150_OFFSET	mux2430.h	220;"	d
OMAP2430_CONTROL_PADCONF_GPIO_151_OFFSET	mux2430.h	182;"	d
OMAP2430_CONTROL_PADCONF_GPIO_152_OFFSET	mux2430.h	221;"	d
OMAP2430_CONTROL_PADCONF_GPIO_153_OFFSET	mux2430.h	222;"	d
OMAP2430_CONTROL_PADCONF_GPIO_154_OFFSET	mux2430.h	217;"	d
OMAP2430_CONTROL_PADCONF_GPIO_63_OFFSET	mux2430.h	247;"	d
OMAP2430_CONTROL_PADCONF_GPIO_78_OFFSET	mux2430.h	279;"	d
OMAP2430_CONTROL_PADCONF_GPIO_79_OFFSET	mux2430.h	280;"	d
OMAP2430_CONTROL_PADCONF_GPIO_7_OFFSET	mux2430.h	278;"	d
OMAP2430_CONTROL_PADCONF_GPIO_80_OFFSET	mux2430.h	281;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A10_OFFSET	mux2430.h	113;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A1_OFFSET	mux2430.h	122;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A2_OFFSET	mux2430.h	121;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A3_OFFSET	mux2430.h	120;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A4_OFFSET	mux2430.h	119;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A5_OFFSET	mux2430.h	118;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A6_OFFSET	mux2430.h	117;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A7_OFFSET	mux2430.h	116;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A8_OFFSET	mux2430.h	115;"	d
OMAP2430_CONTROL_PADCONF_GPMC_A9_OFFSET	mux2430.h	114;"	d
OMAP2430_CONTROL_PADCONF_GPMC_CLK_OFFSET	mux2430.h	28;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D0_OFFSET	mux2430.h	138;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D10_OFFSET	mux2430.h	128;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D11_OFFSET	mux2430.h	127;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D12_OFFSET	mux2430.h	126;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D13_OFFSET	mux2430.h	125;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D14_OFFSET	mux2430.h	124;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D15_OFFSET	mux2430.h	123;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D1_OFFSET	mux2430.h	137;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D2_OFFSET	mux2430.h	136;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D3_OFFSET	mux2430.h	135;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D4_OFFSET	mux2430.h	134;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D5_OFFSET	mux2430.h	133;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D6_OFFSET	mux2430.h	132;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D7_OFFSET	mux2430.h	131;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D8_OFFSET	mux2430.h	130;"	d
OMAP2430_CONTROL_PADCONF_GPMC_D9_OFFSET	mux2430.h	129;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NADV_ALE_OFFSET	mux2430.h	37;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NBE0_CLE_OFFSET	mux2430.h	40;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NBE1_OFFSET	mux2430.h	41;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS0_OFFSET	mux2430.h	29;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS1_OFFSET	mux2430.h	30;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS2_OFFSET	mux2430.h	31;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS3_OFFSET	mux2430.h	32;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS4_OFFSET	mux2430.h	33;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS5_OFFSET	mux2430.h	34;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS6_OFFSET	mux2430.h	35;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NCS7_OFFSET	mux2430.h	36;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NOE_NRE_OFFSET	mux2430.h	38;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NWE_OFFSET	mux2430.h	39;"	d
OMAP2430_CONTROL_PADCONF_GPMC_NWP_OFFSET	mux2430.h	42;"	d
OMAP2430_CONTROL_PADCONF_GPMC_WAIT0_OFFSET	mux2430.h	43;"	d
OMAP2430_CONTROL_PADCONF_GPMC_WAIT1_OFFSET	mux2430.h	44;"	d
OMAP2430_CONTROL_PADCONF_GPMC_WAIT2_OFFSET	mux2430.h	45;"	d
OMAP2430_CONTROL_PADCONF_GPMC_WAIT3_OFFSET	mux2430.h	46;"	d
OMAP2430_CONTROL_PADCONF_HDQ_SIO_OFFSET	mux2430.h	273;"	d
OMAP2430_CONTROL_PADCONF_I2C1_SCL_OFFSET	mux2430.h	269;"	d
OMAP2430_CONTROL_PADCONF_I2C1_SDA_OFFSET	mux2430.h	270;"	d
OMAP2430_CONTROL_PADCONF_I2C2_SCL_OFFSET	mux2430.h	271;"	d
OMAP2430_CONTROL_PADCONF_I2C2_SDA_OFFSET	mux2430.h	272;"	d
OMAP2430_CONTROL_PADCONF_JTAG_EMU0_OFFSET	mux2430.h	185;"	d
OMAP2430_CONTROL_PADCONF_JTAG_EMU1_OFFSET	mux2430.h	184;"	d
OMAP2430_CONTROL_PADCONF_JTAG_NTRST_OFFSET	mux2430.h	186;"	d
OMAP2430_CONTROL_PADCONF_JTAG_RTCK_OFFSET	mux2430.h	188;"	d
OMAP2430_CONTROL_PADCONF_JTAG_TCK_OFFSET	mux2430.h	187;"	d
OMAP2430_CONTROL_PADCONF_JTAG_TDI_OFFSET	mux2430.h	190;"	d
OMAP2430_CONTROL_PADCONF_JTAG_TDO_OFFSET	mux2430.h	191;"	d
OMAP2430_CONTROL_PADCONF_JTAG_TMS_OFFSET	mux2430.h	189;"	d
OMAP2430_CONTROL_PADCONF_MCBSP1_CLKR_OFFSET	mux2430.h	262;"	d
OMAP2430_CONTROL_PADCONF_MCBSP1_CLKX_OFFSET	mux2430.h	268;"	d
OMAP2430_CONTROL_PADCONF_MCBSP1_DR_OFFSET	mux2430.h	265;"	d
OMAP2430_CONTROL_PADCONF_MCBSP1_DX_OFFSET	mux2430.h	264;"	d
OMAP2430_CONTROL_PADCONF_MCBSP1_FSR_OFFSET	mux2430.h	263;"	d
OMAP2430_CONTROL_PADCONF_MCBSP1_FSX_OFFSET	mux2430.h	267;"	d
OMAP2430_CONTROL_PADCONF_MCBSP2_CLKX_OFFSET	mux2430.h	162;"	d
OMAP2430_CONTROL_PADCONF_MCBSP2_DR_OFFSET	mux2430.h	161;"	d
OMAP2430_CONTROL_PADCONF_MCBSP3_CLKX_OFFSET	mux2430.h	239;"	d
OMAP2430_CONTROL_PADCONF_MCBSP3_DR_OFFSET	mux2430.h	241;"	d
OMAP2430_CONTROL_PADCONF_MCBSP3_DX_OFFSET	mux2430.h	242;"	d
OMAP2430_CONTROL_PADCONF_MCBSP3_FSX_OFFSET	mux2430.h	240;"	d
OMAP2430_CONTROL_PADCONF_MCBSP_CLKS_OFFSET	mux2430.h	266;"	d
OMAP2430_CONTROL_PADCONF_MUX_PBASE	mux2430.h	10;"	d
OMAP2430_CONTROL_PADCONF_MUX_SIZE	mux2430.h	369;"	d
OMAP2430_CONTROL_PADCONF_SDMMC1_CLKO_OFFSET	mux2430.h	223;"	d
OMAP2430_CONTROL_PADCONF_SDMMC1_CMD_OFFSET	mux2430.h	224;"	d
OMAP2430_CONTROL_PADCONF_SDMMC1_DAT0_OFFSET	mux2430.h	225;"	d
OMAP2430_CONTROL_PADCONF_SDMMC1_DAT1_OFFSET	mux2430.h	226;"	d
OMAP2430_CONTROL_PADCONF_SDMMC1_DAT2_OFFSET	mux2430.h	227;"	d
OMAP2430_CONTROL_PADCONF_SDMMC1_DAT3_OFFSET	mux2430.h	228;"	d
OMAP2430_CONTROL_PADCONF_SDMMC2_CLKO_OFFSET	mux2430.h	229;"	d
OMAP2430_CONTROL_PADCONF_SDMMC2_CMD_OFFSET	mux2430.h	231;"	d
OMAP2430_CONTROL_PADCONF_SDMMC2_DAT0_OFFSET	mux2430.h	232;"	d
OMAP2430_CONTROL_PADCONF_SDMMC2_DAT1_OFFSET	mux2430.h	234;"	d
OMAP2430_CONTROL_PADCONF_SDMMC2_DAT2_OFFSET	mux2430.h	233;"	d
OMAP2430_CONTROL_PADCONF_SDMMC2_DAT3_OFFSET	mux2430.h	230;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A0_OFFSET	mux2430.h	80;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A10_OFFSET	mux2430.h	70;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A11_OFFSET	mux2430.h	69;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A12_OFFSET	mux2430.h	66;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A13_OFFSET	mux2430.h	65;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A14_OFFSET	mux2430.h	64;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A1_OFFSET	mux2430.h	79;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A2_OFFSET	mux2430.h	78;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A3_OFFSET	mux2430.h	77;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A4_OFFSET	mux2430.h	76;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A5_OFFSET	mux2430.h	75;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A6_OFFSET	mux2430.h	74;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A7_OFFSET	mux2430.h	73;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A8_OFFSET	mux2430.h	72;"	d
OMAP2430_CONTROL_PADCONF_SDRC_A9_OFFSET	mux2430.h	71;"	d
OMAP2430_CONTROL_PADCONF_SDRC_BA0_OFFSET	mux2430.h	68;"	d
OMAP2430_CONTROL_PADCONF_SDRC_BA1_OFFSET	mux2430.h	67;"	d
OMAP2430_CONTROL_PADCONF_SDRC_CKE0_OFFSET	mux2430.h	51;"	d
OMAP2430_CONTROL_PADCONF_SDRC_CKE1_OFFSET	mux2430.h	52;"	d
OMAP2430_CONTROL_PADCONF_SDRC_CLK_OFFSET	mux2430.h	47;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D0_OFFSET	mux2430.h	112;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D10_OFFSET	mux2430.h	102;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D11_OFFSET	mux2430.h	101;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D12_OFFSET	mux2430.h	100;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D13_OFFSET	mux2430.h	99;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D14_OFFSET	mux2430.h	98;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D15_OFFSET	mux2430.h	97;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D16_OFFSET	mux2430.h	96;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D17_OFFSET	mux2430.h	95;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D18_OFFSET	mux2430.h	94;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D19_OFFSET	mux2430.h	93;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D1_OFFSET	mux2430.h	111;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D20_OFFSET	mux2430.h	92;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D21_OFFSET	mux2430.h	91;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D22_OFFSET	mux2430.h	90;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D23_OFFSET	mux2430.h	89;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D24_OFFSET	mux2430.h	88;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D25_OFFSET	mux2430.h	87;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D26_OFFSET	mux2430.h	86;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D27_OFFSET	mux2430.h	85;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D28_OFFSET	mux2430.h	84;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D29_OFFSET	mux2430.h	83;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D2_OFFSET	mux2430.h	110;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D30_OFFSET	mux2430.h	82;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D31_OFFSET	mux2430.h	81;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D3_OFFSET	mux2430.h	109;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D4_OFFSET	mux2430.h	108;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D5_OFFSET	mux2430.h	107;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D6_OFFSET	mux2430.h	106;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D7_OFFSET	mux2430.h	105;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D8_OFFSET	mux2430.h	104;"	d
OMAP2430_CONTROL_PADCONF_SDRC_D9_OFFSET	mux2430.h	103;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DM0_OFFSET	mux2430.h	56;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DM1_OFFSET	mux2430.h	57;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DM2_OFFSET	mux2430.h	58;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DM3_OFFSET	mux2430.h	59;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DQS0_OFFSET	mux2430.h	60;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DQS1_OFFSET	mux2430.h	61;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DQS2_OFFSET	mux2430.h	62;"	d
OMAP2430_CONTROL_PADCONF_SDRC_DQS3_OFFSET	mux2430.h	63;"	d
OMAP2430_CONTROL_PADCONF_SDRC_NCAS_OFFSET	mux2430.h	54;"	d
OMAP2430_CONTROL_PADCONF_SDRC_NCLK_OFFSET	mux2430.h	48;"	d
OMAP2430_CONTROL_PADCONF_SDRC_NCS0_OFFSET	mux2430.h	49;"	d
OMAP2430_CONTROL_PADCONF_SDRC_NCS1_OFFSET	mux2430.h	50;"	d
OMAP2430_CONTROL_PADCONF_SDRC_NRAS_OFFSET	mux2430.h	53;"	d
OMAP2430_CONTROL_PADCONF_SDRC_NWE_OFFSET	mux2430.h	55;"	d
OMAP2430_CONTROL_PADCONF_SPI1_CLK_OFFSET	mux2430.h	251;"	d
OMAP2430_CONTROL_PADCONF_SPI1_CS0_OFFSET	mux2430.h	254;"	d
OMAP2430_CONTROL_PADCONF_SPI1_CS1_OFFSET	mux2430.h	255;"	d
OMAP2430_CONTROL_PADCONF_SPI1_CS2_OFFSET	mux2430.h	256;"	d
OMAP2430_CONTROL_PADCONF_SPI1_CS3_OFFSET	mux2430.h	257;"	d
OMAP2430_CONTROL_PADCONF_SPI1_SIMO_OFFSET	mux2430.h	252;"	d
OMAP2430_CONTROL_PADCONF_SPI1_SOMI_OFFSET	mux2430.h	253;"	d
OMAP2430_CONTROL_PADCONF_SPI2_CLK_OFFSET	mux2430.h	258;"	d
OMAP2430_CONTROL_PADCONF_SPI2_CS0_OFFSET	mux2430.h	261;"	d
OMAP2430_CONTROL_PADCONF_SPI2_SIMO_OFFSET	mux2430.h	259;"	d
OMAP2430_CONTROL_PADCONF_SPI2_SOMI_OFFSET	mux2430.h	260;"	d
OMAP2430_CONTROL_PADCONF_SSI1_DAT_RX_OFFSET	mux2430.h	246;"	d
OMAP2430_CONTROL_PADCONF_SSI1_DAT_TX_OFFSET	mux2430.h	243;"	d
OMAP2430_CONTROL_PADCONF_SSI1_FLAG_RX_OFFSET	mux2430.h	248;"	d
OMAP2430_CONTROL_PADCONF_SSI1_FLAG_TX_OFFSET	mux2430.h	244;"	d
OMAP2430_CONTROL_PADCONF_SSI1_RDY_RX_OFFSET	mux2430.h	249;"	d
OMAP2430_CONTROL_PADCONF_SSI1_RDY_TX_OFFSET	mux2430.h	245;"	d
OMAP2430_CONTROL_PADCONF_SSI1_WAKE_OFFSET	mux2430.h	250;"	d
OMAP2430_CONTROL_PADCONF_SYS_32K_OFFSET	mux2430.h	176;"	d
OMAP2430_CONTROL_PADCONF_SYS_CLKOUT_OFFSET	mux2430.h	181;"	d
OMAP2430_CONTROL_PADCONF_SYS_CLKREQ_OFFSET	mux2430.h	180;"	d
OMAP2430_CONTROL_PADCONF_SYS_DRM_MSECURE_OFFSET	mux2430.h	286;"	d
OMAP2430_CONTROL_PADCONF_SYS_NIRQ0_OFFSET	mux2430.h	169;"	d
OMAP2430_CONTROL_PADCONF_SYS_NIRQ1_OFFSET	mux2430.h	170;"	d
OMAP2430_CONTROL_PADCONF_SYS_NRESPWRON_OFFSET	mux2430.h	167;"	d
OMAP2430_CONTROL_PADCONF_SYS_NRESWARM_OFFSET	mux2430.h	168;"	d
OMAP2430_CONTROL_PADCONF_SYS_VMODE_OFFSET	mux2430.h	171;"	d
OMAP2430_CONTROL_PADCONF_SYS_XTALIN_OFFSET	mux2430.h	177;"	d
OMAP2430_CONTROL_PADCONF_SYS_XTALOUT_OFFSET	mux2430.h	178;"	d
OMAP2430_CONTROL_PADCONF_TV_DACOUT_OFFSET	mux2430.h	303;"	d
OMAP2430_CONTROL_PADCONF_TV_OUT_OFFSET	mux2430.h	299;"	d
OMAP2430_CONTROL_PADCONF_TV_RSET_OFFSET	mux2430.h	301;"	d
OMAP2430_CONTROL_PADCONF_TV_VFB_OFFSET	mux2430.h	302;"	d
OMAP2430_CONTROL_PADCONF_TV_VREF_OFFSET	mux2430.h	300;"	d
OMAP2430_CONTROL_PADCONF_UART1_CTS_OFFSET	mux2430.h	157;"	d
OMAP2430_CONTROL_PADCONF_UART1_RTS_OFFSET	mux2430.h	158;"	d
OMAP2430_CONTROL_PADCONF_UART1_RX_OFFSET	mux2430.h	160;"	d
OMAP2430_CONTROL_PADCONF_UART1_TX_OFFSET	mux2430.h	159;"	d
OMAP2430_CONTROL_PADCONF_UART2_CTS_OFFSET	mux2430.h	235;"	d
OMAP2430_CONTROL_PADCONF_UART2_RTS_OFFSET	mux2430.h	236;"	d
OMAP2430_CONTROL_PADCONF_UART2_RX_OFFSET	mux2430.h	238;"	d
OMAP2430_CONTROL_PADCONF_UART2_TX_OFFSET	mux2430.h	237;"	d
OMAP2430_CONTROL_PADCONF_UART3_CTS_RCTX_OFFSET	mux2430.h	274;"	d
OMAP2430_CONTROL_PADCONF_UART3_RTS_SD_OFFSET	mux2430.h	275;"	d
OMAP2430_CONTROL_PADCONF_UART3_RX_IRRX_OFFSET	mux2430.h	277;"	d
OMAP2430_CONTROL_PADCONF_UART3_TX_IRTX_OFFSET	mux2430.h	276;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_CLK_OFFSET	mux2430.h	294;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA0_OFFSET	mux2430.h	292;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA1_OFFSET	mux2430.h	293;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA2_OFFSET	mux2430.h	291;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA3_OFFSET	mux2430.h	287;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA4_OFFSET	mux2430.h	288;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA5_OFFSET	mux2430.h	289;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA6_OFFSET	mux2430.h	290;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DATA7_OFFSET	mux2430.h	298;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_DIR_OFFSET	mux2430.h	295;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_NXT_OFFSET	mux2430.h	297;"	d
OMAP2430_CONTROL_PADCONF_USB0HS_STP_OFFSET	mux2430.h	296;"	d
OMAP2430_DPLL_RECAL_EN_MASK	prm-regbits-24xx.h	83;"	d
OMAP2430_DPLL_RECAL_ST_MASK	prm-regbits-24xx.h	77;"	d
OMAP2430_EN_GPIO5_MASK	prcm-common.h	95;"	d
OMAP2430_EN_GPIO5_SHIFT	prcm-common.h	94;"	d
OMAP2430_EN_I2CHS1_MASK	cm-regbits-24xx.h	79;"	d
OMAP2430_EN_I2CHS1_SHIFT	cm-regbits-24xx.h	78;"	d
OMAP2430_EN_I2CHS2_MASK	cm-regbits-24xx.h	77;"	d
OMAP2430_EN_I2CHS2_SHIFT	cm-regbits-24xx.h	76;"	d
OMAP2430_EN_ICR_MASK	cm-regbits-24xx.h	295;"	d
OMAP2430_EN_ICR_SHIFT	cm-regbits-24xx.h	294;"	d
OMAP2430_EN_MCBSP3_MASK	cm-regbits-24xx.h	45;"	d
OMAP2430_EN_MCBSP3_SHIFT	cm-regbits-24xx.h	44;"	d
OMAP2430_EN_MCBSP4_MASK	cm-regbits-24xx.h	43;"	d
OMAP2430_EN_MCBSP4_SHIFT	cm-regbits-24xx.h	42;"	d
OMAP2430_EN_MCBSP5_MASK	cm-regbits-24xx.h	41;"	d
OMAP2430_EN_MCBSP5_SHIFT	cm-regbits-24xx.h	40;"	d
OMAP2430_EN_MCSPI3_MASK	prcm-common.h	97;"	d
OMAP2430_EN_MCSPI3_SHIFT	prcm-common.h	96;"	d
OMAP2430_EN_MDM_INTC_MASK	prcm-common.h	109;"	d
OMAP2430_EN_MDM_INTC_SHIFT	prcm-common.h	108;"	d
OMAP2430_EN_MMCHS1_MASK	prcm-common.h	101;"	d
OMAP2430_EN_MMCHS1_SHIFT	prcm-common.h	100;"	d
OMAP2430_EN_MMCHS2_MASK	prcm-common.h	99;"	d
OMAP2430_EN_MMCHS2_SHIFT	prcm-common.h	98;"	d
OMAP2430_EN_MMCHSDB1_MASK	cm-regbits-24xx.h	83;"	d
OMAP2430_EN_MMCHSDB1_SHIFT	cm-regbits-24xx.h	82;"	d
OMAP2430_EN_MMCHSDB2_MASK	cm-regbits-24xx.h	81;"	d
OMAP2430_EN_MMCHSDB2_SHIFT	cm-regbits-24xx.h	80;"	d
OMAP2430_EN_OSC_MASK	cm-regbits-24xx.h	414;"	d
OMAP2430_EN_OSC_SHIFT	cm-regbits-24xx.h	413;"	d
OMAP2430_EN_SDRC_MASK	cm-regbits-24xx.h	96;"	d
OMAP2430_EN_SDRC_SHIFT	cm-regbits-24xx.h	95;"	d
OMAP2430_EN_USBHS_MASK	prcm-common.h	111;"	d
OMAP2430_EN_USBHS_SHIFT	prcm-common.h	110;"	d
OMAP2430_FORCESTATE_MASK	prm-regbits-24xx.h	157;"	d
OMAP2430_KILLDOMAINWKUP_MASK	prm-regbits-24xx.h	272;"	d
OMAP2430_MAXDPLLFASTLOCK_MASK	cm-regbits-24xx.h	355;"	d
OMAP2430_MAXDPLLFASTLOCK_SHIFT	cm-regbits-24xx.h	354;"	d
OMAP2430_MDM_MOD	prcm-common.h	37;"	d
OMAP2430_MDM_SECU_VIOL_MASK	prm-regbits-24xx.h	256;"	d
OMAP2430_MDM_SW_PWRON1_MASK	prm-regbits-24xx.h	257;"	d
OMAP2430_MDM_SW_RST1_MASK	prm-regbits-24xx.h	258;"	d
OMAP2430_MEMSTATEST_MASK	prm-regbits-24xx.h	60;"	d
OMAP2430_MEMSTATEST_SHIFT	prm-regbits-24xx.h	59;"	d
OMAP2430_MUX	mux2430.h	12;"	d
OMAP2430_PM_WKDEP_CORE_EN_MDM_MASK	prm-regbits-24xx.h	171;"	d
OMAP2430_PM_WKDEP_MPU_EN_MDM_MASK	prm-regbits-24xx.h	146;"	d
OMAP2430_PM_WKDEP_MPU_EN_MDM_SHIFT	prm-regbits-24xx.h	145;"	d
OMAP2430_PM_WKEN_MDM_EN_MDM_MASK	prm-regbits-24xx.h	262;"	d
OMAP2430_POWEROK_POL_MASK	prm-regbits-24xx.h	138;"	d
OMAP2430_PRCM_BASE	plat/omap24xx.h	53;"	d
OMAP2430_PRCM_CLKCFG_CTRL	prm2xxx_3xxx.h	82;"	d
OMAP2430_PRCM_CLKCFG_STATUS	prm2xxx_3xxx.h	83;"	d
OMAP2430_PRCM_CLKEMUL_CTRL	prm2xxx_3xxx.h	81;"	d
OMAP2430_PRCM_CLKOUT_CTRL	prm2xxx_3xxx.h	80;"	d
OMAP2430_PRCM_CLKSRC_CTRL	prm2xxx_3xxx.h	79;"	d
OMAP2430_PRCM_CLKSSETUP	prm2xxx_3xxx.h	85;"	d
OMAP2430_PRCM_IRQENABLE_MPU	prm2xxx_3xxx.h	75;"	d
OMAP2430_PRCM_IRQSTATUS_MPU	prm2xxx_3xxx.h	74;"	d
OMAP2430_PRCM_POLCTRL	prm2xxx_3xxx.h	86;"	d
OMAP2430_PRCM_REVISION	prm2xxx_3xxx.h	71;"	d
OMAP2430_PRCM_SYSCONFIG	prm2xxx_3xxx.h	72;"	d
OMAP2430_PRCM_VOLTCTRL	prm2xxx_3xxx.h	77;"	d
OMAP2430_PRCM_VOLTSETUP	prm2xxx_3xxx.h	84;"	d
OMAP2430_PRCM_VOLTST	prm2xxx_3xxx.h	78;"	d
OMAP2430_PRM_BASE	plat/omap24xx.h	55;"	d
OMAP2430_PRM_REGADDR	prm2xxx_3xxx.h	24;"	d
OMAP2430_PWRON1_MDM_MASK	prm-regbits-24xx.h	251;"	d
OMAP2430_REV_ES1_0	plat/cpu.h	383;"	d
OMAP2430_RST1_MDM_MASK	prm-regbits-24xx.h	252;"	d
OMAP2430_ST_GPIO5_MASK	prcm-common.h	157;"	d
OMAP2430_ST_GPIO5_SHIFT	prcm-common.h	156;"	d
OMAP2430_ST_I2CHS1_MASK	cm-regbits-24xx.h	128;"	d
OMAP2430_ST_I2CHS1_SHIFT	cm-regbits-24xx.h	127;"	d
OMAP2430_ST_I2CHS2_MASK	cm-regbits-24xx.h	132;"	d
OMAP2430_ST_I2CHS2_SHIFT	cm-regbits-24xx.h	131;"	d
OMAP2430_ST_ICR_MASK	cm-regbits-24xx.h	305;"	d
OMAP2430_ST_ICR_SHIFT	cm-regbits-24xx.h	304;"	d
OMAP2430_ST_MCBSP3_MASK	cm-regbits-24xx.h	146;"	d
OMAP2430_ST_MCBSP3_SHIFT	cm-regbits-24xx.h	145;"	d
OMAP2430_ST_MCBSP4_MASK	cm-regbits-24xx.h	144;"	d
OMAP2430_ST_MCBSP4_SHIFT	cm-regbits-24xx.h	143;"	d
OMAP2430_ST_MCBSP5_MASK	cm-regbits-24xx.h	142;"	d
OMAP2430_ST_MCBSP5_SHIFT	cm-regbits-24xx.h	141;"	d
OMAP2430_ST_MCSPI3_MASK	prcm-common.h	159;"	d
OMAP2430_ST_MCSPI3_SHIFT	prcm-common.h	158;"	d
OMAP2430_ST_MDM_INTC_MASK	prcm-common.h	155;"	d
OMAP2430_ST_MDM_INTC_SHIFT	prcm-common.h	154;"	d
OMAP2430_ST_MDM_MASK	prcm-common.h	187;"	d
OMAP2430_ST_MDM_SHIFT	prcm-common.h	186;"	d
OMAP2430_ST_MMCHS1_MASK	prcm-common.h	163;"	d
OMAP2430_ST_MMCHS1_SHIFT	prcm-common.h	162;"	d
OMAP2430_ST_MMCHS2_MASK	prcm-common.h	161;"	d
OMAP2430_ST_MMCHS2_SHIFT	prcm-common.h	160;"	d
OMAP2430_ST_MPU_MASK	cm-regbits-24xx.h	57;"	d
OMAP2430_ST_SDRC_MASK	cm-regbits-24xx.h	152;"	d
OMAP2430_ST_USBHS_MASK	prcm-common.h	165;"	d
OMAP2430_ST_USBHS_SHIFT	prcm-common.h	164;"	d
OMAP2430_SYNC_MDM_MASK	cm-regbits-24xx.h	431;"	d
OMAP2430_USE_POWEROK_MASK	prm-regbits-24xx.h	137;"	d
OMAP243X_CLASS	plat/cpu.h	382;"	d
OMAP243X_CONTROL_CSIRXFE	control.h	88;"	d
OMAP243X_CONTROL_DEVCONF1	control.h	87;"	d
OMAP243X_CONTROL_IVA2_BOOTADDR	control.h	89;"	d
OMAP243X_CONTROL_IVA2_BOOTMOD	control.h	90;"	d
OMAP243X_CONTROL_IVA2_GEMCFG	control.h	91;"	d
OMAP243X_CONTROL_PBIAS_LITE	control.h	92;"	d
OMAP243X_CTRL_BASE	plat/omap24xx.h	61;"	d
OMAP243X_CTRL_REGADDR	control.h	29;"	d
OMAP243X_CTRL_REGADDR	control.h	38;"	d
OMAP243X_DMA_EXT_DMAREQ3	plat/dma.h	125;"	d
OMAP243X_DMA_EXT_DMAREQ4	plat/dma.h	136;"	d
OMAP243X_DMA_EXT_DMAREQ5	plat/dma.h	137;"	d
OMAP243X_DMA_EXT_DMAREQ6	plat/dma.h	178;"	d
OMAP243X_DSP_BASE	plat/omap24xx.h	70;"	d
OMAP243X_DSP_MEM_BASE	plat/omap24xx.h	71;"	d
OMAP243X_DSP_MMU_BASE	plat/omap24xx.h	72;"	d
OMAP243X_GPMC_BASE	plat/omap24xx.h	59;"	d
OMAP243X_GPMC_PHYS	iomap.h	68;"	d
OMAP243X_GPMC_SIZE	iomap.h	71;"	d
OMAP243X_GPMC_VIRT	iomap.h	69;"	d
OMAP243X_HS_BASE	plat/omap24xx.h	62;"	d
OMAP243X_MMC1_ACTIVE_OVERWRITE	control.h	280;"	d
OMAP243X_SCM_BASE	plat/omap24xx.h	60;"	d
OMAP243X_SDRC_BASE	plat/omap24xx.h	58;"	d
OMAP243X_SDRC_PHYS	iomap.h	72;"	d
OMAP243X_SDRC_REGADDR	sdrc.h	56;"	d
OMAP243X_SDRC_SIZE	iomap.h	75;"	d
OMAP243X_SDRC_VIRT	iomap.h	74;"	d
OMAP243X_SMS_BASE	plat/omap24xx.h	57;"	d
OMAP243X_SMS_PHYS	iomap.h	76;"	d
OMAP243X_SMS_REGADDR	plat/sdrc.h	89;"	d
OMAP243X_SMS_SIZE	iomap.h	79;"	d
OMAP243X_SMS_VIRT	iomap.h	78;"	d
OMAP24XX_48M_SOURCE_MASK	cm-regbits-24xx.h	367;"	d
OMAP24XX_48M_SOURCE_SHIFT	cm-regbits-24xx.h	366;"	d
OMAP24XX_54M_SOURCE_MASK	cm-regbits-24xx.h	363;"	d
OMAP24XX_54M_SOURCE_SHIFT	cm-regbits-24xx.h	362;"	d
OMAP24XX_APLLS_CLKIN_MASK	cm-regbits-24xx.h	357;"	d
OMAP24XX_APLLS_CLKIN_SHIFT	cm-regbits-24xx.h	356;"	d
OMAP24XX_AUTOIDLE_MASK	prm-regbits-24xx.h	74;"	d
OMAP24XX_AUTOSTATE_DSP_MASK	cm-regbits-24xx.h	409;"	d
OMAP24XX_AUTOSTATE_DSP_SHIFT	cm-regbits-24xx.h	408;"	d
OMAP24XX_AUTOSTATE_DSS_MASK	cm-regbits-24xx.h	269;"	d
OMAP24XX_AUTOSTATE_DSS_SHIFT	cm-regbits-24xx.h	268;"	d
OMAP24XX_AUTOSTATE_GFX_MASK	cm-regbits-24xx.h	289;"	d
OMAP24XX_AUTOSTATE_GFX_SHIFT	cm-regbits-24xx.h	288;"	d
OMAP24XX_AUTOSTATE_L3_MASK	cm-regbits-24xx.h	273;"	d
OMAP24XX_AUTOSTATE_L3_SHIFT	cm-regbits-24xx.h	272;"	d
OMAP24XX_AUTOSTATE_L4_MASK	cm-regbits-24xx.h	271;"	d
OMAP24XX_AUTOSTATE_L4_SHIFT	cm-regbits-24xx.h	270;"	d
OMAP24XX_AUTOSTATE_MPU_MASK	cm-regbits-24xx.h	65;"	d
OMAP24XX_AUTOSTATE_MPU_SHIFT	cm-regbits-24xx.h	64;"	d
OMAP24XX_AUTO_32KSYNC_MASK	cm-regbits-24xx.h	320;"	d
OMAP24XX_AUTO_54M_MASK	cm-regbits-24xx.h	347;"	d
OMAP24XX_AUTO_54M_SHIFT	cm-regbits-24xx.h	346;"	d
OMAP24XX_AUTO_96M_MASK	cm-regbits-24xx.h	349;"	d
OMAP24XX_AUTO_96M_SHIFT	cm-regbits-24xx.h	348;"	d
OMAP24XX_AUTO_AES_MASK	cm-regbits-24xx.h	222;"	d
OMAP24XX_AUTO_CAM_MASK	cm-regbits-24xx.h	167;"	d
OMAP24XX_AUTO_DES_MASK	cm-regbits-24xx.h	225;"	d
OMAP24XX_AUTO_DPLL_MASK	cm-regbits-24xx.h	351;"	d
OMAP24XX_AUTO_DPLL_SHIFT	cm-regbits-24xx.h	350;"	d
OMAP24XX_AUTO_DSS_MASK	cm-regbits-24xx.h	196;"	d
OMAP24XX_AUTO_EXTVOLT_MASK	prm-regbits-24xx.h	89;"	d
OMAP24XX_AUTO_FAC_MASK	cm-regbits-24xx.h	173;"	d
OMAP24XX_AUTO_GPIOS_MASK	cm-regbits-24xx.h	319;"	d
OMAP24XX_AUTO_GPMC_MASK	cm-regbits-24xx.h	216;"	d
OMAP24XX_AUTO_GPMC_SHIFT	cm-regbits-24xx.h	215;"	d
OMAP24XX_AUTO_GPT10_MASK	cm-regbits-24xx.h	186;"	d
OMAP24XX_AUTO_GPT11_MASK	cm-regbits-24xx.h	185;"	d
OMAP24XX_AUTO_GPT12_MASK	cm-regbits-24xx.h	184;"	d
OMAP24XX_AUTO_GPT1_MASK	cm-regbits-24xx.h	321;"	d
OMAP24XX_AUTO_GPT2_MASK	cm-regbits-24xx.h	194;"	d
OMAP24XX_AUTO_GPT3_MASK	cm-regbits-24xx.h	193;"	d
OMAP24XX_AUTO_GPT4_MASK	cm-regbits-24xx.h	192;"	d
OMAP24XX_AUTO_GPT5_MASK	cm-regbits-24xx.h	191;"	d
OMAP24XX_AUTO_GPT6_MASK	cm-regbits-24xx.h	190;"	d
OMAP24XX_AUTO_GPT7_MASK	cm-regbits-24xx.h	189;"	d
OMAP24XX_AUTO_GPT8_MASK	cm-regbits-24xx.h	188;"	d
OMAP24XX_AUTO_GPT9_MASK	cm-regbits-24xx.h	187;"	d
OMAP24XX_AUTO_HDQ_MASK	cm-regbits-24xx.h	175;"	d
OMAP24XX_AUTO_I2C1_MASK	cm-regbits-24xx.h	179;"	d
OMAP24XX_AUTO_I2C2_MASK	cm-regbits-24xx.h	178;"	d
OMAP24XX_AUTO_MAILBOXES_MASK	cm-regbits-24xx.h	168;"	d
OMAP24XX_AUTO_MCBSP1_MASK	cm-regbits-24xx.h	183;"	d
OMAP24XX_AUTO_MCBSP2_MASK	cm-regbits-24xx.h	182;"	d
OMAP24XX_AUTO_MCSPI1_MASK	cm-regbits-24xx.h	181;"	d
OMAP24XX_AUTO_MCSPI2_MASK	cm-regbits-24xx.h	180;"	d
OMAP24XX_AUTO_MPU_WDT_MASK	cm-regbits-24xx.h	318;"	d
OMAP24XX_AUTO_MSPRO_MASK	cm-regbits-24xx.h	171;"	d
OMAP24XX_AUTO_OMAPCTRL_MASK	cm-regbits-24xx.h	316;"	d
OMAP24XX_AUTO_PKA_MASK	cm-regbits-24xx.h	221;"	d
OMAP24XX_AUTO_RNG_MASK	cm-regbits-24xx.h	223;"	d
OMAP24XX_AUTO_SDMA_MASK	cm-regbits-24xx.h	218;"	d
OMAP24XX_AUTO_SDMA_SHIFT	cm-regbits-24xx.h	217;"	d
OMAP24XX_AUTO_SDRC_MASK	cm-regbits-24xx.h	214;"	d
OMAP24XX_AUTO_SDRC_SHIFT	cm-regbits-24xx.h	213;"	d
OMAP24XX_AUTO_SHA_MASK	cm-regbits-24xx.h	224;"	d
OMAP24XX_AUTO_SSI_MASK	cm-regbits-24xx.h	209;"	d
OMAP24XX_AUTO_UART1_MASK	cm-regbits-24xx.h	177;"	d
OMAP24XX_AUTO_UART2_MASK	cm-regbits-24xx.h	176;"	d
OMAP24XX_AUTO_UART3_MASK	cm-regbits-24xx.h	208;"	d
OMAP24XX_AUTO_USB_MASK	cm-regbits-24xx.h	210;"	d
OMAP24XX_AUTO_WDT1_MASK	cm-regbits-24xx.h	317;"	d
OMAP24XX_AUTO_WDT4_MASK	cm-regbits-24xx.h	169;"	d
OMAP24XX_BASE_BAUD	plat/serial.h	84;"	d
OMAP24XX_CAMERA_BASE	plat/omap24xx.h	78;"	d
OMAP24XX_CLKACTIVITY_MASK	prm-regbits-24xx.h	52;"	d
OMAP24XX_CLKOUT_DIV_MASK	prm-regbits-24xx.h	115;"	d
OMAP24XX_CLKOUT_DIV_SHIFT	prm-regbits-24xx.h	114;"	d
OMAP24XX_CLKOUT_EN_MASK	prm-regbits-24xx.h	113;"	d
OMAP24XX_CLKOUT_EN_SHIFT	prm-regbits-24xx.h	112;"	d
OMAP24XX_CLKOUT_POL_MASK	prm-regbits-24xx.h	135;"	d
OMAP24XX_CLKOUT_SOURCE_MASK	prm-regbits-24xx.h	117;"	d
OMAP24XX_CLKOUT_SOURCE_SHIFT	prm-regbits-24xx.h	116;"	d
OMAP24XX_CLKREQ_POL_MASK	prm-regbits-24xx.h	136;"	d
OMAP24XX_CLKSEL_DSP_IF_MASK	cm-regbits-24xx.h	401;"	d
OMAP24XX_CLKSEL_DSP_IF_SHIFT	cm-regbits-24xx.h	400;"	d
OMAP24XX_CLKSEL_DSP_MASK	cm-regbits-24xx.h	403;"	d
OMAP24XX_CLKSEL_DSP_SHIFT	cm-regbits-24xx.h	402;"	d
OMAP24XX_CLKSEL_DSS1_MASK	cm-regbits-24xx.h	237;"	d
OMAP24XX_CLKSEL_DSS1_SHIFT	cm-regbits-24xx.h	236;"	d
OMAP24XX_CLKSEL_DSS2_MASK	cm-regbits-24xx.h	235;"	d
OMAP24XX_CLKSEL_DSS2_SHIFT	cm-regbits-24xx.h	234;"	d
OMAP24XX_CLKSEL_GPT10_MASK	cm-regbits-24xx.h	249;"	d
OMAP24XX_CLKSEL_GPT10_SHIFT	cm-regbits-24xx.h	248;"	d
OMAP24XX_CLKSEL_GPT11_MASK	cm-regbits-24xx.h	247;"	d
OMAP24XX_CLKSEL_GPT11_SHIFT	cm-regbits-24xx.h	246;"	d
OMAP24XX_CLKSEL_GPT12_MASK	cm-regbits-24xx.h	245;"	d
OMAP24XX_CLKSEL_GPT12_SHIFT	cm-regbits-24xx.h	244;"	d
OMAP24XX_CLKSEL_GPT1_MASK	cm-regbits-24xx.h	325;"	d
OMAP24XX_CLKSEL_GPT1_SHIFT	cm-regbits-24xx.h	324;"	d
OMAP24XX_CLKSEL_GPT2_MASK	cm-regbits-24xx.h	265;"	d
OMAP24XX_CLKSEL_GPT2_SHIFT	cm-regbits-24xx.h	264;"	d
OMAP24XX_CLKSEL_GPT3_MASK	cm-regbits-24xx.h	263;"	d
OMAP24XX_CLKSEL_GPT3_SHIFT	cm-regbits-24xx.h	262;"	d
OMAP24XX_CLKSEL_GPT4_MASK	cm-regbits-24xx.h	261;"	d
OMAP24XX_CLKSEL_GPT4_SHIFT	cm-regbits-24xx.h	260;"	d
OMAP24XX_CLKSEL_GPT5_MASK	cm-regbits-24xx.h	259;"	d
OMAP24XX_CLKSEL_GPT5_SHIFT	cm-regbits-24xx.h	258;"	d
OMAP24XX_CLKSEL_GPT6_MASK	cm-regbits-24xx.h	257;"	d
OMAP24XX_CLKSEL_GPT6_SHIFT	cm-regbits-24xx.h	256;"	d
OMAP24XX_CLKSEL_GPT7_MASK	cm-regbits-24xx.h	255;"	d
OMAP24XX_CLKSEL_GPT7_SHIFT	cm-regbits-24xx.h	254;"	d
OMAP24XX_CLKSEL_GPT8_MASK	cm-regbits-24xx.h	253;"	d
OMAP24XX_CLKSEL_GPT8_SHIFT	cm-regbits-24xx.h	252;"	d
OMAP24XX_CLKSEL_GPT9_MASK	cm-regbits-24xx.h	251;"	d
OMAP24XX_CLKSEL_GPT9_SHIFT	cm-regbits-24xx.h	250;"	d
OMAP24XX_CLKSEL_L3_MASK	cm-regbits-24xx.h	241;"	d
OMAP24XX_CLKSEL_L3_SHIFT	cm-regbits-24xx.h	240;"	d
OMAP24XX_CLKSEL_L4_MASK	cm-regbits-24xx.h	239;"	d
OMAP24XX_CLKSEL_L4_SHIFT	cm-regbits-24xx.h	238;"	d
OMAP24XX_CLKSEL_MPU_MASK	cm-regbits-24xx.h	61;"	d
OMAP24XX_CLKSEL_MPU_SHIFT	cm-regbits-24xx.h	60;"	d
OMAP24XX_CLKSEL_SSI_MASK	cm-regbits-24xx.h	231;"	d
OMAP24XX_CLKSEL_SSI_SHIFT	cm-regbits-24xx.h	230;"	d
OMAP24XX_CLKSEL_USB_MASK	cm-regbits-24xx.h	229;"	d
OMAP24XX_CLKSEL_USB_SHIFT	cm-regbits-24xx.h	228;"	d
OMAP24XX_CLKSTCTRL_DISABLE_AUTO	cm-regbits-24xx.h	441;"	d
OMAP24XX_CLKSTCTRL_ENABLE_AUTO	cm-regbits-24xx.h	442;"	d
OMAP24XX_CM_AUTOIDLE4	cm2xxx_3xxx.h	73;"	d
OMAP24XX_CM_FCLKEN2	cm2xxx_3xxx.h	71;"	d
OMAP24XX_CM_FCLKEN_DSP_EN_DSP_MASK	cm-regbits-24xx.h	381;"	d
OMAP24XX_CM_FCLKEN_DSP_EN_DSP_SHIFT	cm-regbits-24xx.h	380;"	d
OMAP24XX_CM_ICLKEN4	cm2xxx_3xxx.h	72;"	d
OMAP24XX_CM_IDLEST_VAL	cm2xxx_3xxx.h	99;"	d
OMAP24XX_CONFIG_STATUS_MASK	prm-regbits-24xx.h	127;"	d
OMAP24XX_CONTROL_CUST_KEY_0	control.h	114;"	d
OMAP24XX_CONTROL_CUST_KEY_1	control.h	115;"	d
OMAP24XX_CONTROL_DEBOBS	control.h	95;"	d
OMAP24XX_CONTROL_EMU_SUPPORT	control.h	96;"	d
OMAP24XX_CONTROL_EXT_SEC_RAM_START_ADD	control.h	104;"	d
OMAP24XX_CONTROL_EXT_SEC_RAM_STOP_ADD	control.h	105;"	d
OMAP24XX_CONTROL_GENERAL_PURPOSE_STATUS	control.h	109;"	d
OMAP24XX_CONTROL_OCM_PUB_RAM_ADD	control.h	103;"	d
OMAP24XX_CONTROL_PSA_CMD	control.h	99;"	d
OMAP24XX_CONTROL_PSA_CTRL	control.h	98;"	d
OMAP24XX_CONTROL_PSA_VALUE	control.h	100;"	d
OMAP24XX_CONTROL_RAND_KEY_0	control.h	110;"	d
OMAP24XX_CONTROL_RAND_KEY_1	control.h	111;"	d
OMAP24XX_CONTROL_RAND_KEY_2	control.h	112;"	d
OMAP24XX_CONTROL_RAND_KEY_3	control.h	113;"	d
OMAP24XX_CONTROL_SEC_EMU	control.h	101;"	d
OMAP24XX_CONTROL_SEC_ERR_STATUS	control.h	107;"	d
OMAP24XX_CONTROL_SEC_STATUS	control.h	106;"	d
OMAP24XX_CONTROL_SEC_TAP	control.h	102;"	d
OMAP24XX_CONTROL_SEC_TEST	control.h	97;"	d
OMAP24XX_CONTROL_STATUS	control.h	108;"	d
OMAP24XX_CONTROL_TEST_KEY_0	control.h	116;"	d
OMAP24XX_CONTROL_TEST_KEY_1	control.h	117;"	d
OMAP24XX_CONTROL_TEST_KEY_2	control.h	118;"	d
OMAP24XX_CONTROL_TEST_KEY_3	control.h	119;"	d
OMAP24XX_CONTROL_TEST_KEY_4	control.h	120;"	d
OMAP24XX_CONTROL_TEST_KEY_5	control.h	121;"	d
OMAP24XX_CONTROL_TEST_KEY_6	control.h	122;"	d
OMAP24XX_CONTROL_TEST_KEY_7	control.h	123;"	d
OMAP24XX_CONTROL_TEST_KEY_8	control.h	124;"	d
OMAP24XX_CONTROL_TEST_KEY_9	control.h	125;"	d
OMAP24XX_CORE_CLK_SRC_MASK	cm-regbits-24xx.h	373;"	d
OMAP24XX_CORE_CLK_SRC_SHIFT	cm-regbits-24xx.h	372;"	d
OMAP24XX_DMA_AES_RX	plat/dma.h	107;"	d
OMAP24XX_DMA_AES_TX	plat/dma.h	106;"	d
OMAP24XX_DMA_CWT	plat/dma.h	105;"	d
OMAP24XX_DMA_DES_RX	plat/dma.h	109;"	d
OMAP24XX_DMA_DES_TX	plat/dma.h	108;"	d
OMAP24XX_DMA_DSS	plat/dma.h	102;"	d
OMAP24XX_DMA_EXT_DMAREQ0	plat/dma.h	98;"	d
OMAP24XX_DMA_EXT_DMAREQ1	plat/dma.h	99;"	d
OMAP24XX_DMA_EXT_DMAREQ2	plat/dma.h	104;"	d
OMAP24XX_DMA_GFX	plat/dma.h	101;"	d
OMAP24XX_DMA_GPMC	plat/dma.h	100;"	d
OMAP24XX_DMA_I2C1_RX	plat/dma.h	141;"	d
OMAP24XX_DMA_I2C1_TX	plat/dma.h	140;"	d
OMAP24XX_DMA_I2C2_RX	plat/dma.h	143;"	d
OMAP24XX_DMA_I2C2_TX	plat/dma.h	142;"	d
OMAP24XX_DMA_MCBSP1_RX	plat/dma.h	145;"	d
OMAP24XX_DMA_MCBSP1_TX	plat/dma.h	144;"	d
OMAP24XX_DMA_MCBSP2_RX	plat/dma.h	147;"	d
OMAP24XX_DMA_MCBSP2_TX	plat/dma.h	146;"	d
OMAP24XX_DMA_MCBSP3_RX	plat/dma.h	129;"	d
OMAP24XX_DMA_MCBSP3_TX	plat/dma.h	128;"	d
OMAP24XX_DMA_MCBSP4_RX	plat/dma.h	131;"	d
OMAP24XX_DMA_MCBSP4_TX	plat/dma.h	130;"	d
OMAP24XX_DMA_MCBSP5_RX	plat/dma.h	133;"	d
OMAP24XX_DMA_MCBSP5_TX	plat/dma.h	132;"	d
OMAP24XX_DMA_MMC1_RX	plat/dma.h	175;"	d
OMAP24XX_DMA_MMC1_TX	plat/dma.h	174;"	d
OMAP24XX_DMA_MMC2_RX	plat/dma.h	161;"	d
OMAP24XX_DMA_MMC2_TX	plat/dma.h	160;"	d
OMAP24XX_DMA_MS	plat/dma.h	176;"	d
OMAP24XX_DMA_NO_DEVICE	plat/dma.h	96;"	d
OMAP24XX_DMA_SHA1MD5_RX	plat/dma.h	110;"	d
OMAP24XX_DMA_SPI1_RX0	plat/dma.h	149;"	d
OMAP24XX_DMA_SPI1_RX1	plat/dma.h	151;"	d
OMAP24XX_DMA_SPI1_RX2	plat/dma.h	153;"	d
OMAP24XX_DMA_SPI1_RX3	plat/dma.h	155;"	d
OMAP24XX_DMA_SPI1_TX0	plat/dma.h	148;"	d
OMAP24XX_DMA_SPI1_TX1	plat/dma.h	150;"	d
OMAP24XX_DMA_SPI1_TX2	plat/dma.h	152;"	d
OMAP24XX_DMA_SPI1_TX3	plat/dma.h	154;"	d
OMAP24XX_DMA_SPI2_RX0	plat/dma.h	157;"	d
OMAP24XX_DMA_SPI2_RX1	plat/dma.h	159;"	d
OMAP24XX_DMA_SPI2_TX0	plat/dma.h	156;"	d
OMAP24XX_DMA_SPI2_TX1	plat/dma.h	158;"	d
OMAP24XX_DMA_SPI3_RX0	plat/dma.h	127;"	d
OMAP24XX_DMA_SPI3_RX1	plat/dma.h	135;"	d
OMAP24XX_DMA_SPI3_TX0	plat/dma.h	126;"	d
OMAP24XX_DMA_SPI3_TX1	plat/dma.h	134;"	d
OMAP24XX_DMA_UART1_RX	plat/dma.h	163;"	d
OMAP24XX_DMA_UART1_TX	plat/dma.h	162;"	d
OMAP24XX_DMA_UART2_RX	plat/dma.h	165;"	d
OMAP24XX_DMA_UART2_TX	plat/dma.h	164;"	d
OMAP24XX_DMA_UART3_RX	plat/dma.h	167;"	d
OMAP24XX_DMA_UART3_TX	plat/dma.h	166;"	d
OMAP24XX_DMA_USB_W2FC_RX0	plat/dma.h	169;"	d
OMAP24XX_DMA_USB_W2FC_RX1	plat/dma.h	171;"	d
OMAP24XX_DMA_USB_W2FC_RX2	plat/dma.h	173;"	d
OMAP24XX_DMA_USB_W2FC_TX0	plat/dma.h	168;"	d
OMAP24XX_DMA_USB_W2FC_TX1	plat/dma.h	170;"	d
OMAP24XX_DMA_USB_W2FC_TX2	plat/dma.h	172;"	d
OMAP24XX_DMA_XTI_DMA	plat/dma.h	97;"	d
OMAP24XX_DPLL_DIV_MASK	cm-regbits-24xx.h	361;"	d
OMAP24XX_DPLL_DIV_SHIFT	cm-regbits-24xx.h	360;"	d
OMAP24XX_DPLL_MULT_MASK	cm-regbits-24xx.h	359;"	d
OMAP24XX_DPLL_MULT_SHIFT	cm-regbits-24xx.h	358;"	d
OMAP24XX_DSP_MOD	prcm-common.h	35;"	d
OMAP24XX_DSP_SW_RST1_MASK	prm-regbits-24xx.h	230;"	d
OMAP24XX_DSP_SW_RST2_MASK	prm-regbits-24xx.h	229;"	d
OMAP24XX_EMULATION_EN_MASK	prm-regbits-24xx.h	121;"	d
OMAP24XX_EMULATION_EN_SHIFT	prm-regbits-24xx.h	120;"	d
OMAP24XX_EN_2D_MASK	cm-regbits-24xx.h	279;"	d
OMAP24XX_EN_2D_SHIFT	cm-regbits-24xx.h	278;"	d
OMAP24XX_EN_32KSYNC_MASK	cm-regbits-24xx.h	301;"	d
OMAP24XX_EN_32KSYNC_SHIFT	cm-regbits-24xx.h	300;"	d
OMAP24XX_EN_3D_MASK	cm-regbits-24xx.h	277;"	d
OMAP24XX_EN_3D_SHIFT	cm-regbits-24xx.h	276;"	d
OMAP24XX_EN_54M_PLL_MASK	cm-regbits-24xx.h	329;"	d
OMAP24XX_EN_54M_PLL_SHIFT	cm-regbits-24xx.h	328;"	d
OMAP24XX_EN_96M_PLL_MASK	cm-regbits-24xx.h	331;"	d
OMAP24XX_EN_96M_PLL_SHIFT	cm-regbits-24xx.h	330;"	d
OMAP24XX_EN_AES_MASK	cm-regbits-24xx.h	102;"	d
OMAP24XX_EN_AES_SHIFT	cm-regbits-24xx.h	101;"	d
OMAP24XX_EN_CAM_MASK	cm-regbits-24xx.h	21;"	d
OMAP24XX_EN_CAM_SHIFT	cm-regbits-24xx.h	20;"	d
OMAP24XX_EN_CORE_MASK	prm-regbits-24xx.h	35;"	d
OMAP24XX_EN_CORE_SHIFT	prm-regbits-24xx.h	34;"	d
OMAP24XX_EN_DES_MASK	cm-regbits-24xx.h	108;"	d
OMAP24XX_EN_DES_SHIFT	cm-regbits-24xx.h	107;"	d
OMAP24XX_EN_DPLL_MASK	cm-regbits-24xx.h	333;"	d
OMAP24XX_EN_DPLL_SHIFT	cm-regbits-24xx.h	332;"	d
OMAP24XX_EN_DSS1_MASK	cm-regbits-24xx.h	73;"	d
OMAP24XX_EN_DSS1_SHIFT	cm-regbits-24xx.h	72;"	d
OMAP24XX_EN_DSS2_MASK	cm-regbits-24xx.h	71;"	d
OMAP24XX_EN_DSS2_SHIFT	cm-regbits-24xx.h	70;"	d
OMAP24XX_EN_DSS_MASK	cm-regbits-24xx.h	89;"	d
OMAP24XX_EN_DSS_SHIFT	cm-regbits-24xx.h	88;"	d
OMAP24XX_EN_FAC_MASK	cm-regbits-24xx.h	29;"	d
OMAP24XX_EN_FAC_SHIFT	cm-regbits-24xx.h	28;"	d
OMAP24XX_EN_GPIOS_MASK	prcm-common.h	173;"	d
OMAP24XX_EN_GPIOS_SHIFT	prcm-common.h	172;"	d
OMAP24XX_EN_GPT10_MASK	prcm-common.h	73;"	d
OMAP24XX_EN_GPT10_SHIFT	prcm-common.h	72;"	d
OMAP24XX_EN_GPT11_MASK	prcm-common.h	71;"	d
OMAP24XX_EN_GPT11_SHIFT	prcm-common.h	70;"	d
OMAP24XX_EN_GPT12_MASK	prcm-common.h	69;"	d
OMAP24XX_EN_GPT12_SHIFT	prcm-common.h	68;"	d
OMAP24XX_EN_GPT1_MASK	prcm-common.h	175;"	d
OMAP24XX_EN_GPT1_SHIFT	prcm-common.h	174;"	d
OMAP24XX_EN_GPT2_MASK	prcm-common.h	89;"	d
OMAP24XX_EN_GPT2_SHIFT	prcm-common.h	88;"	d
OMAP24XX_EN_GPT3_MASK	prcm-common.h	87;"	d
OMAP24XX_EN_GPT3_SHIFT	prcm-common.h	86;"	d
OMAP24XX_EN_GPT4_MASK	prcm-common.h	85;"	d
OMAP24XX_EN_GPT4_SHIFT	prcm-common.h	84;"	d
OMAP24XX_EN_GPT5_MASK	prcm-common.h	83;"	d
OMAP24XX_EN_GPT5_SHIFT	prcm-common.h	82;"	d
OMAP24XX_EN_GPT6_MASK	prcm-common.h	81;"	d
OMAP24XX_EN_GPT6_SHIFT	prcm-common.h	80;"	d
OMAP24XX_EN_GPT7_MASK	prcm-common.h	79;"	d
OMAP24XX_EN_GPT7_SHIFT	prcm-common.h	78;"	d
OMAP24XX_EN_GPT8_MASK	prcm-common.h	77;"	d
OMAP24XX_EN_GPT8_SHIFT	prcm-common.h	76;"	d
OMAP24XX_EN_GPT9_MASK	prcm-common.h	75;"	d
OMAP24XX_EN_GPT9_SHIFT	prcm-common.h	74;"	d
OMAP24XX_EN_HDQ_MASK	cm-regbits-24xx.h	33;"	d
OMAP24XX_EN_HDQ_SHIFT	cm-regbits-24xx.h	32;"	d
OMAP24XX_EN_MAILBOXES_MASK	cm-regbits-24xx.h	87;"	d
OMAP24XX_EN_MAILBOXES_SHIFT	cm-regbits-24xx.h	86;"	d
OMAP24XX_EN_MCBSP1_MASK	prcm-common.h	67;"	d
OMAP24XX_EN_MCBSP1_SHIFT	prcm-common.h	66;"	d
OMAP24XX_EN_MCBSP2_MASK	prcm-common.h	65;"	d
OMAP24XX_EN_MCBSP2_SHIFT	prcm-common.h	64;"	d
OMAP24XX_EN_MCSPI1_MASK	prcm-common.h	63;"	d
OMAP24XX_EN_MCSPI1_SHIFT	prcm-common.h	62;"	d
OMAP24XX_EN_MCSPI2_MASK	prcm-common.h	61;"	d
OMAP24XX_EN_MCSPI2_SHIFT	prcm-common.h	60;"	d
OMAP24XX_EN_MPU_MASK	prm-regbits-24xx.h	33;"	d
OMAP24XX_EN_MPU_SHIFT	prm-regbits-24xx.h	32;"	d
OMAP24XX_EN_MPU_WDT_MASK	cm-regbits-24xx.h	51;"	d
OMAP24XX_EN_MPU_WDT_SHIFT	cm-regbits-24xx.h	50;"	d
OMAP24XX_EN_MSPRO_MASK	cm-regbits-24xx.h	27;"	d
OMAP24XX_EN_MSPRO_SHIFT	cm-regbits-24xx.h	26;"	d
OMAP24XX_EN_OMAPCTRL_MASK	cm-regbits-24xx.h	297;"	d
OMAP24XX_EN_OMAPCTRL_SHIFT	cm-regbits-24xx.h	296;"	d
OMAP24XX_EN_PKA_MASK	cm-regbits-24xx.h	100;"	d
OMAP24XX_EN_PKA_SHIFT	cm-regbits-24xx.h	99;"	d
OMAP24XX_EN_RNG_MASK	cm-regbits-24xx.h	104;"	d
OMAP24XX_EN_RNG_SHIFT	cm-regbits-24xx.h	103;"	d
OMAP24XX_EN_SHA_MASK	cm-regbits-24xx.h	106;"	d
OMAP24XX_EN_SHA_SHIFT	cm-regbits-24xx.h	105;"	d
OMAP24XX_EN_SSI_MASK	cm-regbits-24xx.h	47;"	d
OMAP24XX_EN_SSI_SHIFT	cm-regbits-24xx.h	46;"	d
OMAP24XX_EN_TV_MASK	cm-regbits-24xx.h	69;"	d
OMAP24XX_EN_TV_SHIFT	cm-regbits-24xx.h	68;"	d
OMAP24XX_EN_UART1_MASK	prcm-common.h	59;"	d
OMAP24XX_EN_UART1_SHIFT	prcm-common.h	58;"	d
OMAP24XX_EN_UART2_MASK	prcm-common.h	57;"	d
OMAP24XX_EN_UART2_SHIFT	prcm-common.h	56;"	d
OMAP24XX_EN_UART3_MASK	prcm-common.h	103;"	d
OMAP24XX_EN_UART3_SHIFT	prcm-common.h	102;"	d
OMAP24XX_EN_USB_MASK	prcm-common.h	105;"	d
OMAP24XX_EN_USB_SHIFT	prcm-common.h	104;"	d
OMAP24XX_EN_WDT1_MASK	cm-regbits-24xx.h	299;"	d
OMAP24XX_EN_WDT1_SHIFT	cm-regbits-24xx.h	298;"	d
OMAP24XX_EN_WDT4_MASK	cm-regbits-24xx.h	23;"	d
OMAP24XX_EN_WDT4_SHIFT	cm-regbits-24xx.h	22;"	d
OMAP24XX_EVGENOFF_EN_MASK	prm-regbits-24xx.h	85;"	d
OMAP24XX_EVGENOFF_ST_MASK	prm-regbits-24xx.h	79;"	d
OMAP24XX_EVGENON_EN_MASK	prm-regbits-24xx.h	86;"	d
OMAP24XX_EVGENON_ST_MASK	prm-regbits-24xx.h	80;"	d
OMAP24XX_EXTVOL_POL_MASK	prm-regbits-24xx.h	139;"	d
OMAP24XX_EXTWMPU_RST_MASK	prm-regbits-24xx.h	212;"	d
OMAP24XX_FORCESTATE_MASK	prm-regbits-24xx.h	46;"	d
OMAP24XX_FORCE_EXTVOLT_MASK	prm-regbits-24xx.h	90;"	d
OMAP24XX_GFX_RST_MASK	prm-regbits-24xx.h	196;"	d
OMAP24XX_GFX_SW_RST_MASK	prm-regbits-24xx.h	199;"	d
OMAP24XX_GPIO_CLEARDATAOUT	plat/gpio.h	122;"	d
OMAP24XX_GPIO_CLEARIRQENABLE1	plat/gpio.h	118;"	d
OMAP24XX_GPIO_CLEARWKUENA	plat/gpio.h	120;"	d
OMAP24XX_GPIO_CTRL	plat/gpio.h	108;"	d
OMAP24XX_GPIO_DATAIN	plat/gpio.h	110;"	d
OMAP24XX_GPIO_DATAOUT	plat/gpio.h	111;"	d
OMAP24XX_GPIO_DEBOUNCE_EN	plat/gpio.h	116;"	d
OMAP24XX_GPIO_DEBOUNCE_VAL	plat/gpio.h	117;"	d
OMAP24XX_GPIO_FALLINGDETECT	plat/gpio.h	115;"	d
OMAP24XX_GPIO_IRQENABLE1	plat/gpio.h	106;"	d
OMAP24XX_GPIO_IRQENABLE2	plat/gpio.h	105;"	d
OMAP24XX_GPIO_IRQSTATUS1	plat/gpio.h	103;"	d
OMAP24XX_GPIO_IRQSTATUS2	plat/gpio.h	104;"	d
OMAP24XX_GPIO_LEVELDETECT0	plat/gpio.h	112;"	d
OMAP24XX_GPIO_LEVELDETECT1	plat/gpio.h	113;"	d
OMAP24XX_GPIO_OE	plat/gpio.h	109;"	d
OMAP24XX_GPIO_REVISION	plat/gpio.h	102;"	d
OMAP24XX_GPIO_RISINGDETECT	plat/gpio.h	114;"	d
OMAP24XX_GPIO_SETDATAOUT	plat/gpio.h	123;"	d
OMAP24XX_GPIO_SETIRQENABLE1	plat/gpio.h	119;"	d
OMAP24XX_GPIO_SETWKUENA	plat/gpio.h	121;"	d
OMAP24XX_GPIO_WAKE_EN	plat/gpio.h	107;"	d
OMAP24XX_GR_MOD	prcm-common.h	34;"	d
OMAP24XX_IC_BASE	plat/omap24xx.h	40;"	d
OMAP24XX_IVA_INTC_BASE	plat/omap24xx.h	41;"	d
OMAP24XX_LASTSTATEENTERED_MASK	prm-regbits-24xx.h	56;"	d
OMAP24XX_LASTSTATEENTERED_SHIFT	prm-regbits-24xx.h	55;"	d
OMAP24XX_MAILBOX_BASE	plat/omap24xx.h	75;"	d
OMAP24XX_MEM1ONSTATE_MASK	prm-regbits-24xx.h	182;"	d
OMAP24XX_MEM1ONSTATE_SHIFT	prm-regbits-24xx.h	181;"	d
OMAP24XX_MEM1RETSTATE_MASK	prm-regbits-24xx.h	185;"	d
OMAP24XX_MEM1STATEST_MASK	prm-regbits-24xx.h	193;"	d
OMAP24XX_MEM1STATEST_SHIFT	prm-regbits-24xx.h	192;"	d
OMAP24XX_MEM2ONSTATE_MASK	prm-regbits-24xx.h	180;"	d
OMAP24XX_MEM2ONSTATE_SHIFT	prm-regbits-24xx.h	179;"	d
OMAP24XX_MEM2RETSTATE_MASK	prm-regbits-24xx.h	184;"	d
OMAP24XX_MEM2STATEST_MASK	prm-regbits-24xx.h	191;"	d
OMAP24XX_MEM2STATEST_SHIFT	prm-regbits-24xx.h	190;"	d
OMAP24XX_MEM3ONSTATE_MASK	prm-regbits-24xx.h	178;"	d
OMAP24XX_MEM3ONSTATE_SHIFT	prm-regbits-24xx.h	177;"	d
OMAP24XX_MEM3RETSTATE_MASK	prm-regbits-24xx.h	183;"	d
OMAP24XX_MEM3STATEST_MASK	prm-regbits-24xx.h	189;"	d
OMAP24XX_MEM3STATEST_SHIFT	prm-regbits-24xx.h	188;"	d
OMAP24XX_MEMONSTATE_MASK	prm-regbits-24xx.h	42;"	d
OMAP24XX_MEMONSTATE_SHIFT	prm-regbits-24xx.h	41;"	d
OMAP24XX_MEMORYCHANGE_MASK	prm-regbits-24xx.h	176;"	d
OMAP24XX_MEMRETCTRL_MASK	prm-regbits-24xx.h	93;"	d
OMAP24XX_MEMRETSTATE_MASK	prm-regbits-24xx.h	43;"	d
OMAP24XX_MPU_WD_RST_MASK	prm-regbits-24xx.h	214;"	d
OMAP24XX_NR_MMC	plat/mmc.h	27;"	d
OMAP24XX_PM_WKDEP_CORE_EN_DSP_MASK	prm-regbits-24xx.h	173;"	d
OMAP24XX_PM_WKDEP_CORE_EN_GFX_MASK	prm-regbits-24xx.h	172;"	d
OMAP24XX_PM_WKDEP_MPU_EN_DSP_MASK	prm-regbits-24xx.h	148;"	d
OMAP24XX_PM_WKDEP_MPU_EN_DSP_SHIFT	prm-regbits-24xx.h	147;"	d
OMAP24XX_PM_WKEN2	prm2xxx_3xxx.h	204;"	d
OMAP24XX_PM_WKST2	prm2xxx_3xxx.h	205;"	d
OMAP24XX_POWERSTATEST_MASK	prm-regbits-24xx.h	64;"	d
OMAP24XX_POWERSTATEST_SHIFT	prm-regbits-24xx.h	63;"	d
OMAP24XX_PRCM_IRQENABLE_DSP	prm2xxx_3xxx.h	208;"	d
OMAP24XX_PRCM_IRQENABLE_IVA	prm2xxx_3xxx.h	210;"	d
OMAP24XX_PRCM_IRQSTATUS_DSP	prm2xxx_3xxx.h	207;"	d
OMAP24XX_PRCM_IRQSTATUS_IVA	prm2xxx_3xxx.h	209;"	d
OMAP24XX_REV_MASK	prm-regbits-24xx.h	71;"	d
OMAP24XX_REV_SHIFT	prm-regbits-24xx.h	70;"	d
OMAP24XX_RST1_DSP_MASK	prm-regbits-24xx.h	224;"	d
OMAP24XX_RST2_DSP_MASK	prm-regbits-24xx.h	223;"	d
OMAP24XX_SECU_VIOL_RST_MASK	prm-regbits-24xx.h	215;"	d
OMAP24XX_SECU_WD_RST_MASK	prm-regbits-24xx.h	213;"	d
OMAP24XX_SEC_AES_BASE	plat/omap24xx.h	85;"	d
OMAP24XX_SEC_BASE	plat/omap24xx.h	81;"	d
OMAP24XX_SEC_DES_BASE	plat/omap24xx.h	83;"	d
OMAP24XX_SEC_PKA_BASE	plat/omap24xx.h	86;"	d
OMAP24XX_SEC_RNG_BASE	plat/omap24xx.h	82;"	d
OMAP24XX_SEC_SHA1MD5_BASE	plat/omap24xx.h	84;"	d
OMAP24XX_SETOFF_LEVEL_MASK	prm-regbits-24xx.h	92;"	d
OMAP24XX_SETOFF_LEVEL_SHIFT	prm-regbits-24xx.h	91;"	d
OMAP24XX_SETRET_LEVEL_MASK	prm-regbits-24xx.h	95;"	d
OMAP24XX_SETRET_LEVEL_SHIFT	prm-regbits-24xx.h	94;"	d
OMAP24XX_ST_12M_CLK_MASK	cm-regbits-24xx.h	339;"	d
OMAP24XX_ST_32KSYNC_MASK	cm-regbits-24xx.h	313;"	d
OMAP24XX_ST_32KSYNC_MASK	prcm-common.h	181;"	d
OMAP24XX_ST_32KSYNC_SHIFT	cm-regbits-24xx.h	312;"	d
OMAP24XX_ST_32KSYNC_SHIFT	prcm-common.h	180;"	d
OMAP24XX_ST_48M_CLK_MASK	cm-regbits-24xx.h	340;"	d
OMAP24XX_ST_54M_APLL_MASK	cm-regbits-24xx.h	336;"	d
OMAP24XX_ST_54M_CLK_MASK	cm-regbits-24xx.h	338;"	d
OMAP24XX_ST_96M_APLL_MASK	cm-regbits-24xx.h	337;"	d
OMAP24XX_ST_96M_CLK_MASK	cm-regbits-24xx.h	341;"	d
OMAP24XX_ST_AES_MASK	cm-regbits-24xx.h	158;"	d
OMAP24XX_ST_AES_SHIFT	cm-regbits-24xx.h	157;"	d
OMAP24XX_ST_CORE_CLK_MASK	cm-regbits-24xx.h	343;"	d
OMAP24XX_ST_CORE_CLK_SHIFT	cm-regbits-24xx.h	342;"	d
OMAP24XX_ST_DES_MASK	cm-regbits-24xx.h	164;"	d
OMAP24XX_ST_DES_SHIFT	cm-regbits-24xx.h	163;"	d
OMAP24XX_ST_DSP_MASK	cm-regbits-24xx.h	390;"	d
OMAP24XX_ST_DSS_MASK	cm-regbits-24xx.h	138;"	d
OMAP24XX_ST_DSS_SHIFT	cm-regbits-24xx.h	137;"	d
OMAP24XX_ST_FAC_MASK	cm-regbits-24xx.h	120;"	d
OMAP24XX_ST_FAC_SHIFT	cm-regbits-24xx.h	119;"	d
OMAP24XX_ST_GPIOS_MASK	prcm-common.h	179;"	d
OMAP24XX_ST_GPIOS_SHIFT	prcm-common.h	178;"	d
OMAP24XX_ST_GPT10_MASK	prcm-common.h	133;"	d
OMAP24XX_ST_GPT10_SHIFT	prcm-common.h	132;"	d
OMAP24XX_ST_GPT11_MASK	prcm-common.h	131;"	d
OMAP24XX_ST_GPT11_SHIFT	prcm-common.h	130;"	d
OMAP24XX_ST_GPT12_MASK	prcm-common.h	129;"	d
OMAP24XX_ST_GPT12_SHIFT	prcm-common.h	128;"	d
OMAP24XX_ST_GPT1_MASK	prcm-common.h	183;"	d
OMAP24XX_ST_GPT1_SHIFT	prcm-common.h	182;"	d
OMAP24XX_ST_GPT2_MASK	prcm-common.h	149;"	d
OMAP24XX_ST_GPT2_SHIFT	prcm-common.h	148;"	d
OMAP24XX_ST_GPT3_MASK	prcm-common.h	147;"	d
OMAP24XX_ST_GPT3_SHIFT	prcm-common.h	146;"	d
OMAP24XX_ST_GPT4_MASK	prcm-common.h	145;"	d
OMAP24XX_ST_GPT4_SHIFT	prcm-common.h	144;"	d
OMAP24XX_ST_GPT5_MASK	prcm-common.h	143;"	d
OMAP24XX_ST_GPT5_SHIFT	prcm-common.h	142;"	d
OMAP24XX_ST_GPT6_MASK	prcm-common.h	141;"	d
OMAP24XX_ST_GPT6_SHIFT	prcm-common.h	140;"	d
OMAP24XX_ST_GPT7_MASK	prcm-common.h	139;"	d
OMAP24XX_ST_GPT7_SHIFT	prcm-common.h	138;"	d
OMAP24XX_ST_GPT8_MASK	prcm-common.h	137;"	d
OMAP24XX_ST_GPT8_SHIFT	prcm-common.h	136;"	d
OMAP24XX_ST_GPT9_MASK	prcm-common.h	135;"	d
OMAP24XX_ST_GPT9_SHIFT	prcm-common.h	134;"	d
OMAP24XX_ST_HDQ_MASK	cm-regbits-24xx.h	124;"	d
OMAP24XX_ST_HDQ_SHIFT	cm-regbits-24xx.h	123;"	d
OMAP24XX_ST_MAILBOXES_MASK	cm-regbits-24xx.h	112;"	d
OMAP24XX_ST_MAILBOXES_SHIFT	cm-regbits-24xx.h	111;"	d
OMAP24XX_ST_MCBSP1_MASK	cm-regbits-24xx.h	136;"	d
OMAP24XX_ST_MCBSP1_MASK	prcm-common.h	127;"	d
OMAP24XX_ST_MCBSP1_SHIFT	cm-regbits-24xx.h	135;"	d
OMAP24XX_ST_MCBSP1_SHIFT	prcm-common.h	126;"	d
OMAP24XX_ST_MCBSP2_MASK	cm-regbits-24xx.h	134;"	d
OMAP24XX_ST_MCBSP2_MASK	prcm-common.h	125;"	d
OMAP24XX_ST_MCBSP2_SHIFT	cm-regbits-24xx.h	133;"	d
OMAP24XX_ST_MCBSP2_SHIFT	prcm-common.h	124;"	d
OMAP24XX_ST_MCSPI1_MASK	prcm-common.h	123;"	d
OMAP24XX_ST_MCSPI1_SHIFT	prcm-common.h	122;"	d
OMAP24XX_ST_MCSPI2_MASK	prcm-common.h	121;"	d
OMAP24XX_ST_MCSPI2_SHIFT	prcm-common.h	120;"	d
OMAP24XX_ST_MPU_WDT_MASK	cm-regbits-24xx.h	311;"	d
OMAP24XX_ST_MPU_WDT_SHIFT	cm-regbits-24xx.h	310;"	d
OMAP24XX_ST_MSPRO_MASK	cm-regbits-24xx.h	118;"	d
OMAP24XX_ST_MSPRO_SHIFT	cm-regbits-24xx.h	117;"	d
OMAP24XX_ST_OMAPCTRL_MASK	cm-regbits-24xx.h	307;"	d
OMAP24XX_ST_OMAPCTRL_SHIFT	cm-regbits-24xx.h	306;"	d
OMAP24XX_ST_PKA_MASK	cm-regbits-24xx.h	156;"	d
OMAP24XX_ST_PKA_SHIFT	cm-regbits-24xx.h	155;"	d
OMAP24XX_ST_RNG_MASK	cm-regbits-24xx.h	160;"	d
OMAP24XX_ST_RNG_SHIFT	cm-regbits-24xx.h	159;"	d
OMAP24XX_ST_SHA_MASK	cm-regbits-24xx.h	162;"	d
OMAP24XX_ST_SHA_SHIFT	cm-regbits-24xx.h	161;"	d
OMAP24XX_ST_SSI_MASK	cm-regbits-24xx.h	148;"	d
OMAP24XX_ST_SSI_SHIFT	cm-regbits-24xx.h	147;"	d
OMAP24XX_ST_UART1_MASK	prcm-common.h	119;"	d
OMAP24XX_ST_UART1_SHIFT	prcm-common.h	118;"	d
OMAP24XX_ST_UART2_MASK	prcm-common.h	117;"	d
OMAP24XX_ST_UART2_SHIFT	prcm-common.h	116;"	d
OMAP24XX_ST_UART3_MASK	prcm-common.h	167;"	d
OMAP24XX_ST_UART3_SHIFT	prcm-common.h	166;"	d
OMAP24XX_ST_USB_MASK	prcm-common.h	169;"	d
OMAP24XX_ST_USB_SHIFT	prcm-common.h	168;"	d
OMAP24XX_ST_VOLTLEVEL_MASK	prm-regbits-24xx.h	101;"	d
OMAP24XX_ST_VOLTLEVEL_SHIFT	prm-regbits-24xx.h	100;"	d
OMAP24XX_ST_WDT1_MASK	cm-regbits-24xx.h	309;"	d
OMAP24XX_ST_WDT1_SHIFT	cm-regbits-24xx.h	308;"	d
OMAP24XX_ST_WDT4_MASK	cm-regbits-24xx.h	114;"	d
OMAP24XX_ST_WDT4_SHIFT	cm-regbits-24xx.h	113;"	d
OMAP24XX_SYNC_DSP_MASK	cm-regbits-24xx.h	399;"	d
OMAP24XX_TRANSITION_EN_MASK	prm-regbits-24xx.h	84;"	d
OMAP24XX_TRANSITION_ST_MASK	prm-regbits-24xx.h	78;"	d
OMAP24XX_USBSTANDBYCTRL	control.h	273;"	d
OMAP24XX_VALID_CONFIG_MASK	prm-regbits-24xx.h	124;"	d
OMAP24XX_VOLTTRANS_EN_MASK	prm-regbits-24xx.h	27;"	d
OMAP24XX_VOLTTRANS_ST_MASK	prm-regbits-24xx.h	22;"	d
OMAP24XX_VOLT_LEVEL_MASK	prm-regbits-24xx.h	97;"	d
OMAP24XX_VOLT_LEVEL_SHIFT	prm-regbits-24xx.h	96;"	d
OMAP24XX_WKUP1_EN_MASK	prm-regbits-24xx.h	29;"	d
OMAP24XX_WKUP1_ST_MASK	prm-regbits-24xx.h	24;"	d
OMAP24XX_WKUP2_EN_MASK	prm-regbits-24xx.h	28;"	d
OMAP24XX_WKUP2_ST_MASK	prm-regbits-24xx.h	23;"	d
OMAP2UART1	plat/serial.h	93;"	d
OMAP2UART2	plat/serial.h	94;"	d
OMAP2UART3	plat/serial.h	95;"	d
OMAP2XXX_EN_DPLL_FRBYPASS	clock.h	30;"	d
OMAP2XXX_EN_DPLL_LOCKED	clock.h	31;"	d
OMAP2XXX_EN_DPLL_LPBYPASS	clock.h	29;"	d
OMAP2_ARCH_ID_H	mach/id.h	11;"	d
OMAP2_CM_CLKSTCTRL	cm2xxx_3xxx.h	67;"	d
OMAP2_CONTROL_DEVCONF0	control.h	68;"	d
OMAP2_CONTROL_GENERAL	control.h	55;"	d
OMAP2_CONTROL_INTERFACE	control.h	53;"	d
OMAP2_CONTROL_MSUSPENDMUX_0	control.h	69;"	d
OMAP2_CONTROL_MSUSPENDMUX_1	control.h	70;"	d
OMAP2_CONTROL_MSUSPENDMUX_2	control.h	71;"	d
OMAP2_CONTROL_MSUSPENDMUX_3	control.h	72;"	d
OMAP2_CONTROL_MSUSPENDMUX_4	control.h	73;"	d
OMAP2_CONTROL_MSUSPENDMUX_5	control.h	74;"	d
OMAP2_CONTROL_PADCONFS	control.h	54;"	d
OMAP2_CONTROL_RPUB_KEY_H_0	control.h	76;"	d
OMAP2_CONTROL_RPUB_KEY_H_1	control.h	77;"	d
OMAP2_CONTROL_RPUB_KEY_H_2	control.h	78;"	d
OMAP2_CONTROL_RPUB_KEY_H_3	control.h	79;"	d
OMAP2_CONTROL_SEC_CTRL	control.h	75;"	d
OMAP2_CONTROL_SYSCONFIG	control.h	65;"	d
OMAP2_DEVICETYPE_MASK	control.h	287;"	d
OMAP2_DEVICE_TYPE_BAD	plat/cpu.h	43;"	d
OMAP2_DEVICE_TYPE_EMU	plat/cpu.h	40;"	d
OMAP2_DEVICE_TYPE_GP	plat/cpu.h	42;"	d
OMAP2_DEVICE_TYPE_SEC	plat/cpu.h	41;"	d
OMAP2_DEVICE_TYPE_TEST	plat/cpu.h	39;"	d
OMAP2_DMA_MISALIGNED_ERR_IRQ	plat/dma.h	216;"	d
OMAP2_DMA_PKT_IRQ	plat/dma.h	212;"	d
OMAP2_DMA_SECURE_ERR_IRQ	plat/dma.h	214;"	d
OMAP2_DMA_SUPERVISOR_ERR_IRQ	plat/dma.h	215;"	d
OMAP2_DMA_TRANS_ERR_IRQ	plat/dma.h	213;"	d
OMAP2_EMU_IO_ADDRESS	iomap.h	49;"	d
OMAP2_EMU_IO_OFFSET	iomap.h	48;"	d
OMAP2_L3_CORE_FW_CONNID_DSS	plat/l3_2xxx.h	18;"	d
OMAP2_L3_IO_ADDRESS	iomap.h	34;"	d
OMAP2_L3_IO_OFFSET	iomap.h	33;"	d
OMAP2_L4_IO_ADDRESS	iomap.h	37;"	d
OMAP2_L4_IO_OFFSET	iomap.h	36;"	d
OMAP2_MCBSP1_CLKR_MASK	control.h	276;"	d
OMAP2_MCBSP1_CLKS_MASK	control.h	277;"	d
OMAP2_MCBSP1_FSR_MASK	control.h	275;"	d
OMAP2_MCBSP2_CLKS_MASK	control.h	274;"	d
OMAP2_MCBSP3_CLKS_MASK	control.h	284;"	d
OMAP2_MCBSP4_CLKS_MASK	control.h	283;"	d
OMAP2_MCBSP5_CLKS_MASK	control.h	282;"	d
OMAP2_MCSPI_REV	plat/mcspi.h	4;"	d
OMAP2_MMC1_BASE	plat/mmc.h	29;"	d
OMAP2_MMCSDIO1ADPCLKISEL	control.h	272;"	d
OMAP2_MMCSDIO2ADPCLKISEL	control.h	281;"	d
OMAP2_PBIASLITEPWRDNZ0	control.h	304;"	d
OMAP2_PBIASLITEVMODE0	control.h	305;"	d
OMAP2_PBIASSPEEDCTRL0	control.h	303;"	d
OMAP2_PM_PWSTCTRL	prm2xxx_3xxx.h	191;"	d
OMAP2_PM_PWSTST	prm2xxx_3xxx.h	192;"	d
OMAP2_PRCM_CLKCFG_CTRL_OFFSET	prm2xxx_3xxx.h	60;"	d
OMAP2_PRCM_CLKCFG_STATUS_OFFSET	prm2xxx_3xxx.h	62;"	d
OMAP2_PRCM_CLKEMUL_CTRL_OFFSET	prm2xxx_3xxx.h	58;"	d
OMAP2_PRCM_CLKOUT_CTRL_OFFSET	prm2xxx_3xxx.h	56;"	d
OMAP2_PRCM_CLKSRC_CTRL_OFFSET	prm2xxx_3xxx.h	54;"	d
OMAP2_PRCM_CLKSSETUP_OFFSET	prm2xxx_3xxx.h	66;"	d
OMAP2_PRCM_IRQENABLE_MPU_OFFSET	prm2xxx_3xxx.h	47;"	d
OMAP2_PRCM_IRQSTATUS_MPU_OFFSET	prm2xxx_3xxx.h	45;"	d
OMAP2_PRCM_POLCTRL_OFFSET	prm2xxx_3xxx.h	68;"	d
OMAP2_PRCM_REVISION_OFFSET	prm2xxx_3xxx.h	40;"	d
OMAP2_PRCM_SYSCONFIG_OFFSET	prm2xxx_3xxx.h	42;"	d
OMAP2_PRCM_VOLTCTRL_OFFSET	prm2xxx_3xxx.h	50;"	d
OMAP2_PRCM_VOLTSETUP_OFFSET	prm2xxx_3xxx.h	64;"	d
OMAP2_PRCM_VOLTST_OFFSET	prm2xxx_3xxx.h	52;"	d
OMAP2_RM_RSTCTRL	prm2xxx_3xxx.h	188;"	d
OMAP2_RM_RSTST	prm2xxx_3xxx.h	190;"	d
OMAP2_RM_RSTTIME	prm2xxx_3xxx.h	189;"	d
OMAP2_SRAM_PA	plat/sram.h	96;"	d
OMAP2_SYSBOOT_0_MASK	control.h	293;"	d
OMAP2_SYSBOOT_1_MASK	control.h	292;"	d
OMAP2_SYSBOOT_2_MASK	control.h	291;"	d
OMAP2_SYSBOOT_3_MASK	control.h	290;"	d
OMAP2_SYSBOOT_4_MASK	control.h	289;"	d
OMAP2_SYSBOOT_5_MASK	control.h	288;"	d
OMAP2_UART1_BASE	plat/serial.h	38;"	d
OMAP2_UART2_BASE	plat/serial.h	39;"	d
OMAP2_UART3_BASE	plat/serial.h	40;"	d
OMAP3430ES1_AUTO_D2D_MASK	cm-regbits-34xx.h	306;"	d
OMAP3430ES1_AUTO_D2D_SHIFT	cm-regbits-34xx.h	307;"	d
OMAP3430ES1_AUTO_FAC_MASK	cm-regbits-34xx.h	296;"	d
OMAP3430ES1_AUTO_FAC_SHIFT	cm-regbits-34xx.h	297;"	d
OMAP3430ES1_AUTO_FSHOSTUSB_MASK	cm-regbits-34xx.h	302;"	d
OMAP3430ES1_AUTO_FSHOSTUSB_SHIFT	cm-regbits-34xx.h	303;"	d
OMAP3430ES1_CLKACTIVITY_D2D_MASK	cm-regbits-34xx.h	360;"	d
OMAP3430ES1_CLKACTIVITY_D2D_SHIFT	cm-regbits-34xx.h	359;"	d
OMAP3430ES1_CLKACTIVITY_GFX_MASK	cm-regbits-34xx.h	386;"	d
OMAP3430ES1_CLKACTIVITY_GFX_SHIFT	cm-regbits-34xx.h	385;"	d
OMAP3430ES1_CLKSEL_FSHOSTUSB_MASK	cm-regbits-34xx.h	342;"	d
OMAP3430ES1_CLKSEL_FSHOSTUSB_SHIFT	cm-regbits-34xx.h	341;"	d
OMAP3430ES1_CLKTRCTRL_D2D_MASK	cm-regbits-34xx.h	352;"	d
OMAP3430ES1_CLKTRCTRL_D2D_SHIFT	cm-regbits-34xx.h	351;"	d
OMAP3430ES1_CLKTRCTRL_GFX_MASK	cm-regbits-34xx.h	382;"	d
OMAP3430ES1_CLKTRCTRL_GFX_SHIFT	cm-regbits-34xx.h	381;"	d
OMAP3430ES1_EN_2D_MASK	cm-regbits-34xx.h	369;"	d
OMAP3430ES1_EN_2D_SHIFT	cm-regbits-34xx.h	370;"	d
OMAP3430ES1_EN_3D_MASK	cm-regbits-34xx.h	367;"	d
OMAP3430ES1_EN_3D_SHIFT	cm-regbits-34xx.h	368;"	d
OMAP3430ES1_EN_D2D_MASK	cm-regbits-34xx.h	28;"	d
OMAP3430ES1_EN_D2D_SHIFT	cm-regbits-34xx.h	29;"	d
OMAP3430ES1_EN_FAC_MASK	cm-regbits-34xx.h	158;"	d
OMAP3430ES1_EN_FAC_SHIFT	cm-regbits-34xx.h	159;"	d
OMAP3430ES1_EN_FSHOSTUSB_MASK	cm-regbits-34xx.h	26;"	d
OMAP3430ES1_EN_FSHOSTUSB_SHIFT	cm-regbits-34xx.h	27;"	d
OMAP3430ES1_ST_DSS_MASK	cm-regbits-34xx.h	583;"	d
OMAP3430ES1_ST_DSS_SHIFT	cm-regbits-34xx.h	582;"	d
OMAP3430ES1_ST_FAC_MASK	cm-regbits-34xx.h	213;"	d
OMAP3430ES1_ST_FAC_SHIFT	cm-regbits-34xx.h	212;"	d
OMAP3430ES1_ST_FSHOSTUSB_MASK	prcm-common.h	277;"	d
OMAP3430ES1_ST_FSHOSTUSB_SHIFT	prcm-common.h	276;"	d
OMAP3430ES1_ST_HSOTGUSB_MASK	prcm-common.h	279;"	d
OMAP3430ES1_ST_HSOTGUSB_SHIFT	prcm-common.h	278;"	d
OMAP3430ES2_AUTO_ICR_MASK	cm-regbits-34xx.h	254;"	d
OMAP3430ES2_AUTO_ICR_SHIFT	cm-regbits-34xx.h	255;"	d
OMAP3430ES2_AUTO_MMC3_MASK	cm-regbits-34xx.h	252;"	d
OMAP3430ES2_AUTO_MMC3_SHIFT	cm-regbits-34xx.h	253;"	d
OMAP3430ES2_AUTO_PERIPH2_DPLL_MASK	cm-regbits-34xx.h	514;"	d
OMAP3430ES2_AUTO_PERIPH2_DPLL_SHIFT	cm-regbits-34xx.h	513;"	d
OMAP3430ES2_AUTO_USBHOST	cm-regbits-34xx.h	326;"	d
OMAP3430ES2_AUTO_USBHOST_MASK	cm-regbits-34xx.h	785;"	d
OMAP3430ES2_AUTO_USBHOST_SHIFT	cm-regbits-34xx.h	327;"	d
OMAP3430ES2_AUTO_USBHOST_SHIFT	cm-regbits-34xx.h	784;"	d
OMAP3430ES2_AUTO_USBTLL	cm-regbits-34xx.h	328;"	d
OMAP3430ES2_AUTO_USBTLL_MASK	cm-regbits-34xx.h	330;"	d
OMAP3430ES2_AUTO_USBTLL_SHIFT	cm-regbits-34xx.h	329;"	d
OMAP3430ES2_AUTO_USIMOCP_MASK	cm-regbits-34xx.h	433;"	d
OMAP3430ES2_AUTO_USIMOCP_SHIFT	cm-regbits-34xx.h	434;"	d
OMAP3430ES2_CLKACTIVITY_SGX_MASK	cm-regbits-34xx.h	410;"	d
OMAP3430ES2_CLKACTIVITY_SGX_SHIFT	cm-regbits-34xx.h	409;"	d
OMAP3430ES2_CLKACTIVITY_USBHOST_MASK	cm-regbits-34xx.h	799;"	d
OMAP3430ES2_CLKACTIVITY_USBHOST_SHIFT	cm-regbits-34xx.h	798;"	d
OMAP3430ES2_CLKSEL_SGX_MASK	cm-regbits-34xx.h	402;"	d
OMAP3430ES2_CLKSEL_SGX_SHIFT	cm-regbits-34xx.h	401;"	d
OMAP3430ES2_CLKSEL_USIMOCP_MASK	cm-regbits-34xx.h	449;"	d
OMAP3430ES2_CLKTRCTRL_SGX_MASK	cm-regbits-34xx.h	406;"	d
OMAP3430ES2_CLKTRCTRL_SGX_SHIFT	cm-regbits-34xx.h	405;"	d
OMAP3430ES2_CLKTRCTRL_USBHOST_MASK	cm-regbits-34xx.h	795;"	d
OMAP3430ES2_CLKTRCTRL_USBHOST_SHIFT	cm-regbits-34xx.h	794;"	d
OMAP3430ES2_CM_AUTOIDLE2_PLL	cm2xxx_3xxx.h	84;"	d
OMAP3430ES2_CM_CLKEN2	cm2xxx_3xxx.h	80;"	d
OMAP3430ES2_CM_CLKSEL4	cm2xxx_3xxx.h	91;"	d
OMAP3430ES2_CM_CLKSEL5	cm2xxx_3xxx.h	92;"	d
OMAP3430ES2_CM_FCLKEN3	cm2xxx_3xxx.h	81;"	d
OMAP3430ES2_CM_FCLKEN_SGX_EN_SGX_MASK	cm-regbits-34xx.h	390;"	d
OMAP3430ES2_CM_FCLKEN_SGX_EN_SGX_SHIFT	cm-regbits-34xx.h	389;"	d
OMAP3430ES2_CM_ICLKEN_SGX_EN_SGX_MASK	cm-regbits-34xx.h	398;"	d
OMAP3430ES2_CM_ICLKEN_SGX_EN_SGX_SHIFT	cm-regbits-34xx.h	397;"	d
OMAP3430ES2_DIV_120M_MASK	cm-regbits-34xx.h	555;"	d
OMAP3430ES2_DIV_120M_SHIFT	cm-regbits-34xx.h	554;"	d
OMAP3430ES2_EN_CPEFUSE_MASK	cm-regbits-34xx.h	193;"	d
OMAP3430ES2_EN_CPEFUSE_SHIFT	cm-regbits-34xx.h	192;"	d
OMAP3430ES2_EN_IVA2_MASK	cm-regbits-34xx.h	791;"	d
OMAP3430ES2_EN_IVA2_SHIFT	cm-regbits-34xx.h	790;"	d
OMAP3430ES2_EN_MMC3_MASK	cm-regbits-34xx.h	20;"	d
OMAP3430ES2_EN_MMC3_SHIFT	cm-regbits-34xx.h	21;"	d
OMAP3430ES2_EN_MPU_MASK	cm-regbits-34xx.h	789;"	d
OMAP3430ES2_EN_MPU_SHIFT	cm-regbits-34xx.h	788;"	d
OMAP3430ES2_EN_PERIPH2_DPLL_DRIFTGUARD_SHIFT	cm-regbits-34xx.h	484;"	d
OMAP3430ES2_EN_PERIPH2_DPLL_LPMODE_SHIFT	cm-regbits-34xx.h	480;"	d
OMAP3430ES2_EN_PERIPH2_DPLL_MASK	cm-regbits-34xx.h	486;"	d
OMAP3430ES2_EN_PERIPH2_DPLL_SHIFT	cm-regbits-34xx.h	485;"	d
OMAP3430ES2_EN_TS_MASK	cm-regbits-34xx.h	191;"	d
OMAP3430ES2_EN_TS_SHIFT	cm-regbits-34xx.h	190;"	d
OMAP3430ES2_EN_USBHOST1_MASK	cm-regbits-34xx.h	771;"	d
OMAP3430ES2_EN_USBHOST1_SHIFT	cm-regbits-34xx.h	770;"	d
OMAP3430ES2_EN_USBHOST2_MASK	cm-regbits-34xx.h	769;"	d
OMAP3430ES2_EN_USBHOST2_SHIFT	cm-regbits-34xx.h	768;"	d
OMAP3430ES2_EN_USBHOST_MASK	cm-regbits-34xx.h	775;"	d
OMAP3430ES2_EN_USBHOST_SHIFT	cm-regbits-34xx.h	774;"	d
OMAP3430ES2_EN_USBTLL_MASK	cm-regbits-34xx.h	35;"	d
OMAP3430ES2_EN_USBTLL_SHIFT	cm-regbits-34xx.h	34;"	d
OMAP3430ES2_EN_USIMOCP_MASK	cm-regbits-34xx.h	414;"	d
OMAP3430ES2_EN_USIMOCP_SHIFT	cm-regbits-34xx.h	413;"	d
OMAP3430ES2_PERIPH2_DPLL_DIV_MASK	cm-regbits-34xx.h	551;"	d
OMAP3430ES2_PERIPH2_DPLL_DIV_SHIFT	cm-regbits-34xx.h	550;"	d
OMAP3430ES2_PERIPH2_DPLL_FREQSEL_MASK	cm-regbits-34xx.h	483;"	d
OMAP3430ES2_PERIPH2_DPLL_FREQSEL_SHIFT	cm-regbits-34xx.h	482;"	d
OMAP3430ES2_PERIPH2_DPLL_MULT_MASK	cm-regbits-34xx.h	549;"	d
OMAP3430ES2_PERIPH2_DPLL_MULT_SHIFT	cm-regbits-34xx.h	548;"	d
OMAP3430ES2_PERIPH2_DPLL_RAMPTIME_MASK	cm-regbits-34xx.h	481;"	d
OMAP3430ES2_PM_IVAGRPSEL3	prm2xxx_3xxx.h	222;"	d
OMAP3430ES2_PM_MPUGRPSEL3	prm2xxx_3xxx.h	218;"	d
OMAP3430ES2_PM_WKEN3	prm2xxx_3xxx.h	213;"	d
OMAP3430ES2_PM_WKST3	prm2xxx_3xxx.h	214;"	d
OMAP3430ES2_SAVEANDRESTORE_SHIFT	prm-regbits-34xx.h	418;"	d
OMAP3430ES2_SGX_MOD	prcm-common.h	41;"	d
OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_MASK	prm-regbits-34xx.h	252;"	d
OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_SHIFT	prm-regbits-34xx.h	251;"	d
OMAP3430ES2_SND_PERIPH_DPLL_ST_MASK	prm-regbits-34xx.h	220;"	d
OMAP3430ES2_SND_PERIPH_DPLL_ST_SHIFT	prm-regbits-34xx.h	219;"	d
OMAP3430ES2_ST_120M_CLK_MASK	cm-regbits-34xx.h	502;"	d
OMAP3430ES2_ST_120M_CLK_SHIFT	cm-regbits-34xx.h	501;"	d
OMAP3430ES2_ST_CPEFUSE_MASK	cm-regbits-34xx.h	247;"	d
OMAP3430ES2_ST_CPEFUSE_SHIFT	cm-regbits-34xx.h	246;"	d
OMAP3430ES2_ST_DSS_IDLE_MASK	cm-regbits-34xx.h	579;"	d
OMAP3430ES2_ST_DSS_IDLE_SHIFT	cm-regbits-34xx.h	578;"	d
OMAP3430ES2_ST_DSS_STDBY_MASK	cm-regbits-34xx.h	581;"	d
OMAP3430ES2_ST_DSS_STDBY_SHIFT	cm-regbits-34xx.h	580;"	d
OMAP3430ES2_ST_HSOTGUSB_IDLE_MASK	prcm-common.h	281;"	d
OMAP3430ES2_ST_HSOTGUSB_IDLE_SHIFT	prcm-common.h	280;"	d
OMAP3430ES2_ST_HSOTGUSB_STDBY_MASK	prcm-common.h	283;"	d
OMAP3430ES2_ST_HSOTGUSB_STDBY_SHIFT	prcm-common.h	282;"	d
OMAP3430ES2_ST_MMC3_MASK	cm-regbits-34xx.h	197;"	d
OMAP3430ES2_ST_MMC3_SHIFT	cm-regbits-34xx.h	196;"	d
OMAP3430ES2_ST_PERIPH2_CLK_MASK	cm-regbits-34xx.h	504;"	d
OMAP3430ES2_ST_PERIPH2_CLK_SHIFT	cm-regbits-34xx.h	503;"	d
OMAP3430ES2_ST_SGX_MASK	cm-regbits-34xx.h	394;"	d
OMAP3430ES2_ST_SGX_SHIFT	cm-regbits-34xx.h	393;"	d
OMAP3430ES2_ST_SSI_IDLE_MASK	cm-regbits-34xx.h	215;"	d
OMAP3430ES2_ST_SSI_IDLE_SHIFT	cm-regbits-34xx.h	214;"	d
OMAP3430ES2_ST_USBHOST_IDLE_MASK	cm-regbits-34xx.h	779;"	d
OMAP3430ES2_ST_USBHOST_IDLE_SHIFT	cm-regbits-34xx.h	778;"	d
OMAP3430ES2_ST_USBHOST_STDBY_MASK	cm-regbits-34xx.h	781;"	d
OMAP3430ES2_ST_USBHOST_STDBY_SHIFT	cm-regbits-34xx.h	780;"	d
OMAP3430ES2_ST_USBTLL_MASK	cm-regbits-34xx.h	245;"	d
OMAP3430ES2_ST_USBTLL_SHIFT	cm-regbits-34xx.h	244;"	d
OMAP3430ES2_ST_USIMOCP_MASK	cm-regbits-34xx.h	424;"	d
OMAP3430ES2_ST_USIMOCP_SHIFT	cm-regbits-34xx.h	423;"	d
OMAP3430ES2_ST_USIM_CLK_MASK	cm-regbits-34xx.h	500;"	d
OMAP3430ES2_ST_USIM_CLK_SHIFT	cm-regbits-34xx.h	499;"	d
OMAP3430ES2_USBHOST_MOD	prcm-common.h	49;"	d
OMAP3430_32KSYNCT_BASE	plat/omap34xx.h	40;"	d
OMAP3430_AUTOEXTCLKMODE_MASK	prm-regbits-34xx.h	538;"	d
OMAP3430_AUTOEXTCLKMODE_SHIFT	prm-regbits-34xx.h	537;"	d
OMAP3430_AUTOIDLE_MASK	prcm-common.h	197;"	d
OMAP3430_AUTO_32KSYNC_MASK	cm-regbits-34xx.h	441;"	d
OMAP3430_AUTO_32KSYNC_SHIFT	cm-regbits-34xx.h	442;"	d
OMAP3430_AUTO_AES1_MASK	cm-regbits-34xx.h	316;"	d
OMAP3430_AUTO_AES1_SHIFT	cm-regbits-34xx.h	317;"	d
OMAP3430_AUTO_AES2_MASK	cm-regbits-34xx.h	256;"	d
OMAP3430_AUTO_AES2_SHIFT	cm-regbits-34xx.h	257;"	d
OMAP3430_AUTO_CAM_MASK	cm-regbits-34xx.h	617;"	d
OMAP3430_AUTO_CAM_SHIFT	cm-regbits-34xx.h	618;"	d
OMAP3430_AUTO_CORE_DPLL_MASK	cm-regbits-34xx.h	510;"	d
OMAP3430_AUTO_CORE_DPLL_SHIFT	cm-regbits-34xx.h	509;"	d
OMAP3430_AUTO_DES1_MASK	cm-regbits-34xx.h	322;"	d
OMAP3430_AUTO_DES1_SHIFT	cm-regbits-34xx.h	323;"	d
OMAP3430_AUTO_DES2_MASK	cm-regbits-34xx.h	260;"	d
OMAP3430_AUTO_DES2_SHIFT	cm-regbits-34xx.h	261;"	d
OMAP3430_AUTO_DSS_MASK	cm-regbits-34xx.h	586;"	d
OMAP3430_AUTO_DSS_SHIFT	cm-regbits-34xx.h	587;"	d
OMAP3430_AUTO_GPIO1_MASK	cm-regbits-34xx.h	439;"	d
OMAP3430_AUTO_GPIO1_SHIFT	cm-regbits-34xx.h	440;"	d
OMAP3430_AUTO_GPIO2_MASK	cm-regbits-34xx.h	660;"	d
OMAP3430_AUTO_GPIO2_SHIFT	cm-regbits-34xx.h	661;"	d
OMAP3430_AUTO_GPIO3_MASK	cm-regbits-34xx.h	658;"	d
OMAP3430_AUTO_GPIO3_SHIFT	cm-regbits-34xx.h	659;"	d
OMAP3430_AUTO_GPIO4_MASK	cm-regbits-34xx.h	656;"	d
OMAP3430_AUTO_GPIO4_SHIFT	cm-regbits-34xx.h	657;"	d
OMAP3430_AUTO_GPIO5_MASK	cm-regbits-34xx.h	654;"	d
OMAP3430_AUTO_GPIO5_SHIFT	cm-regbits-34xx.h	655;"	d
OMAP3430_AUTO_GPIO6_MASK	cm-regbits-34xx.h	652;"	d
OMAP3430_AUTO_GPIO6_SHIFT	cm-regbits-34xx.h	653;"	d
OMAP3430_AUTO_GPT10_MASK	cm-regbits-34xx.h	290;"	d
OMAP3430_AUTO_GPT10_SHIFT	cm-regbits-34xx.h	291;"	d
OMAP3430_AUTO_GPT11_MASK	cm-regbits-34xx.h	288;"	d
OMAP3430_AUTO_GPT11_SHIFT	cm-regbits-34xx.h	289;"	d
OMAP3430_AUTO_GPT12_MASK	cm-regbits-34xx.h	443;"	d
OMAP3430_AUTO_GPT12_SHIFT	cm-regbits-34xx.h	444;"	d
OMAP3430_AUTO_GPT1_MASK	cm-regbits-34xx.h	445;"	d
OMAP3430_AUTO_GPT1_SHIFT	cm-regbits-34xx.h	446;"	d
OMAP3430_AUTO_GPT2_MASK	cm-regbits-34xx.h	680;"	d
OMAP3430_AUTO_GPT2_SHIFT	cm-regbits-34xx.h	681;"	d
OMAP3430_AUTO_GPT3_MASK	cm-regbits-34xx.h	678;"	d
OMAP3430_AUTO_GPT3_SHIFT	cm-regbits-34xx.h	679;"	d
OMAP3430_AUTO_GPT4_MASK	cm-regbits-34xx.h	676;"	d
OMAP3430_AUTO_GPT4_SHIFT	cm-regbits-34xx.h	677;"	d
OMAP3430_AUTO_GPT5_MASK	cm-regbits-34xx.h	674;"	d
OMAP3430_AUTO_GPT5_SHIFT	cm-regbits-34xx.h	675;"	d
OMAP3430_AUTO_GPT6_MASK	cm-regbits-34xx.h	672;"	d
OMAP3430_AUTO_GPT6_SHIFT	cm-regbits-34xx.h	673;"	d
OMAP3430_AUTO_GPT7_MASK	cm-regbits-34xx.h	670;"	d
OMAP3430_AUTO_GPT7_SHIFT	cm-regbits-34xx.h	671;"	d
OMAP3430_AUTO_GPT8_MASK	cm-regbits-34xx.h	668;"	d
OMAP3430_AUTO_GPT8_SHIFT	cm-regbits-34xx.h	669;"	d
OMAP3430_AUTO_GPT9_MASK	cm-regbits-34xx.h	666;"	d
OMAP3430_AUTO_GPT9_SHIFT	cm-regbits-34xx.h	667;"	d
OMAP3430_AUTO_HDQ_MASK	cm-regbits-34xx.h	268;"	d
OMAP3430_AUTO_HDQ_SHIFT	cm-regbits-34xx.h	269;"	d
OMAP3430_AUTO_HSOTGUSB_MASK	cm-regbits-34xx.h	304;"	d
OMAP3430_AUTO_HSOTGUSB_SHIFT	cm-regbits-34xx.h	305;"	d
OMAP3430_AUTO_I2C1_MASK	cm-regbits-34xx.h	282;"	d
OMAP3430_AUTO_I2C1_SHIFT	cm-regbits-34xx.h	283;"	d
OMAP3430_AUTO_I2C2_MASK	cm-regbits-34xx.h	280;"	d
OMAP3430_AUTO_I2C2_SHIFT	cm-regbits-34xx.h	281;"	d
OMAP3430_AUTO_I2C3_MASK	cm-regbits-34xx.h	278;"	d
OMAP3430_AUTO_I2C3_SHIFT	cm-regbits-34xx.h	279;"	d
OMAP3430_AUTO_IVA2_DPLL_MASK	cm-regbits-34xx.h	78;"	d
OMAP3430_AUTO_IVA2_DPLL_SHIFT	cm-regbits-34xx.h	77;"	d
OMAP3430_AUTO_MAD2D_MASK	cm-regbits-34xx.h	332;"	d
OMAP3430_AUTO_MAD2D_SHIFT	cm-regbits-34xx.h	331;"	d
OMAP3430_AUTO_MAILBOXES_MASK	cm-regbits-34xx.h	298;"	d
OMAP3430_AUTO_MAILBOXES_SHIFT	cm-regbits-34xx.h	299;"	d
OMAP3430_AUTO_MCBSP1_MASK	cm-regbits-34xx.h	294;"	d
OMAP3430_AUTO_MCBSP1_SHIFT	cm-regbits-34xx.h	295;"	d
OMAP3430_AUTO_MCBSP2_MASK	cm-regbits-34xx.h	686;"	d
OMAP3430_AUTO_MCBSP2_SHIFT	cm-regbits-34xx.h	687;"	d
OMAP3430_AUTO_MCBSP3_MASK	cm-regbits-34xx.h	684;"	d
OMAP3430_AUTO_MCBSP3_SHIFT	cm-regbits-34xx.h	685;"	d
OMAP3430_AUTO_MCBSP4_MASK	cm-regbits-34xx.h	682;"	d
OMAP3430_AUTO_MCBSP4_SHIFT	cm-regbits-34xx.h	683;"	d
OMAP3430_AUTO_MCBSP5_MASK	cm-regbits-34xx.h	292;"	d
OMAP3430_AUTO_MCBSP5_SHIFT	cm-regbits-34xx.h	293;"	d
OMAP3430_AUTO_MCSPI1_MASK	cm-regbits-34xx.h	276;"	d
OMAP3430_AUTO_MCSPI1_SHIFT	cm-regbits-34xx.h	277;"	d
OMAP3430_AUTO_MCSPI2_MASK	cm-regbits-34xx.h	274;"	d
OMAP3430_AUTO_MCSPI2_SHIFT	cm-regbits-34xx.h	275;"	d
OMAP3430_AUTO_MCSPI3_MASK	cm-regbits-34xx.h	272;"	d
OMAP3430_AUTO_MCSPI3_SHIFT	cm-regbits-34xx.h	273;"	d
OMAP3430_AUTO_MCSPI4_MASK	cm-regbits-34xx.h	270;"	d
OMAP3430_AUTO_MCSPI4_SHIFT	cm-regbits-34xx.h	271;"	d
OMAP3430_AUTO_MMC1_MASK	cm-regbits-34xx.h	264;"	d
OMAP3430_AUTO_MMC1_SHIFT	cm-regbits-34xx.h	265;"	d
OMAP3430_AUTO_MMC2_MASK	cm-regbits-34xx.h	262;"	d
OMAP3430_AUTO_MMC2_SHIFT	cm-regbits-34xx.h	263;"	d
OMAP3430_AUTO_MODEM_MASK	cm-regbits-34xx.h	250;"	d
OMAP3430_AUTO_MODEM_SHIFT	cm-regbits-34xx.h	251;"	d
OMAP3430_AUTO_MPU_DPLL_MASK	cm-regbits-34xx.h	123;"	d
OMAP3430_AUTO_MPU_DPLL_SHIFT	cm-regbits-34xx.h	122;"	d
OMAP3430_AUTO_MSPRO_MASK	cm-regbits-34xx.h	266;"	d
OMAP3430_AUTO_MSPRO_SHIFT	cm-regbits-34xx.h	267;"	d
OMAP3430_AUTO_OFF_MASK	prm-regbits-34xx.h	526;"	d
OMAP3430_AUTO_OMAPCTRL_MASK	cm-regbits-34xx.h	300;"	d
OMAP3430_AUTO_OMAPCTRL_SHIFT	cm-regbits-34xx.h	301;"	d
OMAP3430_AUTO_PERIPH_DPLL_MASK	cm-regbits-34xx.h	508;"	d
OMAP3430_AUTO_PERIPH_DPLL_SHIFT	cm-regbits-34xx.h	507;"	d
OMAP3430_AUTO_PKA_MASK	cm-regbits-34xx.h	314;"	d
OMAP3430_AUTO_PKA_SHIFT	cm-regbits-34xx.h	315;"	d
OMAP3430_AUTO_RET_MASK	prm-regbits-34xx.h	527;"	d
OMAP3430_AUTO_RNG_MASK	cm-regbits-34xx.h	318;"	d
OMAP3430_AUTO_RNG_SHIFT	cm-regbits-34xx.h	319;"	d
OMAP3430_AUTO_SAD2D_MASK	cm-regbits-34xx.h	308;"	d
OMAP3430_AUTO_SAD2D_SHIFT	cm-regbits-34xx.h	309;"	d
OMAP3430_AUTO_SHA11_MASK	cm-regbits-34xx.h	320;"	d
OMAP3430_AUTO_SHA11_SHIFT	cm-regbits-34xx.h	321;"	d
OMAP3430_AUTO_SHA12_MASK	cm-regbits-34xx.h	258;"	d
OMAP3430_AUTO_SHA12_SHIFT	cm-regbits-34xx.h	259;"	d
OMAP3430_AUTO_SLEEP_MASK	prm-regbits-34xx.h	528;"	d
OMAP3430_AUTO_SSI_MASK	cm-regbits-34xx.h	310;"	d
OMAP3430_AUTO_SSI_SHIFT	cm-regbits-34xx.h	311;"	d
OMAP3430_AUTO_UART1_MASK	cm-regbits-34xx.h	286;"	d
OMAP3430_AUTO_UART1_SHIFT	cm-regbits-34xx.h	287;"	d
OMAP3430_AUTO_UART2_MASK	cm-regbits-34xx.h	284;"	d
OMAP3430_AUTO_UART2_SHIFT	cm-regbits-34xx.h	285;"	d
OMAP3430_AUTO_UART3_MASK	cm-regbits-34xx.h	664;"	d
OMAP3430_AUTO_UART3_SHIFT	cm-regbits-34xx.h	665;"	d
OMAP3430_AUTO_WDT1_MASK	cm-regbits-34xx.h	437;"	d
OMAP3430_AUTO_WDT1_SHIFT	cm-regbits-34xx.h	438;"	d
OMAP3430_AUTO_WDT2_MASK	cm-regbits-34xx.h	435;"	d
OMAP3430_AUTO_WDT2_SHIFT	cm-regbits-34xx.h	436;"	d
OMAP3430_AUTO_WDT3_MASK	cm-regbits-34xx.h	662;"	d
OMAP3430_AUTO_WDT3_SHIFT	cm-regbits-34xx.h	663;"	d
OMAP3430_CAM_MOD	prcm-common.h	44;"	d
OMAP3430_CCR_MOD	prcm-common.h	42;"	d
OMAP3430_CLKACTIVITY_CAM_MASK	cm-regbits-34xx.h	633;"	d
OMAP3430_CLKACTIVITY_CAM_SHIFT	cm-regbits-34xx.h	632;"	d
OMAP3430_CLKACTIVITY_DSS_MASK	cm-regbits-34xx.h	605;"	d
OMAP3430_CLKACTIVITY_DSS_SHIFT	cm-regbits-34xx.h	604;"	d
OMAP3430_CLKACTIVITY_EMU_MASK	cm-regbits-34xx.h	743;"	d
OMAP3430_CLKACTIVITY_EMU_SHIFT	cm-regbits-34xx.h	742;"	d
OMAP3430_CLKACTIVITY_IVA2_MASK	cm-regbits-34xx.h	98;"	d
OMAP3430_CLKACTIVITY_IVA2_SHIFT	cm-regbits-34xx.h	97;"	d
OMAP3430_CLKACTIVITY_L3_MASK	cm-regbits-34xx.h	364;"	d
OMAP3430_CLKACTIVITY_L3_SHIFT	cm-regbits-34xx.h	363;"	d
OMAP3430_CLKACTIVITY_L4_MASK	cm-regbits-34xx.h	362;"	d
OMAP3430_CLKACTIVITY_L4_SHIFT	cm-regbits-34xx.h	361;"	d
OMAP3430_CLKACTIVITY_MPU_MASK	cm-regbits-34xx.h	143;"	d
OMAP3430_CLKACTIVITY_MPU_SHIFT	cm-regbits-34xx.h	142;"	d
OMAP3430_CLKACTIVITY_PER_MASK	cm-regbits-34xx.h	716;"	d
OMAP3430_CLKACTIVITY_PER_SHIFT	cm-regbits-34xx.h	715;"	d
OMAP3430_CLKOUT2SOURCE_MASK	cm-regbits-34xx.h	563;"	d
OMAP3430_CLKOUT2SOURCE_SHIFT	cm-regbits-34xx.h	562;"	d
OMAP3430_CLKOUT2_DIV_MASK	cm-regbits-34xx.h	561;"	d
OMAP3430_CLKOUT2_DIV_SHIFT	cm-regbits-34xx.h	560;"	d
OMAP3430_CLKOUT2_EN_MASK	cm-regbits-34xx.h	559;"	d
OMAP3430_CLKOUT2_EN_SHIFT	cm-regbits-34xx.h	558;"	d
OMAP3430_CLKOUT2_POL_MASK	cm-regbits-34xx.h	758;"	d
OMAP3430_CLKOUT_EN_MASK	prm-regbits-34xx.h	389;"	d
OMAP3430_CLKOUT_EN_SHIFT	prm-regbits-34xx.h	390;"	d
OMAP3430_CLKOUT_POL_MASK	prm-regbits-34xx.h	558;"	d
OMAP3430_CLKREQ_POL_MASK	prm-regbits-34xx.h	559;"	d
OMAP3430_CLKSEL_ATCLK_MASK	cm-regbits-34xx.h	731;"	d
OMAP3430_CLKSEL_ATCLK_SHIFT	cm-regbits-34xx.h	730;"	d
OMAP3430_CLKSEL_CAM_MASK	cm-regbits-34xx.h	622;"	d
OMAP3430_CLKSEL_CAM_SHIFT	cm-regbits-34xx.h	621;"	d
OMAP3430_CLKSEL_DSS1_MASK	cm-regbits-34xx.h	594;"	d
OMAP3430_CLKSEL_DSS1_SHIFT	cm-regbits-34xx.h	593;"	d
OMAP3430_CLKSEL_GPT10_MASK	cm-regbits-34xx.h	339;"	d
OMAP3430_CLKSEL_GPT10_SHIFT	cm-regbits-34xx.h	340;"	d
OMAP3430_CLKSEL_GPT11_MASK	cm-regbits-34xx.h	337;"	d
OMAP3430_CLKSEL_GPT11_SHIFT	cm-regbits-34xx.h	338;"	d
OMAP3430_CLKSEL_GPT1_MASK	cm-regbits-34xx.h	453;"	d
OMAP3430_CLKSEL_GPT1_SHIFT	cm-regbits-34xx.h	452;"	d
OMAP3430_CLKSEL_GPT2_MASK	cm-regbits-34xx.h	704;"	d
OMAP3430_CLKSEL_GPT2_SHIFT	cm-regbits-34xx.h	705;"	d
OMAP3430_CLKSEL_GPT3_MASK	cm-regbits-34xx.h	702;"	d
OMAP3430_CLKSEL_GPT3_SHIFT	cm-regbits-34xx.h	703;"	d
OMAP3430_CLKSEL_GPT4_MASK	cm-regbits-34xx.h	700;"	d
OMAP3430_CLKSEL_GPT4_SHIFT	cm-regbits-34xx.h	701;"	d
OMAP3430_CLKSEL_GPT5_MASK	cm-regbits-34xx.h	698;"	d
OMAP3430_CLKSEL_GPT5_SHIFT	cm-regbits-34xx.h	699;"	d
OMAP3430_CLKSEL_GPT6_MASK	cm-regbits-34xx.h	696;"	d
OMAP3430_CLKSEL_GPT6_SHIFT	cm-regbits-34xx.h	697;"	d
OMAP3430_CLKSEL_GPT7_MASK	cm-regbits-34xx.h	694;"	d
OMAP3430_CLKSEL_GPT7_SHIFT	cm-regbits-34xx.h	695;"	d
OMAP3430_CLKSEL_GPT8_MASK	cm-regbits-34xx.h	692;"	d
OMAP3430_CLKSEL_GPT8_SHIFT	cm-regbits-34xx.h	693;"	d
OMAP3430_CLKSEL_GPT9_MASK	cm-regbits-34xx.h	690;"	d
OMAP3430_CLKSEL_GPT9_SHIFT	cm-regbits-34xx.h	691;"	d
OMAP3430_CLKSEL_L3_MASK	cm-regbits-34xx.h	346;"	d
OMAP3430_CLKSEL_L3_SHIFT	cm-regbits-34xx.h	345;"	d
OMAP3430_CLKSEL_L4_MASK	cm-regbits-34xx.h	344;"	d
OMAP3430_CLKSEL_L4_SHIFT	cm-regbits-34xx.h	343;"	d
OMAP3430_CLKSEL_PCLKX2_MASK	cm-regbits-34xx.h	729;"	d
OMAP3430_CLKSEL_PCLKX2_SHIFT	cm-regbits-34xx.h	728;"	d
OMAP3430_CLKSEL_PCLK_MASK	cm-regbits-34xx.h	727;"	d
OMAP3430_CLKSEL_PCLK_SHIFT	cm-regbits-34xx.h	726;"	d
OMAP3430_CLKSEL_RM_MASK	cm-regbits-34xx.h	451;"	d
OMAP3430_CLKSEL_RM_SHIFT	cm-regbits-34xx.h	450;"	d
OMAP3430_CLKSEL_SSI_MASK	cm-regbits-34xx.h	336;"	d
OMAP3430_CLKSEL_SSI_SHIFT	cm-regbits-34xx.h	335;"	d
OMAP3430_CLKSEL_TRACECLK_MASK	cm-regbits-34xx.h	725;"	d
OMAP3430_CLKSEL_TRACECLK_SHIFT	cm-regbits-34xx.h	724;"	d
OMAP3430_CLKSEL_TV_MASK	cm-regbits-34xx.h	591;"	d
OMAP3430_CLKSEL_TV_SHIFT	cm-regbits-34xx.h	590;"	d
OMAP3430_CLKTRCTRL_CAM_MASK	cm-regbits-34xx.h	629;"	d
OMAP3430_CLKTRCTRL_CAM_SHIFT	cm-regbits-34xx.h	628;"	d
OMAP3430_CLKTRCTRL_DSS_MASK	cm-regbits-34xx.h	601;"	d
OMAP3430_CLKTRCTRL_DSS_SHIFT	cm-regbits-34xx.h	600;"	d
OMAP3430_CLKTRCTRL_EMU_MASK	cm-regbits-34xx.h	739;"	d
OMAP3430_CLKTRCTRL_EMU_SHIFT	cm-regbits-34xx.h	738;"	d
OMAP3430_CLKTRCTRL_IVA2_MASK	cm-regbits-34xx.h	94;"	d
OMAP3430_CLKTRCTRL_IVA2_SHIFT	cm-regbits-34xx.h	93;"	d
OMAP3430_CLKTRCTRL_L3_MASK	cm-regbits-34xx.h	356;"	d
OMAP3430_CLKTRCTRL_L3_SHIFT	cm-regbits-34xx.h	355;"	d
OMAP3430_CLKTRCTRL_L4_MASK	cm-regbits-34xx.h	354;"	d
OMAP3430_CLKTRCTRL_L4_SHIFT	cm-regbits-34xx.h	353;"	d
OMAP3430_CLKTRCTRL_MPU_MASK	cm-regbits-34xx.h	139;"	d
OMAP3430_CLKTRCTRL_MPU_SHIFT	cm-regbits-34xx.h	138;"	d
OMAP3430_CLKTRCTRL_NEON_MASK	cm-regbits-34xx.h	765;"	d
OMAP3430_CLKTRCTRL_NEON_SHIFT	cm-regbits-34xx.h	764;"	d
OMAP3430_CLKTRCTRL_PER_MASK	cm-regbits-34xx.h	712;"	d
OMAP3430_CLKTRCTRL_PER_SHIFT	cm-regbits-34xx.h	711;"	d
OMAP3430_CMD0_MASK	prm-regbits-34xx.h	479;"	d
OMAP3430_CMD1_MASK	prm-regbits-34xx.h	474;"	d
OMAP3430_CMDRA0_MASK	prm-regbits-34xx.h	459;"	d
OMAP3430_CMDRA0_SHIFT	prm-regbits-34xx.h	458;"	d
OMAP3430_CMDRA1_MASK	prm-regbits-34xx.h	457;"	d
OMAP3430_CMDRA1_SHIFT	prm-regbits-34xx.h	456;"	d
OMAP3430_CM_AUTOIDLE_PLL	cm2xxx_3xxx.h	83;"	d
OMAP3430_CM_BASE	plat/omap34xx.h	41;"	d
OMAP3430_CM_CLKEN_PLL	cm2xxx_3xxx.h	79;"	d
OMAP3430_CM_CLKOUT_CTRL	cm2xxx_3xxx.h	40;"	d
OMAP3430_CM_CLKSEL1	cm2xxx_3xxx.h	85;"	d
OMAP3430_CM_CLKSEL1_PLL	cm2xxx_3xxx.h	86;"	d
OMAP3430_CM_CLKSEL2_EMU	cm2xxx_3xxx.h	93;"	d
OMAP3430_CM_CLKSEL2_PLL	cm2xxx_3xxx.h	87;"	d
OMAP3430_CM_CLKSEL3	cm2xxx_3xxx.h	89;"	d
OMAP3430_CM_CLKSEL3_EMU	cm2xxx_3xxx.h	94;"	d
OMAP3430_CM_CLKSTST	cm2xxx_3xxx.h	90;"	d
OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_MASK	cm-regbits-34xx.h	56;"	d
OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_SHIFT	cm-regbits-34xx.h	57;"	d
OMAP3430_CM_ICLKEN_DSS_EN_DSS_MASK	cm-regbits-34xx.h	574;"	d
OMAP3430_CM_ICLKEN_DSS_EN_DSS_SHIFT	cm-regbits-34xx.h	575;"	d
OMAP3430_CM_IDLEST_PLL	cm2xxx_3xxx.h	82;"	d
OMAP3430_CM_POLCTRL	cm2xxx_3xxx.h	37;"	d
OMAP3430_CM_REVISION	cm2xxx_3xxx.h	35;"	d
OMAP3430_CM_SLEEPDEP	cm2xxx_3xxx.h	88;"	d
OMAP3430_CM_SLEEPDEP_PER_EN_IVA2_MASK	cm-regbits-34xx.h	708;"	d
OMAP3430_CM_SYSCONFIG	cm2xxx_3xxx.h	36;"	d
OMAP3430_CORE_DPLL_CLKOUT_DIV_MASK	cm-regbits-34xx.h	519;"	d
OMAP3430_CORE_DPLL_CLKOUT_DIV_SHIFT	cm-regbits-34xx.h	518;"	d
OMAP3430_CORE_DPLL_DIV_MASK	cm-regbits-34xx.h	523;"	d
OMAP3430_CORE_DPLL_DIV_SHIFT	cm-regbits-34xx.h	522;"	d
OMAP3430_CORE_DPLL_EMU_DIV_MASK	cm-regbits-34xx.h	749;"	d
OMAP3430_CORE_DPLL_EMU_DIV_SHIFT	cm-regbits-34xx.h	748;"	d
OMAP3430_CORE_DPLL_EMU_MULT_MASK	cm-regbits-34xx.h	747;"	d
OMAP3430_CORE_DPLL_EMU_MULT_SHIFT	cm-regbits-34xx.h	746;"	d
OMAP3430_CORE_DPLL_FREQSEL_MASK	cm-regbits-34xx.h	473;"	d
OMAP3430_CORE_DPLL_FREQSEL_SHIFT	cm-regbits-34xx.h	472;"	d
OMAP3430_CORE_DPLL_MULT_MASK	cm-regbits-34xx.h	521;"	d
OMAP3430_CORE_DPLL_MULT_SHIFT	cm-regbits-34xx.h	520;"	d
OMAP3430_CORE_DPLL_RAMPTIME_MASK	cm-regbits-34xx.h	471;"	d
OMAP3430_CORE_DPLL_RAMPTIME_SHIFT	cm-regbits-34xx.h	470;"	d
OMAP3430_CORE_DPLL_RECAL_EN_MASK	prm-regbits-34xx.h	275;"	d
OMAP3430_CORE_DPLL_RECAL_EN_SHIFT	prm-regbits-34xx.h	276;"	d
OMAP3430_CORE_DPLL_ST_MASK	prm-regbits-34xx.h	243;"	d
OMAP3430_CORE_DPLL_ST_SHIFT	prm-regbits-34xx.h	244;"	d
OMAP3430_DATA_MASK	prm-regbits-34xx.h	495;"	d
OMAP3430_DATA_SHIFT	prm-regbits-34xx.h	494;"	d
OMAP3430_DIV_96M_MASK	cm-regbits-34xx.h	544;"	d
OMAP3430_DIV_96M_SHIFT	cm-regbits-34xx.h	543;"	d
OMAP3430_DIV_DPLL3_MASK	cm-regbits-34xx.h	723;"	d
OMAP3430_DIV_DPLL3_SHIFT	cm-regbits-34xx.h	722;"	d
OMAP3430_DIV_DPLL4_MASK	cm-regbits-34xx.h	720;"	d
OMAP3430_DIV_DPLL4_SHIFT	cm-regbits-34xx.h	719;"	d
OMAP3430_DSS_MOD	prcm-common.h	43;"	d
OMAP3430_EMULATION_IVA2_RST_MASK	prm-regbits-34xx.h	165;"	d
OMAP3430_EMULATION_MPU_RST_MASK	prm-regbits-34xx.h	283;"	d
OMAP3430_EMULATION_VHWA_RST_MASK	prm-regbits-34xx.h	164;"	d
OMAP3430_EMULATION_VSEQ_RST_MASK	prm-regbits-34xx.h	163;"	d
OMAP3430_EMU_MOD	prcm-common.h	46;"	d
OMAP3430_ENABLE_MASK	prm-regbits-34xx.h	296;"	d
OMAP3430_EN_32KSYNC_MASK	cm-regbits-34xx.h	419;"	d
OMAP3430_EN_32KSYNC_SHIFT	cm-regbits-34xx.h	420;"	d
OMAP3430_EN_AES1_MASK	cm-regbits-34xx.h	176;"	d
OMAP3430_EN_AES1_SHIFT	cm-regbits-34xx.h	177;"	d
OMAP3430_EN_AES2_MASK	cm-regbits-34xx.h	152;"	d
OMAP3430_EN_AES2_SHIFT	cm-regbits-34xx.h	153;"	d
OMAP3430_EN_CAM_MASK	cm-regbits-34xx.h	42;"	d
OMAP3430_EN_CAM_SHIFT	cm-regbits-34xx.h	43;"	d
OMAP3430_EN_CORE_DPLL_DRIFTGUARD_MASK	cm-regbits-34xx.h	475;"	d
OMAP3430_EN_CORE_DPLL_DRIFTGUARD_SHIFT	cm-regbits-34xx.h	474;"	d
OMAP3430_EN_CORE_DPLL_MASK	cm-regbits-34xx.h	477;"	d
OMAP3430_EN_CORE_DPLL_SHIFT	cm-regbits-34xx.h	476;"	d
OMAP3430_EN_CORE_MASK	prcm-common.h	404;"	d
OMAP3430_EN_CORE_SHIFT	prcm-common.h	403;"	d
OMAP3430_EN_CSI2_MASK	cm-regbits-34xx.h	608;"	d
OMAP3430_EN_CSI2_SHIFT	cm-regbits-34xx.h	609;"	d
OMAP3430_EN_D2D_MASK	prcm-common.h	236;"	d
OMAP3430_EN_D2D_SHIFT	prcm-common.h	237;"	d
OMAP3430_EN_DES1_MASK	cm-regbits-34xx.h	182;"	d
OMAP3430_EN_DES1_SHIFT	cm-regbits-34xx.h	183;"	d
OMAP3430_EN_DES2_MASK	cm-regbits-34xx.h	156;"	d
OMAP3430_EN_DES2_SHIFT	cm-regbits-34xx.h	157;"	d
OMAP3430_EN_DSS1_MASK	cm-regbits-34xx.h	570;"	d
OMAP3430_EN_DSS1_SHIFT	cm-regbits-34xx.h	571;"	d
OMAP3430_EN_DSS2_MASK	cm-regbits-34xx.h	568;"	d
OMAP3430_EN_DSS2_SHIFT	cm-regbits-34xx.h	569;"	d
OMAP3430_EN_FSHOSTUSB_MASK	prcm-common.h	234;"	d
OMAP3430_EN_FSHOSTUSB_SHIFT	prcm-common.h	235;"	d
OMAP3430_EN_GPIO1_MASK	prcm-common.h	288;"	d
OMAP3430_EN_GPIO1_MASK	prm-regbits-34xx.h	374;"	d
OMAP3430_EN_GPIO1_SHIFT	prcm-common.h	289;"	d
OMAP3430_EN_GPIO2_MASK	prcm-common.h	339;"	d
OMAP3430_EN_GPIO2_SHIFT	prcm-common.h	340;"	d
OMAP3430_EN_GPIO3_MASK	prcm-common.h	337;"	d
OMAP3430_EN_GPIO3_SHIFT	prcm-common.h	338;"	d
OMAP3430_EN_GPIO4_MASK	prcm-common.h	335;"	d
OMAP3430_EN_GPIO4_SHIFT	prcm-common.h	336;"	d
OMAP3430_EN_GPIO5_MASK	prcm-common.h	333;"	d
OMAP3430_EN_GPIO5_SHIFT	prcm-common.h	334;"	d
OMAP3430_EN_GPIO6_MASK	prcm-common.h	331;"	d
OMAP3430_EN_GPIO6_SHIFT	prcm-common.h	332;"	d
OMAP3430_EN_GPT10_MASK	prcm-common.h	228;"	d
OMAP3430_EN_GPT10_SHIFT	prcm-common.h	229;"	d
OMAP3430_EN_GPT11_MASK	prcm-common.h	226;"	d
OMAP3430_EN_GPT11_SHIFT	prcm-common.h	227;"	d
OMAP3430_EN_GPT12_MASK	prcm-common.h	290;"	d
OMAP3430_EN_GPT12_MASK	prcm-common.h	302;"	d
OMAP3430_EN_GPT12_SHIFT	prcm-common.h	291;"	d
OMAP3430_EN_GPT12_SHIFT	prcm-common.h	303;"	d
OMAP3430_EN_GPT1_MASK	prcm-common.h	292;"	d
OMAP3430_EN_GPT1_SHIFT	prcm-common.h	293;"	d
OMAP3430_EN_GPT2_MASK	prcm-common.h	357;"	d
OMAP3430_EN_GPT2_SHIFT	prcm-common.h	358;"	d
OMAP3430_EN_GPT3_MASK	prcm-common.h	355;"	d
OMAP3430_EN_GPT3_SHIFT	prcm-common.h	356;"	d
OMAP3430_EN_GPT4_MASK	prcm-common.h	353;"	d
OMAP3430_EN_GPT4_SHIFT	prcm-common.h	354;"	d
OMAP3430_EN_GPT5_MASK	prcm-common.h	351;"	d
OMAP3430_EN_GPT5_SHIFT	prcm-common.h	352;"	d
OMAP3430_EN_GPT6_MASK	prcm-common.h	349;"	d
OMAP3430_EN_GPT6_SHIFT	prcm-common.h	350;"	d
OMAP3430_EN_GPT7_MASK	prcm-common.h	347;"	d
OMAP3430_EN_GPT7_SHIFT	prcm-common.h	348;"	d
OMAP3430_EN_GPT8_MASK	prcm-common.h	345;"	d
OMAP3430_EN_GPT8_SHIFT	prcm-common.h	346;"	d
OMAP3430_EN_GPT9_MASK	prcm-common.h	343;"	d
OMAP3430_EN_GPT9_SHIFT	prcm-common.h	344;"	d
OMAP3430_EN_HDQ_MASK	cm-regbits-34xx.h	24;"	d
OMAP3430_EN_HDQ_SHIFT	cm-regbits-34xx.h	25;"	d
OMAP3430_EN_HSOTGUSB_MASK	prcm-common.h	240;"	d
OMAP3430_EN_HSOTGUSB_SHIFT	prcm-common.h	241;"	d
OMAP3430_EN_I2C1_MASK	prcm-common.h	220;"	d
OMAP3430_EN_I2C1_SHIFT	prcm-common.h	221;"	d
OMAP3430_EN_I2C2_MASK	prcm-common.h	218;"	d
OMAP3430_EN_I2C2_SHIFT	prcm-common.h	219;"	d
OMAP3430_EN_I2C3_MASK	prcm-common.h	216;"	d
OMAP3430_EN_I2C3_SHIFT	prcm-common.h	217;"	d
OMAP3430_EN_ICR_MASK	cm-regbits-34xx.h	150;"	d
OMAP3430_EN_ICR_SHIFT	cm-regbits-34xx.h	151;"	d
OMAP3430_EN_IO_CHAIN_MASK	prm-regbits-34xx.h	372;"	d
OMAP3430_EN_IO_MASK	prm-regbits-34xx.h	373;"	d
OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_MASK	cm-regbits-34xx.h	65;"	d
OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_SHIFT	cm-regbits-34xx.h	64;"	d
OMAP3430_EN_IVA2_DPLL_MASK	cm-regbits-34xx.h	67;"	d
OMAP3430_EN_IVA2_DPLL_SHIFT	cm-regbits-34xx.h	66;"	d
OMAP3430_EN_MAD2D_MASK	cm-regbits-34xx.h	187;"	d
OMAP3430_EN_MAD2D_SHIFT	cm-regbits-34xx.h	186;"	d
OMAP3430_EN_MAILBOXES_MASK	cm-regbits-34xx.h	160;"	d
OMAP3430_EN_MAILBOXES_SHIFT	cm-regbits-34xx.h	161;"	d
OMAP3430_EN_MCBSP1_MASK	prcm-common.h	232;"	d
OMAP3430_EN_MCBSP1_SHIFT	prcm-common.h	233;"	d
OMAP3430_EN_MCBSP2_MASK	prcm-common.h	367;"	d
OMAP3430_EN_MCBSP2_SHIFT	prcm-common.h	368;"	d
OMAP3430_EN_MCBSP3_MASK	prcm-common.h	365;"	d
OMAP3430_EN_MCBSP3_SHIFT	prcm-common.h	366;"	d
OMAP3430_EN_MCBSP4_MASK	prcm-common.h	363;"	d
OMAP3430_EN_MCBSP4_SHIFT	prcm-common.h	364;"	d
OMAP3430_EN_MCBSP5_MASK	prcm-common.h	230;"	d
OMAP3430_EN_MCBSP5_SHIFT	prcm-common.h	231;"	d
OMAP3430_EN_MCSPI1_MASK	prcm-common.h	214;"	d
OMAP3430_EN_MCSPI1_SHIFT	prcm-common.h	215;"	d
OMAP3430_EN_MCSPI2_MASK	prcm-common.h	212;"	d
OMAP3430_EN_MCSPI2_SHIFT	prcm-common.h	213;"	d
OMAP3430_EN_MCSPI3_MASK	prcm-common.h	210;"	d
OMAP3430_EN_MCSPI3_SHIFT	prcm-common.h	211;"	d
OMAP3430_EN_MCSPI4_MASK	prcm-common.h	208;"	d
OMAP3430_EN_MCSPI4_SHIFT	prcm-common.h	209;"	d
OMAP3430_EN_MMC1_MASK	prcm-common.h	204;"	d
OMAP3430_EN_MMC1_SHIFT	prcm-common.h	205;"	d
OMAP3430_EN_MMC2_MASK	prcm-common.h	202;"	d
OMAP3430_EN_MMC2_SHIFT	prcm-common.h	203;"	d
OMAP3430_EN_MMC3_MASK	prcm-common.h	200;"	d
OMAP3430_EN_MMC3_SHIFT	prcm-common.h	201;"	d
OMAP3430_EN_MODEM_MASK	cm-regbits-34xx.h	146;"	d
OMAP3430_EN_MODEM_SHIFT	cm-regbits-34xx.h	147;"	d
OMAP3430_EN_MPU_DPLL_DRIFTGUARD_MASK	cm-regbits-34xx.h	110;"	d
OMAP3430_EN_MPU_DPLL_DRIFTGUARD_SHIFT	cm-regbits-34xx.h	109;"	d
OMAP3430_EN_MPU_DPLL_MASK	cm-regbits-34xx.h	112;"	d
OMAP3430_EN_MPU_DPLL_SHIFT	cm-regbits-34xx.h	111;"	d
OMAP3430_EN_MPU_MASK	prcm-common.h	324;"	d
OMAP3430_EN_MPU_SHIFT	prcm-common.h	325;"	d
OMAP3430_EN_MSPRO_MASK	cm-regbits-34xx.h	22;"	d
OMAP3430_EN_MSPRO_SHIFT	cm-regbits-34xx.h	23;"	d
OMAP3430_EN_OMAPCTRL_MASK	cm-regbits-34xx.h	162;"	d
OMAP3430_EN_OMAPCTRL_SHIFT	cm-regbits-34xx.h	163;"	d
OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_MASK	cm-regbits-34xx.h	466;"	d
OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT	cm-regbits-34xx.h	465;"	d
OMAP3430_EN_PERIPH_DPLL_MASK	cm-regbits-34xx.h	468;"	d
OMAP3430_EN_PERIPH_DPLL_SHIFT	cm-regbits-34xx.h	467;"	d
OMAP3430_EN_PER_MASK	prm-regbits-34xx.h	72;"	d
OMAP3430_EN_PER_SHIFT	prm-regbits-34xx.h	71;"	d
OMAP3430_EN_PKA_MASK	cm-regbits-34xx.h	174;"	d
OMAP3430_EN_PKA_SHIFT	cm-regbits-34xx.h	175;"	d
OMAP3430_EN_RNG_MASK	cm-regbits-34xx.h	178;"	d
OMAP3430_EN_RNG_SHIFT	cm-regbits-34xx.h	179;"	d
OMAP3430_EN_SAD2D_MASK	cm-regbits-34xx.h	164;"	d
OMAP3430_EN_SAD2D_SHIFT	cm-regbits-34xx.h	165;"	d
OMAP3430_EN_SDRC_MASK	cm-regbits-34xx.h	166;"	d
OMAP3430_EN_SDRC_SHIFT	cm-regbits-34xx.h	167;"	d
OMAP3430_EN_SHA11_MASK	cm-regbits-34xx.h	180;"	d
OMAP3430_EN_SHA11_SHIFT	cm-regbits-34xx.h	181;"	d
OMAP3430_EN_SHA12_MASK	cm-regbits-34xx.h	154;"	d
OMAP3430_EN_SHA12_SHIFT	cm-regbits-34xx.h	155;"	d
OMAP3430_EN_SR1_MASK	prcm-common.h	298;"	d
OMAP3430_EN_SR1_SHIFT	prcm-common.h	299;"	d
OMAP3430_EN_SR2_MASK	prcm-common.h	296;"	d
OMAP3430_EN_SR2_SHIFT	prcm-common.h	297;"	d
OMAP3430_EN_SSI_MASK	cm-regbits-34xx.h	30;"	d
OMAP3430_EN_SSI_SHIFT	cm-regbits-34xx.h	31;"	d
OMAP3430_EN_TV_MASK	cm-regbits-34xx.h	566;"	d
OMAP3430_EN_TV_SHIFT	cm-regbits-34xx.h	567;"	d
OMAP3430_EN_UART1_MASK	prcm-common.h	224;"	d
OMAP3430_EN_UART1_SHIFT	prcm-common.h	225;"	d
OMAP3430_EN_UART2_MASK	prcm-common.h	222;"	d
OMAP3430_EN_UART2_SHIFT	prcm-common.h	223;"	d
OMAP3430_EN_UART3_MASK	prcm-common.h	341;"	d
OMAP3430_EN_UART3_SHIFT	prcm-common.h	342;"	d
OMAP3430_EN_WDT1_MASK	cm-regbits-34xx.h	417;"	d
OMAP3430_EN_WDT1_SHIFT	cm-regbits-34xx.h	418;"	d
OMAP3430_EN_WDT2_MASK	cm-regbits-34xx.h	38;"	d
OMAP3430_EN_WDT2_SHIFT	cm-regbits-34xx.h	39;"	d
OMAP3430_EN_WDT3_MASK	cm-regbits-34xx.h	46;"	d
OMAP3430_EN_WDT3_SHIFT	cm-regbits-34xx.h	47;"	d
OMAP3430_ERRORGAIN_MASK	prm-regbits-34xx.h	35;"	d
OMAP3430_ERRORGAIN_SHIFT	prm-regbits-34xx.h	34;"	d
OMAP3430_ERROROFFSET_MASK	prm-regbits-34xx.h	33;"	d
OMAP3430_ERROROFFSET_SHIFT	prm-regbits-34xx.h	32;"	d
OMAP3430_EVGENOFF_EN_MASK	prm-regbits-34xx.h	278;"	d
OMAP3430_EVGENOFF_ST_MASK	prm-regbits-34xx.h	246;"	d
OMAP3430_EVGENON_EN_MASK	prm-regbits-34xx.h	279;"	d
OMAP3430_EVGENON_ST_MASK	prm-regbits-34xx.h	247;"	d
OMAP3430_EXTERNAL_WARM_RST_MASK	prm-regbits-34xx.h	516;"	d
OMAP3430_EXTVOL_POL_MASK	prm-regbits-34xx.h	560;"	d
OMAP3430_FORCEUPDATE_MASK	prm-regbits-34xx.h	40;"	d
OMAP3430_FORCEWKUP_EN_MASK	prm-regbits-34xx.h	212;"	d
OMAP3430_FORCEWKUP_ST_MASK	prm-regbits-34xx.h	208;"	d
OMAP3430_FS_USB_WKUP_EN_MASK	prm-regbits-34xx.h	280;"	d
OMAP3430_FS_USB_WKUP_ST_MASK	prm-regbits-34xx.h	248;"	d
OMAP3430_GLOBAL_COLD_RST_MASK	prm-regbits-34xx.h	521;"	d
OMAP3430_GLOBAL_SW_RST_MASK	prm-regbits-34xx.h	520;"	d
OMAP3430_GRPSEL_D2D_MASK	prm-regbits-34xx.h	117;"	d
OMAP3430_GRPSEL_FSHOSTUSB_MASK	prm-regbits-34xx.h	334;"	d
OMAP3430_GRPSEL_GPIO1_MASK	prm-regbits-34xx.h	151;"	d
OMAP3430_GRPSEL_GPIO2_MASK	prm-regbits-34xx.h	133;"	d
OMAP3430_GRPSEL_GPIO3_MASK	prm-regbits-34xx.h	132;"	d
OMAP3430_GRPSEL_GPIO4_MASK	prm-regbits-34xx.h	131;"	d
OMAP3430_GRPSEL_GPIO5_MASK	prm-regbits-34xx.h	130;"	d
OMAP3430_GRPSEL_GPIO6_MASK	prm-regbits-34xx.h	129;"	d
OMAP3430_GRPSEL_GPT10_MASK	prm-regbits-34xx.h	113;"	d
OMAP3430_GRPSEL_GPT11_MASK	prm-regbits-34xx.h	112;"	d
OMAP3430_GRPSEL_GPT12_MASK	prm-regbits-34xx.h	152;"	d
OMAP3430_GRPSEL_GPT1_MASK	prm-regbits-34xx.h	153;"	d
OMAP3430_GRPSEL_GPT2_MASK	prm-regbits-34xx.h	142;"	d
OMAP3430_GRPSEL_GPT3_MASK	prm-regbits-34xx.h	141;"	d
OMAP3430_GRPSEL_GPT4_MASK	prm-regbits-34xx.h	140;"	d
OMAP3430_GRPSEL_GPT5_MASK	prm-regbits-34xx.h	139;"	d
OMAP3430_GRPSEL_GPT6_MASK	prm-regbits-34xx.h	138;"	d
OMAP3430_GRPSEL_GPT7_MASK	prm-regbits-34xx.h	137;"	d
OMAP3430_GRPSEL_GPT8_MASK	prm-regbits-34xx.h	136;"	d
OMAP3430_GRPSEL_GPT9_MASK	prm-regbits-34xx.h	135;"	d
OMAP3430_GRPSEL_HSOTGUSB_MASK	prm-regbits-34xx.h	116;"	d
OMAP3430_GRPSEL_I2C1_MASK	prm-regbits-34xx.h	109;"	d
OMAP3430_GRPSEL_I2C1_SHIFT	prm-regbits-34xx.h	108;"	d
OMAP3430_GRPSEL_I2C2_MASK	prm-regbits-34xx.h	107;"	d
OMAP3430_GRPSEL_I2C2_SHIFT	prm-regbits-34xx.h	106;"	d
OMAP3430_GRPSEL_I2C3_MASK	prm-regbits-34xx.h	105;"	d
OMAP3430_GRPSEL_I2C3_SHIFT	prm-regbits-34xx.h	104;"	d
OMAP3430_GRPSEL_IO_MASK	prm-regbits-34xx.h	148;"	d
OMAP3430_GRPSEL_MCBSP1_MASK	prm-regbits-34xx.h	115;"	d
OMAP3430_GRPSEL_MCBSP2_MASK	prm-regbits-34xx.h	145;"	d
OMAP3430_GRPSEL_MCBSP3_MASK	prm-regbits-34xx.h	144;"	d
OMAP3430_GRPSEL_MCBSP4_MASK	prm-regbits-34xx.h	143;"	d
OMAP3430_GRPSEL_MCBSP5_MASK	prm-regbits-34xx.h	114;"	d
OMAP3430_GRPSEL_MCSPI1_MASK	prm-regbits-34xx.h	103;"	d
OMAP3430_GRPSEL_MCSPI2_MASK	prm-regbits-34xx.h	102;"	d
OMAP3430_GRPSEL_MCSPI3_MASK	prm-regbits-34xx.h	101;"	d
OMAP3430_GRPSEL_MCSPI4_MASK	prm-regbits-34xx.h	100;"	d
OMAP3430_GRPSEL_MMC1_MASK	prm-regbits-34xx.h	99;"	d
OMAP3430_GRPSEL_MMC2_MASK	prm-regbits-34xx.h	98;"	d
OMAP3430_GRPSEL_SR1_MASK	prm-regbits-34xx.h	150;"	d
OMAP3430_GRPSEL_SR2_MASK	prm-regbits-34xx.h	149;"	d
OMAP3430_GRPSEL_UART1_MASK	prm-regbits-34xx.h	111;"	d
OMAP3430_GRPSEL_UART2_MASK	prm-regbits-34xx.h	110;"	d
OMAP3430_GRPSEL_UART3_MASK	prm-regbits-34xx.h	134;"	d
OMAP3430_GR_MOD	prcm-common.h	47;"	d
OMAP3430_HSEN_MASK	prm-regbits-34xx.h	488;"	d
OMAP3430_HSMASTER_MASK	prm-regbits-34xx.h	486;"	d
OMAP3430_ICECRUSHER_RST_MASK	prm-regbits-34xx.h	512;"	d
OMAP3430_ICEPICK_RST_MASK	prm-regbits-34xx.h	513;"	d
OMAP3430_INITVDD_MASK	prm-regbits-34xx.h	39;"	d
OMAP3430_INITVOLTAGE_MASK	prm-regbits-34xx.h	37;"	d
OMAP3430_INITVOLTAGE_SHIFT	prm-regbits-34xx.h	36;"	d
OMAP3430_IO_EN_MASK	prm-regbits-34xx.h	268;"	d
OMAP3430_IO_ST_MASK	prm-regbits-34xx.h	236;"	d
OMAP3430_ISP_BASE	plat/omap34xx.h	51;"	d
OMAP3430_ISP_CBUFF_BASE	plat/omap34xx.h	52;"	d
OMAP3430_ISP_CBUFF_END	plat/omap34xx.h	69;"	d
OMAP3430_ISP_CCDC_BASE	plat/omap34xx.h	54;"	d
OMAP3430_ISP_CCDC_END	plat/omap34xx.h	71;"	d
OMAP3430_ISP_CCP2_BASE	plat/omap34xx.h	53;"	d
OMAP3430_ISP_CCP2_END	plat/omap34xx.h	70;"	d
OMAP3430_ISP_CSI2A_REGS1_BASE	plat/omap34xx.h	61;"	d
OMAP3430_ISP_CSI2A_REGS1_END	plat/omap34xx.h	78;"	d
OMAP3430_ISP_CSIPHY2_BASE	plat/omap34xx.h	62;"	d
OMAP3430_ISP_CSIPHY2_END	plat/omap34xx.h	79;"	d
OMAP3430_ISP_END	plat/omap34xx.h	68;"	d
OMAP3430_ISP_H3A_BASE	plat/omap34xx.h	56;"	d
OMAP3430_ISP_H3A_END	plat/omap34xx.h	73;"	d
OMAP3430_ISP_HIST_BASE	plat/omap34xx.h	55;"	d
OMAP3430_ISP_HIST_END	plat/omap34xx.h	72;"	d
OMAP3430_ISP_MMU_BASE	plat/omap34xx.h	60;"	d
OMAP3430_ISP_MMU_END	plat/omap34xx.h	77;"	d
OMAP3430_ISP_PREV_BASE	plat/omap34xx.h	57;"	d
OMAP3430_ISP_PREV_END	plat/omap34xx.h	74;"	d
OMAP3430_ISP_RESZ_BASE	plat/omap34xx.h	58;"	d
OMAP3430_ISP_RESZ_END	plat/omap34xx.h	75;"	d
OMAP3430_ISP_SBL_BASE	plat/omap34xx.h	59;"	d
OMAP3430_ISP_SBL_END	plat/omap34xx.h	76;"	d
OMAP3430_IVA2_CLK_SRC_MASK	cm-regbits-34xx.h	82;"	d
OMAP3430_IVA2_CLK_SRC_SHIFT	cm-regbits-34xx.h	81;"	d
OMAP3430_IVA2_DPLL_CLKOUT_DIV_MASK	cm-regbits-34xx.h	90;"	d
OMAP3430_IVA2_DPLL_CLKOUT_DIV_SHIFT	cm-regbits-34xx.h	89;"	d
OMAP3430_IVA2_DPLL_DIV_MASK	cm-regbits-34xx.h	86;"	d
OMAP3430_IVA2_DPLL_DIV_SHIFT	cm-regbits-34xx.h	85;"	d
OMAP3430_IVA2_DPLL_FREQSEL_MASK	cm-regbits-34xx.h	63;"	d
OMAP3430_IVA2_DPLL_FREQSEL_SHIFT	cm-regbits-34xx.h	62;"	d
OMAP3430_IVA2_DPLL_MULT_MASK	cm-regbits-34xx.h	84;"	d
OMAP3430_IVA2_DPLL_MULT_SHIFT	cm-regbits-34xx.h	83;"	d
OMAP3430_IVA2_DPLL_RAMPTIME_MASK	cm-regbits-34xx.h	61;"	d
OMAP3430_IVA2_DPLL_RAMPTIME_SHIFT	cm-regbits-34xx.h	60;"	d
OMAP3430_IVA2_MOD	prcm-common.h	40;"	d
OMAP3430_IVA2_SW_RST1_MASK	prm-regbits-34xx.h	168;"	d
OMAP3430_IVA2_SW_RST2_MASK	prm-regbits-34xx.h	167;"	d
OMAP3430_IVA2_SW_RST3_MASK	prm-regbits-34xx.h	166;"	d
OMAP3430_L1FLATMEMONSTATE_MASK	prm-regbits-34xx.h	178;"	d
OMAP3430_L1FLATMEMONSTATE_SHIFT	prm-regbits-34xx.h	177;"	d
OMAP3430_L1FLATMEMRETSTATE_MASK	prm-regbits-34xx.h	183;"	d
OMAP3430_L1FLATMEMSTATEST_MASK	prm-regbits-34xx.h	192;"	d
OMAP3430_L1FLATMEMSTATEST_SHIFT	prm-regbits-34xx.h	191;"	d
OMAP3430_L2CACHEONSTATE_MASK	prm-regbits-34xx.h	308;"	d
OMAP3430_L2CACHEONSTATE_SHIFT	prm-regbits-34xx.h	307;"	d
OMAP3430_L2CACHERETSTATE_MASK	prm-regbits-34xx.h	309;"	d
OMAP3430_L2CACHESTATEST_MASK	prm-regbits-34xx.h	314;"	d
OMAP3430_L2CACHESTATEST_SHIFT	prm-regbits-34xx.h	313;"	d
OMAP3430_L2FLATMEMONSTATE_MASK	prm-regbits-34xx.h	174;"	d
OMAP3430_L2FLATMEMONSTATE_SHIFT	prm-regbits-34xx.h	173;"	d
OMAP3430_L2FLATMEMRETSTATE_MASK	prm-regbits-34xx.h	181;"	d
OMAP3430_L2FLATMEMSTATEST_MASK	prm-regbits-34xx.h	188;"	d
OMAP3430_L2FLATMEMSTATEST_SHIFT	prm-regbits-34xx.h	187;"	d
OMAP3430_LASTL1FLATMEMSTATEENTERED_MASK	prm-regbits-34xx.h	202;"	d
OMAP3430_LASTL1FLATMEMSTATEENTERED_SHIFT	prm-regbits-34xx.h	201;"	d
OMAP3430_LASTL2CACHESTATEENTERED_MASK	prm-regbits-34xx.h	319;"	d
OMAP3430_LASTL2CACHESTATEENTERED_SHIFT	prm-regbits-34xx.h	318;"	d
OMAP3430_LASTL2FLATMEMSTATEENTERED_MASK	prm-regbits-34xx.h	198;"	d
OMAP3430_LASTL2FLATMEMSTATEENTERED_SHIFT	prm-regbits-34xx.h	197;"	d
OMAP3430_LASTLOGICL1CACHESTATEENTERED_MASK	prm-regbits-34xx.h	320;"	d
OMAP3430_LASTLOGICSTATEENTERED_MASK	prm-regbits-34xx.h	81;"	d
OMAP3430_LASTMEM1STATEENTERED_MASK	prm-regbits-34xx.h	358;"	d
OMAP3430_LASTMEM1STATEENTERED_SHIFT	prm-regbits-34xx.h	357;"	d
OMAP3430_LASTMEM2STATEENTERED_MASK	prm-regbits-34xx.h	356;"	d
OMAP3430_LASTMEM2STATEENTERED_SHIFT	prm-regbits-34xx.h	355;"	d
OMAP3430_LASTPOWERSTATEENTERED_MASK	prm-regbits-34xx.h	89;"	d
OMAP3430_LASTPOWERSTATEENTERED_SHIFT	prm-regbits-34xx.h	88;"	d
OMAP3430_LASTSHAREDL1CACHEFLATSTATEENTERED_MASK	prm-regbits-34xx.h	204;"	d
OMAP3430_LASTSHAREDL1CACHEFLATSTATEENTERED_SHIFT	prm-regbits-34xx.h	203;"	d
OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_MASK	prm-regbits-34xx.h	200;"	d
OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_SHIFT	prm-regbits-34xx.h	199;"	d
OMAP3430_LOGICL1CACHERETSTATE_MASK	prm-regbits-34xx.h	310;"	d
OMAP3430_LOGICL1CACHESTATEST_MASK	prm-regbits-34xx.h	315;"	d
OMAP3430_LOGICSTATEST_MASK	prm-regbits-34xx.h	78;"	d
OMAP3430_MCODE_MASK	prm-regbits-34xx.h	490;"	d
OMAP3430_MCODE_SHIFT	prm-regbits-34xx.h	489;"	d
OMAP3430_MEM1ONSTATE_MASK	prm-regbits-34xx.h	344;"	d
OMAP3430_MEM1ONSTATE_SHIFT	prm-regbits-34xx.h	343;"	d
OMAP3430_MEM1RETSTATE_MASK	prm-regbits-34xx.h	346;"	d
OMAP3430_MEM1STATEST_MASK	prm-regbits-34xx.h	352;"	d
OMAP3430_MEM1STATEST_SHIFT	prm-regbits-34xx.h	351;"	d
OMAP3430_MEM2ONSTATE_MASK	prm-regbits-34xx.h	342;"	d
OMAP3430_MEM2ONSTATE_SHIFT	prm-regbits-34xx.h	341;"	d
OMAP3430_MEM2RETSTATE_MASK	prm-regbits-34xx.h	345;"	d
OMAP3430_MEM2STATEST_MASK	prm-regbits-34xx.h	350;"	d
OMAP3430_MEM2STATEST_SHIFT	prm-regbits-34xx.h	349;"	d
OMAP3430_MEMONSTATE_MASK	prm-regbits-34xx.h	124;"	d
OMAP3430_MEMONSTATE_SHIFT	prm-regbits-34xx.h	123;"	d
OMAP3430_MEMORYCHANGE_MASK	prm-regbits-34xx.h	75;"	d
OMAP3430_MEMRETSTATE_MASK	prm-regbits-34xx.h	125;"	d
OMAP3430_MODEM_SECURITY_VIOL_RST_MASK	prm-regbits-34xx.h	327;"	d
OMAP3430_MPU_CLK_SRC_MASK	cm-regbits-34xx.h	127;"	d
OMAP3430_MPU_CLK_SRC_SHIFT	cm-regbits-34xx.h	126;"	d
OMAP3430_MPU_DPLL_CLKOUT_DIV_MASK	cm-regbits-34xx.h	135;"	d
OMAP3430_MPU_DPLL_CLKOUT_DIV_SHIFT	cm-regbits-34xx.h	134;"	d
OMAP3430_MPU_DPLL_DIV_MASK	cm-regbits-34xx.h	131;"	d
OMAP3430_MPU_DPLL_DIV_SHIFT	cm-regbits-34xx.h	130;"	d
OMAP3430_MPU_DPLL_FREQSEL_MASK	cm-regbits-34xx.h	108;"	d
OMAP3430_MPU_DPLL_FREQSEL_SHIFT	cm-regbits-34xx.h	107;"	d
OMAP3430_MPU_DPLL_MULT_MASK	cm-regbits-34xx.h	129;"	d
OMAP3430_MPU_DPLL_MULT_SHIFT	cm-regbits-34xx.h	128;"	d
OMAP3430_MPU_DPLL_RAMPTIME_MASK	cm-regbits-34xx.h	106;"	d
OMAP3430_MPU_DPLL_RAMPTIME_SHIFT	cm-regbits-34xx.h	105;"	d
OMAP3430_MPU_DPLL_RECAL_EN_MASK	prm-regbits-34xx.h	271;"	d
OMAP3430_MPU_DPLL_RECAL_EN_SHIFT	prm-regbits-34xx.h	272;"	d
OMAP3430_MPU_DPLL_ST_MASK	prm-regbits-34xx.h	239;"	d
OMAP3430_MPU_DPLL_ST_SHIFT	prm-regbits-34xx.h	240;"	d
OMAP3430_MPU_WD_RST_MASK	prm-regbits-34xx.h	518;"	d
OMAP3430_MUX_CTRL_MASK	cm-regbits-34xx.h	735;"	d
OMAP3430_MUX_CTRL_SHIFT	cm-regbits-34xx.h	734;"	d
OMAP3430_NEON_MOD	prcm-common.h	48;"	d
OMAP3430_OFFLOADMODE_MASK	prm-regbits-34xx.h	293;"	d
OMAP3430_OFFLOADMODE_SHIFT	prm-regbits-34xx.h	292;"	d
OMAP3430_OFFMODESETUPTIME_MASK	prm-regbits-34xx.h	564;"	d
OMAP3430_OFFMODESETUPTIME_SHIFT	prm-regbits-34xx.h	563;"	d
OMAP3430_OFFMODE_POL_MASK	prm-regbits-34xx.h	557;"	d
OMAP3430_OFFSET_TIME_MASK	prm-regbits-34xx.h	550;"	d
OMAP3430_OFFSET_TIME_SHIFT	prm-regbits-34xx.h	549;"	d
OMAP3430_OFFTIMEVAL_MASK	prm-regbits-34xx.h	304;"	d
OMAP3430_OFFTIMEVAL_SHIFT	prm-regbits-34xx.h	303;"	d
OMAP3430_OFF_MASK	prm-regbits-34xx.h	29;"	d
OMAP3430_OFF_SHIFT	prm-regbits-34xx.h	28;"	d
OMAP3430_ONLOADMODE_MASK	prm-regbits-34xx.h	295;"	d
OMAP3430_ONLOADMODE_SHIFT	prm-regbits-34xx.h	294;"	d
OMAP3430_ONLP_MASK	prm-regbits-34xx.h	25;"	d
OMAP3430_ONLP_SHIFT	prm-regbits-34xx.h	24;"	d
OMAP3430_ONTIMEVAL_MASK	prm-regbits-34xx.h	300;"	d
OMAP3430_ONTIMEVAL_SHIFT	prm-regbits-34xx.h	299;"	d
OMAP3430_ON_MASK	prm-regbits-34xx.h	23;"	d
OMAP3430_ON_SHIFT	prm-regbits-34xx.h	22;"	d
OMAP3430_OVERRIDE_ENABLE_MASK	cm-regbits-34xx.h	50;"	d
OMAP3430_PCHARGE_TIME_MASK	prm-regbits-34xx.h	532;"	d
OMAP3430_PCHARGE_TIME_SHIFT	prm-regbits-34xx.h	531;"	d
OMAP3430_PERIPH_DPLL_DIV_MASK	cm-regbits-34xx.h	536;"	d
OMAP3430_PERIPH_DPLL_DIV_SHIFT	cm-regbits-34xx.h	535;"	d
OMAP3430_PERIPH_DPLL_EMU_DIV_MASK	cm-regbits-34xx.h	755;"	d
OMAP3430_PERIPH_DPLL_EMU_DIV_SHIFT	cm-regbits-34xx.h	754;"	d
OMAP3430_PERIPH_DPLL_EMU_MULT_MASK	cm-regbits-34xx.h	753;"	d
OMAP3430_PERIPH_DPLL_EMU_MULT_SHIFT	cm-regbits-34xx.h	752;"	d
OMAP3430_PERIPH_DPLL_FREQSEL_MASK	cm-regbits-34xx.h	464;"	d
OMAP3430_PERIPH_DPLL_FREQSEL_SHIFT	cm-regbits-34xx.h	463;"	d
OMAP3430_PERIPH_DPLL_MULT_MASK	cm-regbits-34xx.h	533;"	d
OMAP3430_PERIPH_DPLL_MULT_SHIFT	cm-regbits-34xx.h	532;"	d
OMAP3430_PERIPH_DPLL_RAMPTIME_MASK	cm-regbits-34xx.h	462;"	d
OMAP3430_PERIPH_DPLL_RAMPTIME_SHIFT	cm-regbits-34xx.h	461;"	d
OMAP3430_PERIPH_DPLL_RECAL_EN_MASK	prm-regbits-34xx.h	273;"	d
OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT	prm-regbits-34xx.h	274;"	d
OMAP3430_PERIPH_DPLL_ST_MASK	prm-regbits-34xx.h	241;"	d
OMAP3430_PERIPH_DPLL_ST_SHIFT	prm-regbits-34xx.h	242;"	d
OMAP3430_PER_MOD	prcm-common.h	45;"	d
OMAP3430_PM_IVAGRPSEL	prm2xxx_3xxx.h	220;"	d
OMAP3430_PM_IVAGRPSEL1	prm2xxx_3xxx.h	221;"	d
OMAP3430_PM_MPUGRPSEL	prm2xxx_3xxx.h	216;"	d
OMAP3430_PM_MPUGRPSEL1	prm2xxx_3xxx.h	217;"	d
OMAP3430_PM_PREPWSTST	prm2xxx_3xxx.h	224;"	d
OMAP3430_PM_WKDEP_CAM_EN_IVA2_MASK	prm-regbits-34xx.h	409;"	d
OMAP3430_PM_WKDEP_DSS_EN_IVA2_MASK	prm-regbits-34xx.h	398;"	d
OMAP3430_PM_WKDEP_GFX_EN_IVA2_MASK	prm-regbits-34xx.h	363;"	d
OMAP3430_PM_WKDEP_MPU_EN_DSS_MASK	prm-regbits-34xx.h	287;"	d
OMAP3430_PM_WKDEP_MPU_EN_DSS_SHIFT	prm-regbits-34xx.h	286;"	d
OMAP3430_PM_WKDEP_MPU_EN_IVA2_MASK	prm-regbits-34xx.h	289;"	d
OMAP3430_PM_WKDEP_MPU_EN_IVA2_SHIFT	prm-regbits-34xx.h	288;"	d
OMAP3430_PM_WKDEP_PER_EN_IVA2_MASK	prm-regbits-34xx.h	431;"	d
OMAP3430_PM_WKEN_DSS_EN_DSS_MASK	prm-regbits-34xx.h	395;"	d
OMAP3430_PRM_BASE	plat/omap34xx.h	42;"	d
OMAP3430_PRM_CLKOUT_CTRL	prm2xxx_3xxx.h	174;"	d
OMAP3430_PRM_CLKSEL	prm2xxx_3xxx.h	172;"	d
OMAP3430_PRM_CLKSETUP	prm2xxx_3xxx.h	141;"	d
OMAP3430_PRM_CLKSRC_CTRL	prm2xxx_3xxx.h	135;"	d
OMAP3430_PRM_IRQENABLE_IVA2	prm2xxx_3xxx.h	227;"	d
OMAP3430_PRM_IRQENABLE_IVA2_IVA2_DPLL_RECAL_EN_MASK	prm-regbits-34xx.h	211;"	d
OMAP3430_PRM_IRQENABLE_MPU	prm2xxx_3xxx.h	105;"	d
OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_MASK	prm-regbits-34xx.h	269;"	d
OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_SHIFT	prm-regbits-34xx.h	270;"	d
OMAP3430_PRM_IRQSTATUS_IVA2	prm2xxx_3xxx.h	226;"	d
OMAP3430_PRM_IRQSTATUS_IVA2_IVA2_DPLL_ST_MASK	prm-regbits-34xx.h	207;"	d
OMAP3430_PRM_IRQSTATUS_MPU	prm2xxx_3xxx.h	103;"	d
OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_MASK	prm-regbits-34xx.h	237;"	d
OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_SHIFT	prm-regbits-34xx.h	238;"	d
OMAP3430_PRM_POLCTRL	prm2xxx_3xxx.h	143;"	d
OMAP3430_PRM_REVISION	prm2xxx_3xxx.h	98;"	d
OMAP3430_PRM_RSTCTRL	prm2xxx_3xxx.h	125;"	d
OMAP3430_PRM_RSTST	prm2xxx_3xxx.h	129;"	d
OMAP3430_PRM_RSTTIME	prm2xxx_3xxx.h	127;"	d
OMAP3430_PRM_SRAM_PCHARGE	prm2xxx_3xxx.h	133;"	d
OMAP3430_PRM_SYSCONFIG	prm2xxx_3xxx.h	100;"	d
OMAP3430_PRM_VC_BYPASS_VAL	prm2xxx_3xxx.h	123;"	d
OMAP3430_PRM_VC_CH_CONF	prm2xxx_3xxx.h	119;"	d
OMAP3430_PRM_VC_CH_CONF_SA0_MASK	prm-regbits-34xx.h	483;"	d
OMAP3430_PRM_VC_CH_CONF_SA1_MASK	prm-regbits-34xx.h	478;"	d
OMAP3430_PRM_VC_CMD_VAL_0	prm2xxx_3xxx.h	115;"	d
OMAP3430_PRM_VC_CMD_VAL_1	prm2xxx_3xxx.h	117;"	d
OMAP3430_PRM_VC_I2C_CFG	prm2xxx_3xxx.h	121;"	d
OMAP3430_PRM_VC_SMPS_CMD_RA	prm2xxx_3xxx.h	113;"	d
OMAP3430_PRM_VC_SMPS_SA	prm2xxx_3xxx.h	109;"	d
OMAP3430_PRM_VC_SMPS_SA_SA0_MASK	prm-regbits-34xx.h	447;"	d
OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT	prm-regbits-34xx.h	446;"	d
OMAP3430_PRM_VC_SMPS_SA_SA1_MASK	prm-regbits-34xx.h	445;"	d
OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT	prm-regbits-34xx.h	444;"	d
OMAP3430_PRM_VC_SMPS_VOL_RA	prm2xxx_3xxx.h	111;"	d
OMAP3430_PRM_VOLTCTRL	prm2xxx_3xxx.h	131;"	d
OMAP3430_PRM_VOLTOFFSET	prm2xxx_3xxx.h	139;"	d
OMAP3430_PRM_VOLTSETUP1	prm2xxx_3xxx.h	137;"	d
OMAP3430_PRM_VOLTSETUP2	prm2xxx_3xxx.h	145;"	d
OMAP3430_PRM_VP1_CONFIG	prm2xxx_3xxx.h	147;"	d
OMAP3430_PRM_VP1_STATUS	prm2xxx_3xxx.h	157;"	d
OMAP3430_PRM_VP1_VLIMITTO	prm2xxx_3xxx.h	153;"	d
OMAP3430_PRM_VP1_VOLTAGE	prm2xxx_3xxx.h	155;"	d
OMAP3430_PRM_VP1_VSTEPMAX	prm2xxx_3xxx.h	151;"	d
OMAP3430_PRM_VP1_VSTEPMIN	prm2xxx_3xxx.h	149;"	d
OMAP3430_PRM_VP2_CONFIG	prm2xxx_3xxx.h	159;"	d
OMAP3430_PRM_VP2_STATUS	prm2xxx_3xxx.h	169;"	d
OMAP3430_PRM_VP2_VLIMITTO	prm2xxx_3xxx.h	165;"	d
OMAP3430_PRM_VP2_VOLTAGE	prm2xxx_3xxx.h	167;"	d
OMAP3430_PRM_VP2_VSTEPMAX	prm2xxx_3xxx.h	163;"	d
OMAP3430_PRM_VP2_VSTEPMIN	prm2xxx_3xxx.h	161;"	d
OMAP3430_PWRDN_96M_SHIFT	cm-regbits-34xx.h	460;"	d
OMAP3430_PWRDN_CAM_SHIFT	cm-regbits-34xx.h	457;"	d
OMAP3430_PWRDN_DSS1_SHIFT	cm-regbits-34xx.h	458;"	d
OMAP3430_PWRDN_EMU_CORE_SHIFT	cm-regbits-34xx.h	469;"	d
OMAP3430_PWRDN_EMU_PERIPH_SHIFT	cm-regbits-34xx.h	456;"	d
OMAP3430_PWRDN_TV_SHIFT	cm-regbits-34xx.h	459;"	d
OMAP3430_RAC0_MASK	prm-regbits-34xx.h	481;"	d
OMAP3430_RAC1_MASK	prm-regbits-34xx.h	476;"	d
OMAP3430_RACEN0_MASK	prm-regbits-34xx.h	480;"	d
OMAP3430_RACEN1_MASK	prm-regbits-34xx.h	475;"	d
OMAP3430_RAV0_MASK	prm-regbits-34xx.h	482;"	d
OMAP3430_RAV1_MASK	prm-regbits-34xx.h	477;"	d
OMAP3430_REGADDR_MASK	prm-regbits-34xx.h	497;"	d
OMAP3430_REGADDR_SHIFT	prm-regbits-34xx.h	496;"	d
OMAP3430_RET_MASK	prm-regbits-34xx.h	27;"	d
OMAP3430_RET_SHIFT	prm-regbits-34xx.h	26;"	d
OMAP3430_REV_ES1_0	plat/cpu.h	386;"	d
OMAP3430_REV_ES2_0	plat/cpu.h	387;"	d
OMAP3430_REV_ES2_1	plat/cpu.h	388;"	d
OMAP3430_REV_ES3_0	plat/cpu.h	389;"	d
OMAP3430_REV_ES3_1	plat/cpu.h	390;"	d
OMAP3430_REV_ES3_1_2	plat/cpu.h	391;"	d
OMAP3430_REV_MASK	prcm-common.h	194;"	d
OMAP3430_REV_SHIFT	prcm-common.h	193;"	d
OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK	prm-regbits-34xx.h	323;"	d
OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RST_MASK	prm-regbits-34xx.h	324;"	d
OMAP3430_RM_RSTST_CORE_MODEM_SW_RSTPWRON_MASK	prm-regbits-34xx.h	328;"	d
OMAP3430_RM_RSTST_CORE_MODEM_SW_RST_MASK	prm-regbits-34xx.h	329;"	d
OMAP3430_RST1_IVA2_MASK	prm-regbits-34xx.h	160;"	d
OMAP3430_RST2_IVA2_MASK	prm-regbits-34xx.h	159;"	d
OMAP3430_RST3_IVA2_MASK	prm-regbits-34xx.h	158;"	d
OMAP3430_RSTTIME1_MASK	prm-regbits-34xx.h	509;"	d
OMAP3430_RSTTIME1_SHIFT	prm-regbits-34xx.h	508;"	d
OMAP3430_RSTTIME2_MASK	prm-regbits-34xx.h	507;"	d
OMAP3430_RSTTIME2_SHIFT	prm-regbits-34xx.h	506;"	d
OMAP3430_RST_DPLL3_MASK	prm-regbits-34xx.h	502;"	d
OMAP3430_RST_GS_MASK	prm-regbits-34xx.h	503;"	d
OMAP3430_SECURE_WD_RST_MASK	prm-regbits-34xx.h	517;"	d
OMAP3430_SECURITY_VIOL_RST_MASK	prm-regbits-34xx.h	519;"	d
OMAP3430_SEL_OFF_MASK	prm-regbits-34xx.h	525;"	d
OMAP3430_SEL_VMODE_MASK	prm-regbits-34xx.h	524;"	d
OMAP3430_SETUP_TIME1_MASK	prm-regbits-34xx.h	546;"	d
OMAP3430_SETUP_TIME1_SHIFT	prm-regbits-34xx.h	545;"	d
OMAP3430_SETUP_TIME2_MASK	prm-regbits-34xx.h	544;"	d
OMAP3430_SETUP_TIME2_SHIFT	prm-regbits-34xx.h	543;"	d
OMAP3430_SETUP_TIME_MASK	prm-regbits-34xx.h	554;"	d
OMAP3430_SETUP_TIME_SHIFT	prm-regbits-34xx.h	553;"	d
OMAP3430_SHAREDL1CACHEFLATONSTATE_MASK	prm-regbits-34xx.h	180;"	d
OMAP3430_SHAREDL1CACHEFLATONSTATE_SHIFT	prm-regbits-34xx.h	179;"	d
OMAP3430_SHAREDL1CACHEFLATRETSTATE_MASK	prm-regbits-34xx.h	184;"	d
OMAP3430_SHAREDL1CACHEFLATSTATEST_MASK	prm-regbits-34xx.h	194;"	d
OMAP3430_SHAREDL1CACHEFLATSTATEST_SHIFT	prm-regbits-34xx.h	193;"	d
OMAP3430_SHAREDL2CACHEFLATONSTATE_MASK	prm-regbits-34xx.h	176;"	d
OMAP3430_SHAREDL2CACHEFLATONSTATE_SHIFT	prm-regbits-34xx.h	175;"	d
OMAP3430_SHAREDL2CACHEFLATRETSTATE_MASK	prm-regbits-34xx.h	182;"	d
OMAP3430_SHAREDL2CACHEFLATSTATEST_MASK	prm-regbits-34xx.h	190;"	d
OMAP3430_SHAREDL2CACHEFLATSTATEST_SHIFT	prm-regbits-34xx.h	189;"	d
OMAP3430_SLAVEADDR_MASK	prm-regbits-34xx.h	499;"	d
OMAP3430_SLAVEADDR_SHIFT	prm-regbits-34xx.h	498;"	d
OMAP3430_SMPSWAITTIMEMAX_MASK	prm-regbits-34xx.h	51;"	d
OMAP3430_SMPSWAITTIMEMAX_SHIFT	prm-regbits-34xx.h	50;"	d
OMAP3430_SMPSWAITTIMEMIN_MASK	prm-regbits-34xx.h	45;"	d
OMAP3430_SMPSWAITTIMEMIN_SHIFT	prm-regbits-34xx.h	44;"	d
OMAP3430_SOURCE_48M_MASK	cm-regbits-34xx.h	529;"	d
OMAP3430_SOURCE_48M_SHIFT	cm-regbits-34xx.h	528;"	d
OMAP3430_SOURCE_54M_MASK	cm-regbits-34xx.h	527;"	d
OMAP3430_SOURCE_54M_SHIFT	cm-regbits-34xx.h	526;"	d
OMAP3430_SOURCE_96M_MASK	cm-regbits-34xx.h	525;"	d
OMAP3430_SOURCE_96M_SHIFT	cm-regbits-34xx.h	524;"	d
OMAP3430_SREN_MASK	prm-regbits-34xx.h	487;"	d
OMAP3430_ST_12M_CLK_MASK	cm-regbits-34xx.h	490;"	d
OMAP3430_ST_32KSYNC_MASK	cm-regbits-34xx.h	430;"	d
OMAP3430_ST_32KSYNC_MASK	prcm-common.h	313;"	d
OMAP3430_ST_32KSYNC_SHIFT	cm-regbits-34xx.h	429;"	d
OMAP3430_ST_32KSYNC_SHIFT	prcm-common.h	312;"	d
OMAP3430_ST_48M_CLK_MASK	cm-regbits-34xx.h	491;"	d
OMAP3430_ST_54M_CLK_MASK	cm-regbits-34xx.h	489;"	d
OMAP3430_ST_96M_CLK_MASK	cm-regbits-34xx.h	492;"	d
OMAP3430_ST_AES1_MASK	cm-regbits-34xx.h	235;"	d
OMAP3430_ST_AES1_SHIFT	cm-regbits-34xx.h	234;"	d
OMAP3430_ST_AES2_MASK	cm-regbits-34xx.h	201;"	d
OMAP3430_ST_AES2_SHIFT	cm-regbits-34xx.h	200;"	d
OMAP3430_ST_CAM_MASK	cm-regbits-34xx.h	614;"	d
OMAP3430_ST_CORE_CLK_MASK	cm-regbits-34xx.h	496;"	d
OMAP3430_ST_CORE_CLK_SHIFT	cm-regbits-34xx.h	495;"	d
OMAP3430_ST_D2D_MASK	prcm-common.h	285;"	d
OMAP3430_ST_D2D_SHIFT	prcm-common.h	284;"	d
OMAP3430_ST_DES1_MASK	cm-regbits-34xx.h	241;"	d
OMAP3430_ST_DES1_SHIFT	cm-regbits-34xx.h	240;"	d
OMAP3430_ST_DES2_MASK	cm-regbits-34xx.h	205;"	d
OMAP3430_ST_DES2_SHIFT	cm-regbits-34xx.h	204;"	d
OMAP3430_ST_GPIO1_MASK	prcm-common.h	311;"	d
OMAP3430_ST_GPIO1_SHIFT	prcm-common.h	310;"	d
OMAP3430_ST_GPIO2_MASK	prcm-common.h	382;"	d
OMAP3430_ST_GPIO2_SHIFT	prcm-common.h	381;"	d
OMAP3430_ST_GPIO3_MASK	prcm-common.h	380;"	d
OMAP3430_ST_GPIO3_SHIFT	prcm-common.h	379;"	d
OMAP3430_ST_GPIO4_MASK	prcm-common.h	378;"	d
OMAP3430_ST_GPIO4_SHIFT	prcm-common.h	377;"	d
OMAP3430_ST_GPIO5_MASK	prcm-common.h	376;"	d
OMAP3430_ST_GPIO5_SHIFT	prcm-common.h	375;"	d
OMAP3430_ST_GPIO6_MASK	prcm-common.h	374;"	d
OMAP3430_ST_GPIO6_SHIFT	prcm-common.h	373;"	d
OMAP3430_ST_GPT10_MASK	prcm-common.h	271;"	d
OMAP3430_ST_GPT10_SHIFT	prcm-common.h	270;"	d
OMAP3430_ST_GPT11_MASK	prcm-common.h	269;"	d
OMAP3430_ST_GPT11_SHIFT	prcm-common.h	268;"	d
OMAP3430_ST_GPT12_MASK	prcm-common.h	315;"	d
OMAP3430_ST_GPT12_SHIFT	prcm-common.h	314;"	d
OMAP3430_ST_GPT1_MASK	prcm-common.h	317;"	d
OMAP3430_ST_GPT1_SHIFT	prcm-common.h	316;"	d
OMAP3430_ST_GPT2_MASK	prcm-common.h	400;"	d
OMAP3430_ST_GPT2_SHIFT	prcm-common.h	399;"	d
OMAP3430_ST_GPT3_MASK	prcm-common.h	398;"	d
OMAP3430_ST_GPT3_SHIFT	prcm-common.h	397;"	d
OMAP3430_ST_GPT4_MASK	prcm-common.h	396;"	d
OMAP3430_ST_GPT4_SHIFT	prcm-common.h	395;"	d
OMAP3430_ST_GPT5_MASK	prcm-common.h	394;"	d
OMAP3430_ST_GPT5_SHIFT	prcm-common.h	393;"	d
OMAP3430_ST_GPT6_MASK	prcm-common.h	392;"	d
OMAP3430_ST_GPT6_SHIFT	prcm-common.h	391;"	d
OMAP3430_ST_GPT7_MASK	prcm-common.h	390;"	d
OMAP3430_ST_GPT7_SHIFT	prcm-common.h	389;"	d
OMAP3430_ST_GPT8_MASK	prcm-common.h	388;"	d
OMAP3430_ST_GPT8_SHIFT	prcm-common.h	387;"	d
OMAP3430_ST_GPT9_MASK	prcm-common.h	386;"	d
OMAP3430_ST_GPT9_SHIFT	prcm-common.h	385;"	d
OMAP3430_ST_HDQ_MASK	cm-regbits-34xx.h	211;"	d
OMAP3430_ST_HDQ_SHIFT	cm-regbits-34xx.h	210;"	d
OMAP3430_ST_I2C1_MASK	prcm-common.h	263;"	d
OMAP3430_ST_I2C1_SHIFT	prcm-common.h	262;"	d
OMAP3430_ST_I2C2_MASK	prcm-common.h	261;"	d
OMAP3430_ST_I2C2_SHIFT	prcm-common.h	260;"	d
OMAP3430_ST_I2C3_MASK	prcm-common.h	259;"	d
OMAP3430_ST_I2C3_SHIFT	prcm-common.h	258;"	d
OMAP3430_ST_ICR_MASK	cm-regbits-34xx.h	199;"	d
OMAP3430_ST_ICR_SHIFT	cm-regbits-34xx.h	198;"	d
OMAP3430_ST_IO_CHAIN_MASK	prm-regbits-34xx.h	381;"	d
OMAP3430_ST_IO_MASK	prm-regbits-34xx.h	382;"	d
OMAP3430_ST_IVA2_CLK_MASK	cm-regbits-34xx.h	74;"	d
OMAP3430_ST_IVA2_CLK_SHIFT	cm-regbits-34xx.h	73;"	d
OMAP3430_ST_IVA2_MASK	cm-regbits-34xx.h	70;"	d
OMAP3430_ST_MAILBOXES_MASK	cm-regbits-34xx.h	217;"	d
OMAP3430_ST_MAILBOXES_SHIFT	cm-regbits-34xx.h	216;"	d
OMAP3430_ST_MCBSP1_MASK	prcm-common.h	275;"	d
OMAP3430_ST_MCBSP1_SHIFT	prcm-common.h	274;"	d
OMAP3430_ST_MCBSP2_MASK	cm-regbits-34xx.h	647;"	d
OMAP3430_ST_MCBSP2_SHIFT	cm-regbits-34xx.h	646;"	d
OMAP3430_ST_MCBSP3_MASK	cm-regbits-34xx.h	645;"	d
OMAP3430_ST_MCBSP3_SHIFT	cm-regbits-34xx.h	644;"	d
OMAP3430_ST_MCBSP4_MASK	cm-regbits-34xx.h	643;"	d
OMAP3430_ST_MCBSP4_SHIFT	cm-regbits-34xx.h	642;"	d
OMAP3430_ST_MCBSP5_MASK	prcm-common.h	273;"	d
OMAP3430_ST_MCBSP5_SHIFT	prcm-common.h	272;"	d
OMAP3430_ST_MCSPI1_MASK	prcm-common.h	257;"	d
OMAP3430_ST_MCSPI1_SHIFT	prcm-common.h	256;"	d
OMAP3430_ST_MCSPI2_MASK	prcm-common.h	255;"	d
OMAP3430_ST_MCSPI2_SHIFT	prcm-common.h	254;"	d
OMAP3430_ST_MCSPI3_MASK	prcm-common.h	253;"	d
OMAP3430_ST_MCSPI3_SHIFT	prcm-common.h	252;"	d
OMAP3430_ST_MCSPI4_MASK	prcm-common.h	251;"	d
OMAP3430_ST_MCSPI4_SHIFT	prcm-common.h	250;"	d
OMAP3430_ST_MMC1_MASK	prcm-common.h	249;"	d
OMAP3430_ST_MMC1_SHIFT	prcm-common.h	248;"	d
OMAP3430_ST_MMC2_MASK	prcm-common.h	247;"	d
OMAP3430_ST_MMC2_SHIFT	prcm-common.h	246;"	d
OMAP3430_ST_MMC3_MASK	prcm-common.h	245;"	d
OMAP3430_ST_MMC3_SHIFT	prcm-common.h	244;"	d
OMAP3430_ST_MPU_CLK_MASK	cm-regbits-34xx.h	119;"	d
OMAP3430_ST_MPU_CLK_SHIFT	cm-regbits-34xx.h	118;"	d
OMAP3430_ST_MPU_MASK	cm-regbits-34xx.h	115;"	d
OMAP3430_ST_MSPRO_MASK	cm-regbits-34xx.h	207;"	d
OMAP3430_ST_MSPRO_SHIFT	cm-regbits-34xx.h	206;"	d
OMAP3430_ST_NEON_MASK	cm-regbits-34xx.h	761;"	d
OMAP3430_ST_OMAPCTRL_MASK	cm-regbits-34xx.h	219;"	d
OMAP3430_ST_OMAPCTRL_SHIFT	cm-regbits-34xx.h	218;"	d
OMAP3430_ST_PERIPH_CLK_MASK	cm-regbits-34xx.h	494;"	d
OMAP3430_ST_PERIPH_CLK_SHIFT	cm-regbits-34xx.h	493;"	d
OMAP3430_ST_PKA_MASK	cm-regbits-34xx.h	233;"	d
OMAP3430_ST_PKA_SHIFT	cm-regbits-34xx.h	232;"	d
OMAP3430_ST_RNG_MASK	cm-regbits-34xx.h	237;"	d
OMAP3430_ST_RNG_SHIFT	cm-regbits-34xx.h	236;"	d
OMAP3430_ST_SDMA_MASK	cm-regbits-34xx.h	221;"	d
OMAP3430_ST_SDMA_SHIFT	cm-regbits-34xx.h	220;"	d
OMAP3430_ST_SDRC_MASK	cm-regbits-34xx.h	223;"	d
OMAP3430_ST_SDRC_SHIFT	cm-regbits-34xx.h	222;"	d
OMAP3430_ST_SHA11_MASK	cm-regbits-34xx.h	239;"	d
OMAP3430_ST_SHA11_SHIFT	cm-regbits-34xx.h	238;"	d
OMAP3430_ST_SHA12_MASK	cm-regbits-34xx.h	203;"	d
OMAP3430_ST_SHA12_SHIFT	cm-regbits-34xx.h	202;"	d
OMAP3430_ST_SR1_MASK	prcm-common.h	309;"	d
OMAP3430_ST_SR1_SHIFT	prcm-common.h	308;"	d
OMAP3430_ST_SR2_MASK	prcm-common.h	307;"	d
OMAP3430_ST_SR2_SHIFT	prcm-common.h	306;"	d
OMAP3430_ST_SSI_STDBY_MASK	cm-regbits-34xx.h	225;"	d
OMAP3430_ST_SSI_STDBY_SHIFT	cm-regbits-34xx.h	224;"	d
OMAP3430_ST_UART1_MASK	prcm-common.h	267;"	d
OMAP3430_ST_UART1_SHIFT	prcm-common.h	266;"	d
OMAP3430_ST_UART2_MASK	prcm-common.h	265;"	d
OMAP3430_ST_UART2_SHIFT	prcm-common.h	264;"	d
OMAP3430_ST_UART3_MASK	prcm-common.h	384;"	d
OMAP3430_ST_UART3_SHIFT	prcm-common.h	383;"	d
OMAP3430_ST_WDT1_MASK	cm-regbits-34xx.h	428;"	d
OMAP3430_ST_WDT1_SHIFT	cm-regbits-34xx.h	427;"	d
OMAP3430_ST_WDT2_MASK	cm-regbits-34xx.h	426;"	d
OMAP3430_ST_WDT2_SHIFT	cm-regbits-34xx.h	425;"	d
OMAP3430_ST_WDT3_MASK	cm-regbits-34xx.h	641;"	d
OMAP3430_ST_WDT3_SHIFT	cm-regbits-34xx.h	640;"	d
OMAP3430_SYSCLKDIV_MASK	prm-regbits-34xx.h	536;"	d
OMAP3430_SYSCLKDIV_SHIFT	prm-regbits-34xx.h	535;"	d
OMAP3430_SYSCLKSEL_MASK	prm-regbits-34xx.h	540;"	d
OMAP3430_SYSCLKSEL_SHIFT	prm-regbits-34xx.h	539;"	d
OMAP3430_SYS_CLKIN_SEL_MASK	prm-regbits-34xx.h	386;"	d
OMAP3430_SYS_CLKIN_SEL_SHIFT	prm-regbits-34xx.h	385;"	d
OMAP3430_TIMEOUTEN_MASK	prm-regbits-34xx.h	38;"	d
OMAP3430_TIMEOUT_MASK	prm-regbits-34xx.h	61;"	d
OMAP3430_TIMEOUT_SHIFT	prm-regbits-34xx.h	60;"	d
OMAP3430_TRACE_MUX_CTRL_MASK	cm-regbits-34xx.h	733;"	d
OMAP3430_TRACE_MUX_CTRL_SHIFT	cm-regbits-34xx.h	732;"	d
OMAP3430_TRANSITION_EN_MASK	prm-regbits-34xx.h	277;"	d
OMAP3430_TRANSITION_ST_MASK	prm-regbits-34xx.h	245;"	d
OMAP3430_VALID_MASK	prm-regbits-34xx.h	493;"	d
OMAP3430_VC_CMD_OFF_MASK	prm-regbits-34xx.h	469;"	d
OMAP3430_VC_CMD_OFF_SHIFT	prm-regbits-34xx.h	468;"	d
OMAP3430_VC_CMD_ONLP_MASK	prm-regbits-34xx.h	465;"	d
OMAP3430_VC_CMD_ONLP_SHIFT	prm-regbits-34xx.h	464;"	d
OMAP3430_VC_CMD_ON_MASK	prm-regbits-34xx.h	463;"	d
OMAP3430_VC_CMD_ON_SHIFT	prm-regbits-34xx.h	462;"	d
OMAP3430_VC_CMD_RET_MASK	prm-regbits-34xx.h	467;"	d
OMAP3430_VC_CMD_RET_SHIFT	prm-regbits-34xx.h	466;"	d
OMAP3430_VC_RAERR_EN_MASK	prm-regbits-34xx.h	254;"	d
OMAP3430_VC_RAERR_ST_MASK	prm-regbits-34xx.h	222;"	d
OMAP3430_VC_SAERR_EN_MASK	prm-regbits-34xx.h	255;"	d
OMAP3430_VC_SAERR_ST_MASK	prm-regbits-34xx.h	223;"	d
OMAP3430_VC_TIMEOUTERR_EN_MASK	prm-regbits-34xx.h	253;"	d
OMAP3430_VC_TIMEOUTERR_ST_MASK	prm-regbits-34xx.h	221;"	d
OMAP3430_VDD1_VOLTAGE_MANAGER_RST_MASK	prm-regbits-34xx.h	515;"	d
OMAP3430_VDD2_VOLTAGE_MANAGER_RST_MASK	prm-regbits-34xx.h	514;"	d
OMAP3430_VDDMAX_MASK	prm-regbits-34xx.h	57;"	d
OMAP3430_VDDMAX_SHIFT	prm-regbits-34xx.h	56;"	d
OMAP3430_VDDMIN_MASK	prm-regbits-34xx.h	59;"	d
OMAP3430_VDDMIN_SHIFT	prm-regbits-34xx.h	58;"	d
OMAP3430_VOLRA0_MASK	prm-regbits-34xx.h	453;"	d
OMAP3430_VOLRA0_SHIFT	prm-regbits-34xx.h	452;"	d
OMAP3430_VOLRA1_MASK	prm-regbits-34xx.h	451;"	d
OMAP3430_VOLRA1_SHIFT	prm-regbits-34xx.h	450;"	d
OMAP3430_VP1_EQVALUE_EN_MASK	prm-regbits-34xx.h	263;"	d
OMAP3430_VP1_EQVALUE_ST_MASK	prm-regbits-34xx.h	231;"	d
OMAP3430_VP1_MAXVDD_EN_MASK	prm-regbits-34xx.h	265;"	d
OMAP3430_VP1_MAXVDD_ST_MASK	prm-regbits-34xx.h	233;"	d
OMAP3430_VP1_MINVDD_EN_MASK	prm-regbits-34xx.h	266;"	d
OMAP3430_VP1_MINVDD_ST_MASK	prm-regbits-34xx.h	234;"	d
OMAP3430_VP1_NOSMPSACK_EN_MASK	prm-regbits-34xx.h	264;"	d
OMAP3430_VP1_NOSMPSACK_ST_MASK	prm-regbits-34xx.h	232;"	d
OMAP3430_VP1_OPPCHANGEDONE_EN_MASK	prm-regbits-34xx.h	267;"	d
OMAP3430_VP1_OPPCHANGEDONE_ST_MASK	prm-regbits-34xx.h	235;"	d
OMAP3430_VP1_TRANXDONE_EN_MASK	prm-regbits-34xx.h	262;"	d
OMAP3430_VP1_TRANXDONE_ST_MASK	prm-regbits-34xx.h	230;"	d
OMAP3430_VP2_EQVALUE_EN_MASK	prm-regbits-34xx.h	257;"	d
OMAP3430_VP2_EQVALUE_ST_MASK	prm-regbits-34xx.h	225;"	d
OMAP3430_VP2_MAXVDD_EN_MASK	prm-regbits-34xx.h	259;"	d
OMAP3430_VP2_MAXVDD_ST_MASK	prm-regbits-34xx.h	227;"	d
OMAP3430_VP2_MINVDD_EN_MASK	prm-regbits-34xx.h	260;"	d
OMAP3430_VP2_MINVDD_ST_MASK	prm-regbits-34xx.h	228;"	d
OMAP3430_VP2_NOSMPSACK_EN_MASK	prm-regbits-34xx.h	258;"	d
OMAP3430_VP2_NOSMPSACK_ST_MASK	prm-regbits-34xx.h	226;"	d
OMAP3430_VP2_OPPCHANGEDONE_EN_MASK	prm-regbits-34xx.h	261;"	d
OMAP3430_VP2_OPPCHANGEDONE_ST_MASK	prm-regbits-34xx.h	229;"	d
OMAP3430_VP2_TRANXDONE_EN_MASK	prm-regbits-34xx.h	256;"	d
OMAP3430_VP2_TRANXDONE_ST_MASK	prm-regbits-34xx.h	224;"	d
OMAP3430_VPENABLE_MASK	prm-regbits-34xx.h	41;"	d
OMAP3430_VPINIDLE_MASK	prm-regbits-34xx.h	68;"	d
OMAP3430_VPVOLTAGE_MASK	prm-regbits-34xx.h	65;"	d
OMAP3430_VPVOLTAGE_SHIFT	prm-regbits-34xx.h	64;"	d
OMAP3430_VSTEPMAX_MASK	prm-regbits-34xx.h	53;"	d
OMAP3430_VSTEPMAX_SHIFT	prm-regbits-34xx.h	52;"	d
OMAP3430_VSTEPMIN_MASK	prm-regbits-34xx.h	47;"	d
OMAP3430_VSTEPMIN_SHIFT	prm-regbits-34xx.h	46;"	d
OMAP3430_WKUP_EN_MASK	prm-regbits-34xx.h	95;"	d
OMAP3430_WKUP_ST_MASK	prm-regbits-34xx.h	92;"	d
OMAP343X_CLASS	plat/cpu.h	385;"	d
OMAP343X_CONTROL_CORE_DPLL_SPREADING	control.h	175;"	d
OMAP343X_CONTROL_CSI	control.h	182;"	d
OMAP343X_CONTROL_CSIRXFE	control.h	134;"	d
OMAP343X_CONTROL_DEBOBS	control.h	170;"	d
OMAP343X_CONTROL_DEVCONF1	control.h	133;"	d
OMAP343X_CONTROL_DSS_DPLL_SPREADING	control.h	174;"	d
OMAP343X_CONTROL_FUSE_OPP1_VDD1	control.h	159;"	d
OMAP343X_CONTROL_FUSE_OPP1_VDD2	control.h	164;"	d
OMAP343X_CONTROL_FUSE_OPP2_VDD1	control.h	160;"	d
OMAP343X_CONTROL_FUSE_OPP2_VDD2	control.h	165;"	d
OMAP343X_CONTROL_FUSE_OPP3_VDD1	control.h	161;"	d
OMAP343X_CONTROL_FUSE_OPP3_VDD2	control.h	166;"	d
OMAP343X_CONTROL_FUSE_OPP4_VDD1	control.h	162;"	d
OMAP343X_CONTROL_FUSE_OPP5_VDD1	control.h	163;"	d
OMAP343X_CONTROL_FUSE_SR	control.h	167;"	d
OMAP343X_CONTROL_GENERAL_PURPOSE_STATUS	control.h	139;"	d
OMAP343X_CONTROL_GENERAL_WKUP	control.h	58;"	d
OMAP343X_CONTROL_IVA2_BOOTADDR	control.h	168;"	d
OMAP343X_CONTROL_IVA2_BOOTMOD	control.h	169;"	d
OMAP343X_CONTROL_MEM_DFTRW0	control.h	131;"	d
OMAP343X_CONTROL_MEM_DFTRW1	control.h	132;"	d
OMAP343X_CONTROL_MEM_WKUP	control.h	56;"	d
OMAP343X_CONTROL_PADCONFS_WKUP	control.h	57;"	d
OMAP343X_CONTROL_PADCONF_OFF	control.h	130;"	d
OMAP343X_CONTROL_PADCONF_SYSNIRQ	control.h	127;"	d
OMAP343X_CONTROL_PBIAS_LITE	control.h	178;"	d
OMAP343X_CONTROL_PER_DPLL_SPREADING	control.h	176;"	d
OMAP343X_CONTROL_PROG_IO0	control.h	172;"	d
OMAP343X_CONTROL_PROG_IO1	control.h	173;"	d
OMAP343X_CONTROL_RAND_KEY_0	control.h	141;"	d
OMAP343X_CONTROL_RAND_KEY_1	control.h	142;"	d
OMAP343X_CONTROL_RAND_KEY_2	control.h	143;"	d
OMAP343X_CONTROL_RAND_KEY_3	control.h	144;"	d
OMAP343X_CONTROL_RPUB_KEY_H_4	control.h	140;"	d
OMAP343X_CONTROL_SEC_ERR_STATUS	control.h	136;"	d
OMAP343X_CONTROL_SEC_ERR_STATUS_DEBUG	control.h	137;"	d
OMAP343X_CONTROL_SEC_STATUS	control.h	135;"	d
OMAP343X_CONTROL_SRAMLDO4	control.h	180;"	d
OMAP343X_CONTROL_SRAMLDO5	control.h	181;"	d
OMAP343X_CONTROL_STATUS	control.h	138;"	d
OMAP343X_CONTROL_TEMP_SENSOR	control.h	179;"	d
OMAP343X_CONTROL_TEST_KEY_0	control.h	145;"	d
OMAP343X_CONTROL_TEST_KEY_1	control.h	146;"	d
OMAP343X_CONTROL_TEST_KEY_10	control.h	155;"	d
OMAP343X_CONTROL_TEST_KEY_11	control.h	156;"	d
OMAP343X_CONTROL_TEST_KEY_12	control.h	157;"	d
OMAP343X_CONTROL_TEST_KEY_13	control.h	158;"	d
OMAP343X_CONTROL_TEST_KEY_2	control.h	147;"	d
OMAP343X_CONTROL_TEST_KEY_3	control.h	148;"	d
OMAP343X_CONTROL_TEST_KEY_4	control.h	149;"	d
OMAP343X_CONTROL_TEST_KEY_5	control.h	150;"	d
OMAP343X_CONTROL_TEST_KEY_6	control.h	151;"	d
OMAP343X_CONTROL_TEST_KEY_7	control.h	152;"	d
OMAP343X_CONTROL_TEST_KEY_8	control.h	153;"	d
OMAP343X_CONTROL_TEST_KEY_9	control.h	154;"	d
OMAP343X_CONTROL_USBHOST_DPLL_SPREADING	control.h	177;"	d
OMAP343X_CONTROL_WKUP_DEBOBS0	control.h	239;"	d
OMAP343X_CONTROL_WKUP_DEBOBS1	control.h	240;"	d
OMAP343X_CONTROL_WKUP_DEBOBS2	control.h	241;"	d
OMAP343X_CONTROL_WKUP_DEBOBS3	control.h	242;"	d
OMAP343X_CONTROL_WKUP_DEBOBS4	control.h	243;"	d
OMAP343X_CONTROL_WKUP_DEBOBSMUX	control.h	237;"	d
OMAP343X_CTRL_BASE	plat/omap34xx.h	47;"	d
OMAP343X_CTRL_REGADDR	control.h	31;"	d
OMAP343X_CTRL_REGADDR	control.h	40;"	d
OMAP343X_PADCONF_ETK	control.h	215;"	d
OMAP343X_PADCONF_ETK_CLK	control.h	217;"	d
OMAP343X_PADCONF_ETK_CTL	control.h	218;"	d
OMAP343X_PADCONF_ETK_D0	control.h	219;"	d
OMAP343X_PADCONF_ETK_D1	control.h	220;"	d
OMAP343X_PADCONF_ETK_D10	control.h	229;"	d
OMAP343X_PADCONF_ETK_D11	control.h	230;"	d
OMAP343X_PADCONF_ETK_D12	control.h	231;"	d
OMAP343X_PADCONF_ETK_D13	control.h	232;"	d
OMAP343X_PADCONF_ETK_D14	control.h	233;"	d
OMAP343X_PADCONF_ETK_D15	control.h	234;"	d
OMAP343X_PADCONF_ETK_D2	control.h	221;"	d
OMAP343X_PADCONF_ETK_D3	control.h	222;"	d
OMAP343X_PADCONF_ETK_D4	control.h	223;"	d
OMAP343X_PADCONF_ETK_D5	control.h	224;"	d
OMAP343X_PADCONF_ETK_D6	control.h	225;"	d
OMAP343X_PADCONF_ETK_D7	control.h	226;"	d
OMAP343X_PADCONF_ETK_D8	control.h	227;"	d
OMAP343X_PADCONF_ETK_D9	control.h	228;"	d
OMAP343X_PBIASLITEPWRDNZ1	control.h	299;"	d
OMAP343X_PBIASLITESUPPLY_HIGH0	control.h	301;"	d
OMAP343X_PBIASLITESUPPLY_HIGH1	control.h	296;"	d
OMAP343X_PBIASLITEVMODE1	control.h	300;"	d
OMAP343X_PBIASLITEVMODEERROR0	control.h	302;"	d
OMAP343X_PBIASLITEVMODEERROR1	control.h	297;"	d
OMAP343X_PBIASSPEEDCTRL1	control.h	298;"	d
OMAP343X_SCM_BASE	plat/omap34xx.h	46;"	d
OMAP343X_SCRATCHPAD	control.h	320;"	d
OMAP343X_SCRATCHPAD_REGADDR	control.h	322;"	d
OMAP343X_SCRATCHPAD_ROM	control.h	319;"	d
OMAP343X_SCRATCHPAD_ROM_OFFSET	control.h	321;"	d
OMAP343X_SDRC_BASE	plat/omap34xx.h	44;"	d
OMAP343X_SDRC_PHYS	iomap.h	146;"	d
OMAP343X_SDRC_SIZE	iomap.h	149;"	d
OMAP343X_SDRC_VIRT	iomap.h	148;"	d
OMAP343X_SMS_BASE	plat/omap34xx.h	43;"	d
OMAP343X_SMS_PHYS	iomap.h	141;"	d
OMAP343X_SMS_REGADDR	plat/sdrc.h	91;"	d
OMAP343X_SMS_SIZE	iomap.h	144;"	d
OMAP343X_SMS_VIRT	iomap.h	143;"	d
OMAP34XX_CLKSTCTRL_DISABLE_AUTO	cm-regbits-34xx.h	806;"	d
OMAP34XX_CLKSTCTRL_ENABLE_AUTO	cm-regbits-34xx.h	809;"	d
OMAP34XX_CLKSTCTRL_FORCE_SLEEP	cm-regbits-34xx.h	807;"	d
OMAP34XX_CLKSTCTRL_FORCE_WAKEUP	cm-regbits-34xx.h	808;"	d
OMAP34XX_CM_IDLEST_VAL	cm2xxx_3xxx.h	100;"	d
OMAP34XX_CM_REGADDR	cm2xxx_3xxx.h	25;"	d
OMAP34XX_DMA_AES2_RX	plat/dma.h	181;"	d
OMAP34XX_DMA_AES2_TX	plat/dma.h	180;"	d
OMAP34XX_DMA_DES2_RX	plat/dma.h	183;"	d
OMAP34XX_DMA_DES2_TX	plat/dma.h	182;"	d
OMAP34XX_DMA_EXT_DMAREQ3	plat/dma.h	179;"	d
OMAP34XX_DMA_I2C3_RX	plat/dma.h	139;"	d
OMAP34XX_DMA_I2C3_TX	plat/dma.h	138;"	d
OMAP34XX_DMA_MMC3_RX	plat/dma.h	192;"	d
OMAP34XX_DMA_MMC3_TX	plat/dma.h	191;"	d
OMAP34XX_DMA_SHA1MD5_RX	plat/dma.h	184;"	d
OMAP34XX_DMA_SHA2MD5_RX	plat/dma.h	111;"	d
OMAP34XX_DMA_SPI4_RX0	plat/dma.h	186;"	d
OMAP34XX_DMA_SPI4_TX0	plat/dma.h	185;"	d
OMAP34XX_DMA_USIM_RX	plat/dma.h	194;"	d
OMAP34XX_DMA_USIM_TX	plat/dma.h	193;"	d
OMAP34XX_DSS_DMA0	plat/dma.h	187;"	d
OMAP34XX_DSS_DMA1	plat/dma.h	188;"	d
OMAP34XX_DSS_DMA2	plat/dma.h	189;"	d
OMAP34XX_DSS_DMA3	plat/dma.h	190;"	d
OMAP34XX_EHCI_BASE	plat/omap34xx.h	89;"	d
OMAP34XX_GPMC_BASE	plat/omap34xx.h	45;"	d
OMAP34XX_GPMC_PHYS	iomap.h	136;"	d
OMAP34XX_GPMC_SIZE	iomap.h	139;"	d
OMAP34XX_GPMC_VIRT	iomap.h	138;"	d
OMAP34XX_HSUSB_OTG_BASE	plat/omap34xx.h	85;"	d
OMAP34XX_IC_BASE	plat/omap34xx.h	49;"	d
OMAP34XX_MAILBOX_BASE	plat/omap34xx.h	93;"	d
OMAP34XX_NR_GPIOS	plat/gpio.h	53;"	d
OMAP34XX_OHCI_BASE	plat/omap34xx.h	88;"	d
OMAP34XX_PRM_REGADDR	prm2xxx_3xxx.h	26;"	d
OMAP34XX_SDRC_REGADDR	sdrc.h	58;"	d
OMAP34XX_SEC_AES_BASE	plat/omap34xx.h	98;"	d
OMAP34XX_SEC_BASE	plat/omap34xx.h	96;"	d
OMAP34XX_SEC_SHA1MD5_BASE	plat/omap34xx.h	97;"	d
OMAP34XX_SR1_BASE	plat/omap34xx.h	90;"	d
OMAP34XX_SR2_BASE	plat/omap34xx.h	91;"	d
OMAP34XX_UHH_CONFIG_BASE	plat/omap34xx.h	87;"	d
OMAP34XX_USBTLL_BASE	plat/omap34xx.h	86;"	d
OMAP34xx_IRQ_L3_APP	omap_l3_smx.h	134;"	d
OMAP3630_AUTO_UART4_MASK	cm-regbits-34xx.h	650;"	d
OMAP3630_AUTO_UART4_SHIFT	cm-regbits-34xx.h	651;"	d
OMAP3630_CLKSEL_96M_MASK	cm-regbits-34xx.h	348;"	d
OMAP3630_CLKSEL_96M_SHIFT	cm-regbits-34xx.h	347;"	d
OMAP3630_CLKSEL_CAM_MASK	cm-regbits-34xx.h	623;"	d
OMAP3630_CLKSEL_DSS1_MASK	cm-regbits-34xx.h	595;"	d
OMAP3630_CLKSEL_TV_MASK	cm-regbits-34xx.h	592;"	d
OMAP3630_CONTROL_CAMERA_PHY_CTRL	control.h	191;"	d
OMAP3630_CONTROL_FUSE_OPP100_VDD1	control.h	187;"	d
OMAP3630_CONTROL_FUSE_OPP100_VDD2	control.h	190;"	d
OMAP3630_CONTROL_FUSE_OPP120_VDD1	control.h	188;"	d
OMAP3630_CONTROL_FUSE_OPP1G_VDD1	control.h	185;"	d
OMAP3630_CONTROL_FUSE_OPP50_VDD1	control.h	186;"	d
OMAP3630_CONTROL_FUSE_OPP50_VDD2	control.h	189;"	d
OMAP3630_DIV_96M_MASK	cm-regbits-34xx.h	545;"	d
OMAP3630_DIV_DPLL4_MASK	cm-regbits-34xx.h	721;"	d
OMAP3630_EN_UART4_MASK	prcm-common.h	329;"	d
OMAP3630_EN_UART4_SHIFT	prcm-common.h	330;"	d
OMAP3630_GRPSEL_UART4_MASK	prm-regbits-34xx.h	128;"	d
OMAP3630_ISP_CSI2A_REGS2_BASE	plat/omap34xx.h	63;"	d
OMAP3630_ISP_CSI2A_REGS2_END	plat/omap34xx.h	80;"	d
OMAP3630_ISP_CSI2C_REGS1_BASE	plat/omap34xx.h	64;"	d
OMAP3630_ISP_CSI2C_REGS1_END	plat/omap34xx.h	81;"	d
OMAP3630_ISP_CSI2C_REGS2_BASE	plat/omap34xx.h	66;"	d
OMAP3630_ISP_CSI2C_REGS2_END	plat/omap34xx.h	83;"	d
OMAP3630_ISP_CSIPHY1_BASE	plat/omap34xx.h	65;"	d
OMAP3630_ISP_CSIPHY1_END	plat/omap34xx.h	82;"	d
OMAP3630_PERIPH_DPLL_DCO_SEL_MASK	cm-regbits-34xx.h	538;"	d
OMAP3630_PERIPH_DPLL_DCO_SEL_SHIFT	cm-regbits-34xx.h	537;"	d
OMAP3630_PERIPH_DPLL_MULT_MASK	cm-regbits-34xx.h	534;"	d
OMAP3630_PERIPH_DPLL_SD_DIV_MASK	cm-regbits-34xx.h	540;"	d
OMAP3630_PERIPH_DPLL_SD_DIV_SHIFT	cm-regbits-34xx.h	539;"	d
OMAP3630_PRG_SDMMC1_SPEEDCTRL	control.h	308;"	d
OMAP3630_REV_ES1_0	plat/cpu.h	394;"	d
OMAP3630_REV_ES1_1	plat/cpu.h	395;"	d
OMAP3630_REV_ES1_2	plat/cpu.h	396;"	d
OMAP3630_ST_UART4_MASK	prcm-common.h	372;"	d
OMAP3630_ST_UART4_SHIFT	prcm-common.h	371;"	d
OMAP363X_CLASS	plat/cpu.h	393;"	d
OMAP36XX_CONTROL_MEM_RTA_CTRL	control.h	246;"	d
OMAP36XX_DMA_UART4_RX	plat/dma.h	197;"	d
OMAP36XX_DMA_UART4_TX	plat/dma.h	196;"	d
OMAP36XX_RTA_DISABLE	control.h	247;"	d
OMAP3ES1_L4_CORE_FW_DSS_CORE_REGION	plat/l4_3xxx.h	28;"	d
OMAP3EVM_BOARD_GEN_1	plat/board.h	/^	OMAP3EVM_BOARD_GEN_1 = 0,	\/* EVM Rev between  A - D *\/$/;"	e	enum:__anon8
OMAP3EVM_BOARD_GEN_2	plat/board.h	/^	OMAP3EVM_BOARD_GEN_2,		\/* EVM Rev >= Rev E *\/$/;"	e	enum:__anon8
OMAP3UART1	plat/serial.h	96;"	d
OMAP3UART2	plat/serial.h	97;"	d
OMAP3UART3	plat/serial.h	98;"	d
OMAP3UART4	plat/serial.h	99;"	d
OMAP3XXX_EN_DPLL_FRBYPASS	clock.h	35;"	d
OMAP3XXX_EN_DPLL_LOCKED	clock.h	36;"	d
OMAP3XXX_EN_DPLL_LPBYPASS	clock.h	34;"	d
OMAP3_CHECK_FEATURE	id.c	225;"	d	file:
OMAP3_CLKSETUP	voltage.h	34;"	d
OMAP3_CM_CLKOUT_CTRL_OFFSET	cm2xxx_3xxx.h	39;"	d
OMAP3_CONTROL_OMAP_STATUS	control.h	360;"	d
OMAP3_CONTROL_PADCONF_CAM_D0_OFFSET	mux34xx.h	144;"	d
OMAP3_CONTROL_PADCONF_CAM_D10_OFFSET	mux34xx.h	154;"	d
OMAP3_CONTROL_PADCONF_CAM_D11_OFFSET	mux34xx.h	155;"	d
OMAP3_CONTROL_PADCONF_CAM_D1_OFFSET	mux34xx.h	145;"	d
OMAP3_CONTROL_PADCONF_CAM_D2_OFFSET	mux34xx.h	146;"	d
OMAP3_CONTROL_PADCONF_CAM_D3_OFFSET	mux34xx.h	147;"	d
OMAP3_CONTROL_PADCONF_CAM_D4_OFFSET	mux34xx.h	148;"	d
OMAP3_CONTROL_PADCONF_CAM_D5_OFFSET	mux34xx.h	149;"	d
OMAP3_CONTROL_PADCONF_CAM_D6_OFFSET	mux34xx.h	150;"	d
OMAP3_CONTROL_PADCONF_CAM_D7_OFFSET	mux34xx.h	151;"	d
OMAP3_CONTROL_PADCONF_CAM_D8_OFFSET	mux34xx.h	152;"	d
OMAP3_CONTROL_PADCONF_CAM_D9_OFFSET	mux34xx.h	153;"	d
OMAP3_CONTROL_PADCONF_CAM_FLD_OFFSET	mux34xx.h	143;"	d
OMAP3_CONTROL_PADCONF_CAM_HS_OFFSET	mux34xx.h	139;"	d
OMAP3_CONTROL_PADCONF_CAM_PCLK_OFFSET	mux34xx.h	142;"	d
OMAP3_CONTROL_PADCONF_CAM_STROBE_OFFSET	mux34xx.h	158;"	d
OMAP3_CONTROL_PADCONF_CAM_VS_OFFSET	mux34xx.h	140;"	d
OMAP3_CONTROL_PADCONF_CAM_WEN_OFFSET	mux34xx.h	157;"	d
OMAP3_CONTROL_PADCONF_CAM_XCLKA_OFFSET	mux34xx.h	141;"	d
OMAP3_CONTROL_PADCONF_CAM_XCLKB_OFFSET	mux34xx.h	156;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_ARMIRQ_OFFSET	mux34xx.h	294;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_CLK26MI_OFFSET	mux34xx.h	289;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_DMAREQ0_OFFSET	mux34xx.h	296;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_DMAREQ1_OFFSET	mux34xx.h	297;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_DMAREQ2_OFFSET	mux34xx.h	298;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_DMAREQ3_OFFSET	mux34xx.h	299;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_FIQ_OFFSET	mux34xx.h	293;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_IDLEACK_OFFSET	mux34xx.h	308;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_IDLEREQ_OFFSET	mux34xx.h	307;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_IVAIRQ_OFFSET	mux34xx.h	295;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_MSTDBY_OFFSET	mux34xx.h	306;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_NIRQ_OFFSET	mux34xx.h	292;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_NRESPWRON_OFFSET	mux34xx.h	290;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_NRESWARW_OFFSET	mux34xx.h	291;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_NTRST_OFFSET	mux34xx.h	300;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_RTCK_OFFSET	mux34xx.h	305;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_TCK_OFFSET	mux34xx.h	304;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_TDI_OFFSET	mux34xx.h	301;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_TDO_OFFSET	mux34xx.h	302;"	d
OMAP3_CONTROL_PADCONF_CHASSIS_TMS_OFFSET	mux34xx.h	303;"	d
OMAP3_CONTROL_PADCONF_CSI2_DX0_OFFSET	mux34xx.h	159;"	d
OMAP3_CONTROL_PADCONF_CSI2_DX1_OFFSET	mux34xx.h	161;"	d
OMAP3_CONTROL_PADCONF_CSI2_DY0_OFFSET	mux34xx.h	160;"	d
OMAP3_CONTROL_PADCONF_CSI2_DY1_OFFSET	mux34xx.h	162;"	d
OMAP3_CONTROL_PADCONF_DSS_ACBIAS_OFFSET	mux34xx.h	114;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA0_OFFSET	mux34xx.h	115;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA10_OFFSET	mux34xx.h	125;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA11_OFFSET	mux34xx.h	126;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA12_OFFSET	mux34xx.h	127;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA13_OFFSET	mux34xx.h	128;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA14_OFFSET	mux34xx.h	129;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA15_OFFSET	mux34xx.h	130;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA16_OFFSET	mux34xx.h	131;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA17_OFFSET	mux34xx.h	132;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA18_OFFSET	mux34xx.h	133;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA19_OFFSET	mux34xx.h	134;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA1_OFFSET	mux34xx.h	116;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA20_OFFSET	mux34xx.h	135;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA21_OFFSET	mux34xx.h	136;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA22_OFFSET	mux34xx.h	137;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA23_OFFSET	mux34xx.h	138;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA2_OFFSET	mux34xx.h	117;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA3_OFFSET	mux34xx.h	118;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA4_OFFSET	mux34xx.h	119;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA5_OFFSET	mux34xx.h	120;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA6_OFFSET	mux34xx.h	121;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA7_OFFSET	mux34xx.h	122;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA8_OFFSET	mux34xx.h	123;"	d
OMAP3_CONTROL_PADCONF_DSS_DATA9_OFFSET	mux34xx.h	124;"	d
OMAP3_CONTROL_PADCONF_DSS_HSYNC_OFFSET	mux34xx.h	112;"	d
OMAP3_CONTROL_PADCONF_DSS_PCLK_OFFSET	mux34xx.h	111;"	d
OMAP3_CONTROL_PADCONF_DSS_VSYNC_OFFSET	mux34xx.h	113;"	d
OMAP3_CONTROL_PADCONF_ETK_CLK_OFFSET	mux34xx.h	355;"	d
OMAP3_CONTROL_PADCONF_ETK_CTL_OFFSET	mux34xx.h	356;"	d
OMAP3_CONTROL_PADCONF_ETK_D0_OFFSET	mux34xx.h	357;"	d
OMAP3_CONTROL_PADCONF_ETK_D10_OFFSET	mux34xx.h	367;"	d
OMAP3_CONTROL_PADCONF_ETK_D11_OFFSET	mux34xx.h	368;"	d
OMAP3_CONTROL_PADCONF_ETK_D12_OFFSET	mux34xx.h	369;"	d
OMAP3_CONTROL_PADCONF_ETK_D13_OFFSET	mux34xx.h	370;"	d
OMAP3_CONTROL_PADCONF_ETK_D14_OFFSET	mux34xx.h	371;"	d
OMAP3_CONTROL_PADCONF_ETK_D15_OFFSET	mux34xx.h	372;"	d
OMAP3_CONTROL_PADCONF_ETK_D1_OFFSET	mux34xx.h	358;"	d
OMAP3_CONTROL_PADCONF_ETK_D2_OFFSET	mux34xx.h	359;"	d
OMAP3_CONTROL_PADCONF_ETK_D3_OFFSET	mux34xx.h	360;"	d
OMAP3_CONTROL_PADCONF_ETK_D4_OFFSET	mux34xx.h	361;"	d
OMAP3_CONTROL_PADCONF_ETK_D5_OFFSET	mux34xx.h	362;"	d
OMAP3_CONTROL_PADCONF_ETK_D6_OFFSET	mux34xx.h	363;"	d
OMAP3_CONTROL_PADCONF_ETK_D7_OFFSET	mux34xx.h	364;"	d
OMAP3_CONTROL_PADCONF_ETK_D8_OFFSET	mux34xx.h	365;"	d
OMAP3_CONTROL_PADCONF_ETK_D9_OFFSET	mux34xx.h	366;"	d
OMAP3_CONTROL_PADCONF_GPMC_A10_OFFSET	mux34xx.h	75;"	d
OMAP3_CONTROL_PADCONF_GPMC_A11_OFFSET	mux34xx.h	320;"	d
OMAP3_CONTROL_PADCONF_GPMC_A1_OFFSET	mux34xx.h	66;"	d
OMAP3_CONTROL_PADCONF_GPMC_A2_OFFSET	mux34xx.h	67;"	d
OMAP3_CONTROL_PADCONF_GPMC_A3_OFFSET	mux34xx.h	68;"	d
OMAP3_CONTROL_PADCONF_GPMC_A4_OFFSET	mux34xx.h	69;"	d
OMAP3_CONTROL_PADCONF_GPMC_A5_OFFSET	mux34xx.h	70;"	d
OMAP3_CONTROL_PADCONF_GPMC_A6_OFFSET	mux34xx.h	71;"	d
OMAP3_CONTROL_PADCONF_GPMC_A7_OFFSET	mux34xx.h	72;"	d
OMAP3_CONTROL_PADCONF_GPMC_A8_OFFSET	mux34xx.h	73;"	d
OMAP3_CONTROL_PADCONF_GPMC_A9_OFFSET	mux34xx.h	74;"	d
OMAP3_CONTROL_PADCONF_GPMC_CLK_OFFSET	mux34xx.h	100;"	d
OMAP3_CONTROL_PADCONF_GPMC_D0_OFFSET	mux34xx.h	76;"	d
OMAP3_CONTROL_PADCONF_GPMC_D10_OFFSET	mux34xx.h	86;"	d
OMAP3_CONTROL_PADCONF_GPMC_D11_OFFSET	mux34xx.h	87;"	d
OMAP3_CONTROL_PADCONF_GPMC_D12_OFFSET	mux34xx.h	88;"	d
OMAP3_CONTROL_PADCONF_GPMC_D13_OFFSET	mux34xx.h	89;"	d
OMAP3_CONTROL_PADCONF_GPMC_D14_OFFSET	mux34xx.h	90;"	d
OMAP3_CONTROL_PADCONF_GPMC_D15_OFFSET	mux34xx.h	91;"	d
OMAP3_CONTROL_PADCONF_GPMC_D1_OFFSET	mux34xx.h	77;"	d
OMAP3_CONTROL_PADCONF_GPMC_D2_OFFSET	mux34xx.h	78;"	d
OMAP3_CONTROL_PADCONF_GPMC_D3_OFFSET	mux34xx.h	79;"	d
OMAP3_CONTROL_PADCONF_GPMC_D4_OFFSET	mux34xx.h	80;"	d
OMAP3_CONTROL_PADCONF_GPMC_D5_OFFSET	mux34xx.h	81;"	d
OMAP3_CONTROL_PADCONF_GPMC_D6_OFFSET	mux34xx.h	82;"	d
OMAP3_CONTROL_PADCONF_GPMC_D7_OFFSET	mux34xx.h	83;"	d
OMAP3_CONTROL_PADCONF_GPMC_D8_OFFSET	mux34xx.h	84;"	d
OMAP3_CONTROL_PADCONF_GPMC_D9_OFFSET	mux34xx.h	85;"	d
OMAP3_CONTROL_PADCONF_GPMC_NADV_ALE_OFFSET	mux34xx.h	101;"	d
OMAP3_CONTROL_PADCONF_GPMC_NBE0_CLE_OFFSET	mux34xx.h	104;"	d
OMAP3_CONTROL_PADCONF_GPMC_NBE1_OFFSET	mux34xx.h	105;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS0_OFFSET	mux34xx.h	92;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS1_OFFSET	mux34xx.h	93;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS2_OFFSET	mux34xx.h	94;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS3_OFFSET	mux34xx.h	95;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS4_OFFSET	mux34xx.h	96;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS5_OFFSET	mux34xx.h	97;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS6_OFFSET	mux34xx.h	98;"	d
OMAP3_CONTROL_PADCONF_GPMC_NCS7_OFFSET	mux34xx.h	99;"	d
OMAP3_CONTROL_PADCONF_GPMC_NOE_OFFSET	mux34xx.h	102;"	d
OMAP3_CONTROL_PADCONF_GPMC_NWE_OFFSET	mux34xx.h	103;"	d
OMAP3_CONTROL_PADCONF_GPMC_NWP_OFFSET	mux34xx.h	106;"	d
OMAP3_CONTROL_PADCONF_GPMC_WAIT0_OFFSET	mux34xx.h	107;"	d
OMAP3_CONTROL_PADCONF_GPMC_WAIT1_OFFSET	mux34xx.h	108;"	d
OMAP3_CONTROL_PADCONF_GPMC_WAIT2_OFFSET	mux34xx.h	109;"	d
OMAP3_CONTROL_PADCONF_GPMC_WAIT3_OFFSET	mux34xx.h	110;"	d
OMAP3_CONTROL_PADCONF_HDQ_SIO_OFFSET	mux34xx.h	235;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_CLK_OFFSET	mux34xx.h	217;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA0_OFFSET	mux34xx.h	221;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA1_OFFSET	mux34xx.h	222;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA2_OFFSET	mux34xx.h	223;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA3_OFFSET	mux34xx.h	224;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA4_OFFSET	mux34xx.h	225;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA5_OFFSET	mux34xx.h	226;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA6_OFFSET	mux34xx.h	227;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DATA7_OFFSET	mux34xx.h	228;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_DIR_OFFSET	mux34xx.h	219;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_NXT_OFFSET	mux34xx.h	220;"	d
OMAP3_CONTROL_PADCONF_HSUSB0_STP_OFFSET	mux34xx.h	218;"	d
OMAP3_CONTROL_PADCONF_I2C1_SCL_OFFSET	mux34xx.h	229;"	d
OMAP3_CONTROL_PADCONF_I2C1_SDA_OFFSET	mux34xx.h	230;"	d
OMAP3_CONTROL_PADCONF_I2C2_SCL_OFFSET	mux34xx.h	231;"	d
OMAP3_CONTROL_PADCONF_I2C2_SDA_OFFSET	mux34xx.h	232;"	d
OMAP3_CONTROL_PADCONF_I2C3_SCL_OFFSET	mux34xx.h	233;"	d
OMAP3_CONTROL_PADCONF_I2C3_SDA_OFFSET	mux34xx.h	234;"	d
OMAP3_CONTROL_PADCONF_I2C4_SCL_OFFSET	mux34xx.h	373;"	d
OMAP3_CONTROL_PADCONF_I2C4_SDA_OFFSET	mux34xx.h	374;"	d
OMAP3_CONTROL_PADCONF_JTAG_EMU0_OFFSET	mux34xx.h	391;"	d
OMAP3_CONTROL_PADCONF_JTAG_EMU1_OFFSET	mux34xx.h	392;"	d
OMAP3_CONTROL_PADCONF_JTAG_NTRST_OFFSET	mux34xx.h	387;"	d
OMAP3_CONTROL_PADCONF_JTAG_RTCK_OFFSET	mux34xx.h	394;"	d
OMAP3_CONTROL_PADCONF_JTAG_TCK_OFFSET	mux34xx.h	388;"	d
OMAP3_CONTROL_PADCONF_JTAG_TDI_OFFSET	mux34xx.h	390;"	d
OMAP3_CONTROL_PADCONF_JTAG_TDO_OFFSET	mux34xx.h	395;"	d
OMAP3_CONTROL_PADCONF_JTAG_TMS_TMSC_OFFSET	mux34xx.h	389;"	d
OMAP3_CONTROL_PADCONF_MCBSP1_CLKR_OFFSET	mux34xx.h	206;"	d
OMAP3_CONTROL_PADCONF_MCBSP1_CLKX_OFFSET	mux34xx.h	212;"	d
OMAP3_CONTROL_PADCONF_MCBSP1_DR_OFFSET	mux34xx.h	209;"	d
OMAP3_CONTROL_PADCONF_MCBSP1_DX_OFFSET	mux34xx.h	208;"	d
OMAP3_CONTROL_PADCONF_MCBSP1_FSR_OFFSET	mux34xx.h	207;"	d
OMAP3_CONTROL_PADCONF_MCBSP1_FSX_OFFSET	mux34xx.h	211;"	d
OMAP3_CONTROL_PADCONF_MCBSP2_CLKX_OFFSET	mux34xx.h	164;"	d
OMAP3_CONTROL_PADCONF_MCBSP2_DR_OFFSET	mux34xx.h	165;"	d
OMAP3_CONTROL_PADCONF_MCBSP2_DX_OFFSET	mux34xx.h	166;"	d
OMAP3_CONTROL_PADCONF_MCBSP2_FSX_OFFSET	mux34xx.h	163;"	d
OMAP3_CONTROL_PADCONF_MCBSP3_CLKX_OFFSET	mux34xx.h	192;"	d
OMAP3_CONTROL_PADCONF_MCBSP3_DR_OFFSET	mux34xx.h	191;"	d
OMAP3_CONTROL_PADCONF_MCBSP3_DX_OFFSET	mux34xx.h	190;"	d
OMAP3_CONTROL_PADCONF_MCBSP3_FSX_OFFSET	mux34xx.h	193;"	d
OMAP3_CONTROL_PADCONF_MCBSP4_CLKX_OFFSET	mux34xx.h	202;"	d
OMAP3_CONTROL_PADCONF_MCBSP4_DR_OFFSET	mux34xx.h	203;"	d
OMAP3_CONTROL_PADCONF_MCBSP4_DX_OFFSET	mux34xx.h	204;"	d
OMAP3_CONTROL_PADCONF_MCBSP4_FSX_OFFSET	mux34xx.h	205;"	d
OMAP3_CONTROL_PADCONF_MCBSP_CLKS_OFFSET	mux34xx.h	210;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_CLK_OFFSET	mux34xx.h	236;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_CS0_OFFSET	mux34xx.h	239;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_CS1_OFFSET	mux34xx.h	240;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_CS2_OFFSET	mux34xx.h	241;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_CS3_OFFSET	mux34xx.h	242;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_SIMO_OFFSET	mux34xx.h	237;"	d
OMAP3_CONTROL_PADCONF_MCSPI1_SOMI_OFFSET	mux34xx.h	238;"	d
OMAP3_CONTROL_PADCONF_MCSPI2_CLK_OFFSET	mux34xx.h	243;"	d
OMAP3_CONTROL_PADCONF_MCSPI2_CS0_OFFSET	mux34xx.h	246;"	d
OMAP3_CONTROL_PADCONF_MCSPI2_CS1_OFFSET	mux34xx.h	247;"	d
OMAP3_CONTROL_PADCONF_MCSPI2_SIMO_OFFSET	mux34xx.h	244;"	d
OMAP3_CONTROL_PADCONF_MCSPI2_SOMI_OFFSET	mux34xx.h	245;"	d
OMAP3_CONTROL_PADCONF_MUX_PBASE	mux34xx.h	10;"	d
OMAP3_CONTROL_PADCONF_MUX_SIZE	mux34xx.h	397;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MBUSFLAG_OFFSET	mux34xx.h	314;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD0_OFFSET	mux34xx.h	250;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD10_OFFSET	mux34xx.h	260;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD11_OFFSET	mux34xx.h	261;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD12_OFFSET	mux34xx.h	262;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD13_OFFSET	mux34xx.h	263;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD14_OFFSET	mux34xx.h	264;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD15_OFFSET	mux34xx.h	265;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD16_OFFSET	mux34xx.h	266;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD17_OFFSET	mux34xx.h	267;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD18_OFFSET	mux34xx.h	268;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD19_OFFSET	mux34xx.h	269;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD1_OFFSET	mux34xx.h	251;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD20_OFFSET	mux34xx.h	270;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD21_OFFSET	mux34xx.h	271;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD22_OFFSET	mux34xx.h	272;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD23_OFFSET	mux34xx.h	273;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD24_OFFSET	mux34xx.h	274;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD25_OFFSET	mux34xx.h	275;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD26_OFFSET	mux34xx.h	276;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD27_OFFSET	mux34xx.h	277;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD28_OFFSET	mux34xx.h	278;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD29_OFFSET	mux34xx.h	279;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD2_OFFSET	mux34xx.h	252;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD30_OFFSET	mux34xx.h	280;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD31_OFFSET	mux34xx.h	281;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD32_OFFSET	mux34xx.h	282;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD33_OFFSET	mux34xx.h	283;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD34_OFFSET	mux34xx.h	284;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD35_OFFSET	mux34xx.h	285;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD36_OFFSET	mux34xx.h	286;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD3_OFFSET	mux34xx.h	253;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD4_OFFSET	mux34xx.h	254;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD5_OFFSET	mux34xx.h	255;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD6_OFFSET	mux34xx.h	256;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD7_OFFSET	mux34xx.h	257;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD8_OFFSET	mux34xx.h	258;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MCAD9_OFFSET	mux34xx.h	259;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MREAD_OFFSET	mux34xx.h	312;"	d
OMAP3_CONTROL_PADCONF_SAD2D_MWRITE_OFFSET	mux34xx.h	310;"	d
OMAP3_CONTROL_PADCONF_SAD2D_SBUSFLAG_OFFSET	mux34xx.h	315;"	d
OMAP3_CONTROL_PADCONF_SAD2D_SREAD_OFFSET	mux34xx.h	313;"	d
OMAP3_CONTROL_PADCONF_SAD2D_SWAKEUP_OFFSET	mux34xx.h	393;"	d
OMAP3_CONTROL_PADCONF_SAD2D_SWRITE_OFFSET	mux34xx.h	311;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_CLK_OFFSET	mux34xx.h	167;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_CMD_OFFSET	mux34xx.h	168;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT0_OFFSET	mux34xx.h	169;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT1_OFFSET	mux34xx.h	170;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT2_OFFSET	mux34xx.h	171;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT3_OFFSET	mux34xx.h	172;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT4_OFFSET	mux34xx.h	175;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT5_OFFSET	mux34xx.h	176;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT6_OFFSET	mux34xx.h	177;"	d
OMAP3_CONTROL_PADCONF_SDMMC1_DAT7_OFFSET	mux34xx.h	178;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_CLK_OFFSET	mux34xx.h	180;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_CMD_OFFSET	mux34xx.h	181;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT0_OFFSET	mux34xx.h	182;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT1_OFFSET	mux34xx.h	183;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT2_OFFSET	mux34xx.h	184;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT3_OFFSET	mux34xx.h	185;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT4_OFFSET	mux34xx.h	186;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT5_OFFSET	mux34xx.h	187;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT6_OFFSET	mux34xx.h	188;"	d
OMAP3_CONTROL_PADCONF_SDMMC2_DAT7_OFFSET	mux34xx.h	189;"	d
OMAP3_CONTROL_PADCONF_SDRC_A0_OFFSET	mux34xx.h	323;"	d
OMAP3_CONTROL_PADCONF_SDRC_A10_OFFSET	mux34xx.h	333;"	d
OMAP3_CONTROL_PADCONF_SDRC_A11_OFFSET	mux34xx.h	334;"	d
OMAP3_CONTROL_PADCONF_SDRC_A12_OFFSET	mux34xx.h	335;"	d
OMAP3_CONTROL_PADCONF_SDRC_A13_OFFSET	mux34xx.h	336;"	d
OMAP3_CONTROL_PADCONF_SDRC_A14_OFFSET	mux34xx.h	337;"	d
OMAP3_CONTROL_PADCONF_SDRC_A1_OFFSET	mux34xx.h	324;"	d
OMAP3_CONTROL_PADCONF_SDRC_A2_OFFSET	mux34xx.h	325;"	d
OMAP3_CONTROL_PADCONF_SDRC_A3_OFFSET	mux34xx.h	326;"	d
OMAP3_CONTROL_PADCONF_SDRC_A4_OFFSET	mux34xx.h	327;"	d
OMAP3_CONTROL_PADCONF_SDRC_A5_OFFSET	mux34xx.h	328;"	d
OMAP3_CONTROL_PADCONF_SDRC_A6_OFFSET	mux34xx.h	329;"	d
OMAP3_CONTROL_PADCONF_SDRC_A7_OFFSET	mux34xx.h	330;"	d
OMAP3_CONTROL_PADCONF_SDRC_A8_OFFSET	mux34xx.h	331;"	d
OMAP3_CONTROL_PADCONF_SDRC_A9_OFFSET	mux34xx.h	332;"	d
OMAP3_CONTROL_PADCONF_SDRC_BA0_OFFSET	mux34xx.h	321;"	d
OMAP3_CONTROL_PADCONF_SDRC_BA1_OFFSET	mux34xx.h	322;"	d
OMAP3_CONTROL_PADCONF_SDRC_CKE0_OFFSET	mux34xx.h	316;"	d
OMAP3_CONTROL_PADCONF_SDRC_CKE1_OFFSET	mux34xx.h	317;"	d
OMAP3_CONTROL_PADCONF_SDRC_CLK_OFFSET	mux34xx.h	61;"	d
OMAP3_CONTROL_PADCONF_SDRC_D0_OFFSET	mux34xx.h	29;"	d
OMAP3_CONTROL_PADCONF_SDRC_D10_OFFSET	mux34xx.h	39;"	d
OMAP3_CONTROL_PADCONF_SDRC_D11_OFFSET	mux34xx.h	40;"	d
OMAP3_CONTROL_PADCONF_SDRC_D12_OFFSET	mux34xx.h	41;"	d
OMAP3_CONTROL_PADCONF_SDRC_D13_OFFSET	mux34xx.h	42;"	d
OMAP3_CONTROL_PADCONF_SDRC_D14_OFFSET	mux34xx.h	43;"	d
OMAP3_CONTROL_PADCONF_SDRC_D15_OFFSET	mux34xx.h	44;"	d
OMAP3_CONTROL_PADCONF_SDRC_D16_OFFSET	mux34xx.h	45;"	d
OMAP3_CONTROL_PADCONF_SDRC_D17_OFFSET	mux34xx.h	46;"	d
OMAP3_CONTROL_PADCONF_SDRC_D18_OFFSET	mux34xx.h	47;"	d
OMAP3_CONTROL_PADCONF_SDRC_D19_OFFSET	mux34xx.h	48;"	d
OMAP3_CONTROL_PADCONF_SDRC_D1_OFFSET	mux34xx.h	30;"	d
OMAP3_CONTROL_PADCONF_SDRC_D20_OFFSET	mux34xx.h	49;"	d
OMAP3_CONTROL_PADCONF_SDRC_D21_OFFSET	mux34xx.h	50;"	d
OMAP3_CONTROL_PADCONF_SDRC_D22_OFFSET	mux34xx.h	51;"	d
OMAP3_CONTROL_PADCONF_SDRC_D23_OFFSET	mux34xx.h	52;"	d
OMAP3_CONTROL_PADCONF_SDRC_D24_OFFSET	mux34xx.h	53;"	d
OMAP3_CONTROL_PADCONF_SDRC_D25_OFFSET	mux34xx.h	54;"	d
OMAP3_CONTROL_PADCONF_SDRC_D26_OFFSET	mux34xx.h	55;"	d
OMAP3_CONTROL_PADCONF_SDRC_D27_OFFSET	mux34xx.h	56;"	d
OMAP3_CONTROL_PADCONF_SDRC_D28_OFFSET	mux34xx.h	57;"	d
OMAP3_CONTROL_PADCONF_SDRC_D29_OFFSET	mux34xx.h	58;"	d
OMAP3_CONTROL_PADCONF_SDRC_D2_OFFSET	mux34xx.h	31;"	d
OMAP3_CONTROL_PADCONF_SDRC_D30_OFFSET	mux34xx.h	59;"	d
OMAP3_CONTROL_PADCONF_SDRC_D31_OFFSET	mux34xx.h	60;"	d
OMAP3_CONTROL_PADCONF_SDRC_D3_OFFSET	mux34xx.h	32;"	d
OMAP3_CONTROL_PADCONF_SDRC_D4_OFFSET	mux34xx.h	33;"	d
OMAP3_CONTROL_PADCONF_SDRC_D5_OFFSET	mux34xx.h	34;"	d
OMAP3_CONTROL_PADCONF_SDRC_D6_OFFSET	mux34xx.h	35;"	d
OMAP3_CONTROL_PADCONF_SDRC_D7_OFFSET	mux34xx.h	36;"	d
OMAP3_CONTROL_PADCONF_SDRC_D8_OFFSET	mux34xx.h	37;"	d
OMAP3_CONTROL_PADCONF_SDRC_D9_OFFSET	mux34xx.h	38;"	d
OMAP3_CONTROL_PADCONF_SDRC_DM0_OFFSET	mux34xx.h	344;"	d
OMAP3_CONTROL_PADCONF_SDRC_DM1_OFFSET	mux34xx.h	345;"	d
OMAP3_CONTROL_PADCONF_SDRC_DM2_OFFSET	mux34xx.h	346;"	d
OMAP3_CONTROL_PADCONF_SDRC_DM3_OFFSET	mux34xx.h	347;"	d
OMAP3_CONTROL_PADCONF_SDRC_DQS0_OFFSET	mux34xx.h	62;"	d
OMAP3_CONTROL_PADCONF_SDRC_DQS1_OFFSET	mux34xx.h	63;"	d
OMAP3_CONTROL_PADCONF_SDRC_DQS2_OFFSET	mux34xx.h	64;"	d
OMAP3_CONTROL_PADCONF_SDRC_DQS3_OFFSET	mux34xx.h	65;"	d
OMAP3_CONTROL_PADCONF_SDRC_NCAS_OFFSET	mux34xx.h	342;"	d
OMAP3_CONTROL_PADCONF_SDRC_NCLK_OFFSET	mux34xx.h	340;"	d
OMAP3_CONTROL_PADCONF_SDRC_NCS0_OFFSET	mux34xx.h	338;"	d
OMAP3_CONTROL_PADCONF_SDRC_NCS1_OFFSET	mux34xx.h	339;"	d
OMAP3_CONTROL_PADCONF_SDRC_NRAS_OFFSET	mux34xx.h	341;"	d
OMAP3_CONTROL_PADCONF_SDRC_NWE_OFFSET	mux34xx.h	343;"	d
OMAP3_CONTROL_PADCONF_SIM_CLK_OFFSET	mux34xx.h	351;"	d
OMAP3_CONTROL_PADCONF_SIM_IO_OFFSET	mux34xx.h	350;"	d
OMAP3_CONTROL_PADCONF_SIM_PWRCTRL_OFFSET	mux34xx.h	352;"	d
OMAP3_CONTROL_PADCONF_SIM_RST_OFFSET	mux34xx.h	353;"	d
OMAP3_CONTROL_PADCONF_SYS_32K_OFFSET	mux34xx.h	375;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT0_OFFSET	mux34xx.h	378;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT1_OFFSET	mux34xx.h	379;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT2_OFFSET	mux34xx.h	380;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT3_OFFSET	mux34xx.h	381;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT4_OFFSET	mux34xx.h	382;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT5_OFFSET	mux34xx.h	383;"	d
OMAP3_CONTROL_PADCONF_SYS_BOOT6_OFFSET	mux34xx.h	384;"	d
OMAP3_CONTROL_PADCONF_SYS_CLKOUT1_OFFSET	mux34xx.h	386;"	d
OMAP3_CONTROL_PADCONF_SYS_CLKOUT2_OFFSET	mux34xx.h	249;"	d
OMAP3_CONTROL_PADCONF_SYS_CLKREQ_OFFSET	mux34xx.h	376;"	d
OMAP3_CONTROL_PADCONF_SYS_NIRQ_OFFSET	mux34xx.h	248;"	d
OMAP3_CONTROL_PADCONF_SYS_NRESWARM_OFFSET	mux34xx.h	377;"	d
OMAP3_CONTROL_PADCONF_SYS_OFF_MODE_OFFSET	mux34xx.h	385;"	d
OMAP3_CONTROL_PADCONF_UART1_CTS_OFFSET	mux34xx.h	200;"	d
OMAP3_CONTROL_PADCONF_UART1_RTS_OFFSET	mux34xx.h	199;"	d
OMAP3_CONTROL_PADCONF_UART1_RX_OFFSET	mux34xx.h	201;"	d
OMAP3_CONTROL_PADCONF_UART1_TX_OFFSET	mux34xx.h	198;"	d
OMAP3_CONTROL_PADCONF_UART2_CTS_OFFSET	mux34xx.h	194;"	d
OMAP3_CONTROL_PADCONF_UART2_RTS_OFFSET	mux34xx.h	195;"	d
OMAP3_CONTROL_PADCONF_UART2_RX_OFFSET	mux34xx.h	197;"	d
OMAP3_CONTROL_PADCONF_UART2_TX_OFFSET	mux34xx.h	196;"	d
OMAP3_CONTROL_PADCONF_UART3_CTS_RCTX_OFFSET	mux34xx.h	213;"	d
OMAP3_CONTROL_PADCONF_UART3_RTS_SD_OFFSET	mux34xx.h	214;"	d
OMAP3_CONTROL_PADCONF_UART3_RX_IRRX_OFFSET	mux34xx.h	215;"	d
OMAP3_CONTROL_PADCONF_UART3_TX_IRTX_OFFSET	mux34xx.h	216;"	d
OMAP3_EVM_TS_GPIO	common-board-devices.h	7;"	d
OMAP3_HAS_192MHZ_CLK	plat/cpu.h	457;"	d
OMAP3_HAS_FEATURE	plat/cpu.h	466;"	d
OMAP3_HAS_IO_CHAIN_CTRL	plat/cpu.h	460;"	d
OMAP3_HAS_IO_WAKEUP	plat/cpu.h	458;"	d
OMAP3_HAS_ISP	plat/cpu.h	456;"	d
OMAP3_HAS_IVA	plat/cpu.h	453;"	d
OMAP3_HAS_L2CACHE	plat/cpu.h	452;"	d
OMAP3_HAS_NEON	plat/cpu.h	455;"	d
OMAP3_HAS_SDRC	plat/cpu.h	459;"	d
OMAP3_HAS_SGX	plat/cpu.h	454;"	d
OMAP3_HS_USB_PORTS	plat/usb.h	10;"	d
OMAP3_ISP_MASK	control.h	381;"	d
OMAP3_ISP_SHIFT	control.h	380;"	d
OMAP3_IVA2_BOOTMOD_IDLE	control.h	313;"	d
OMAP3_IVA2_BOOTMOD_MASK	control.h	312;"	d
OMAP3_IVA2_BOOTMOD_SHIFT	control.h	311;"	d
OMAP3_IVA_MASK	control.h	369;"	d
OMAP3_IVA_SHIFT	control.h	368;"	d
OMAP3_L2CACHE_MASK	control.h	374;"	d
OMAP3_L2CACHE_SHIFT	control.h	373;"	d
OMAP3_L3_CORE_FW_INIT_ID_DSS	plat/l3_3xxx.h	18;"	d
OMAP3_L4_CORE_FW_DSS_CORE_REGION	plat/l4_3xxx.h	29;"	d
OMAP3_L4_CORE_FW_DSS_DISPC_REGION	plat/l4_3xxx.h	30;"	d
OMAP3_L4_CORE_FW_DSS_DSI_REGION	plat/l4_3xxx.h	27;"	d
OMAP3_L4_CORE_FW_DSS_PROT_GROUP	plat/l4_3xxx.h	25;"	d
OMAP3_L4_CORE_FW_DSS_RFBI_REGION	plat/l4_3xxx.h	31;"	d
OMAP3_L4_CORE_FW_DSS_TA_REGION	plat/l4_3xxx.h	33;"	d
OMAP3_L4_CORE_FW_DSS_VENC_REGION	plat/l4_3xxx.h	32;"	d
OMAP3_L4_CORE_FW_I2C1_REGION	plat/l4_3xxx.h	17;"	d
OMAP3_L4_CORE_FW_I2C1_TA_REGION	plat/l4_3xxx.h	18;"	d
OMAP3_L4_CORE_FW_I2C2_REGION	plat/l4_3xxx.h	19;"	d
OMAP3_L4_CORE_FW_I2C2_TA_REGION	plat/l4_3xxx.h	20;"	d
OMAP3_L4_CORE_FW_I2C3_REGION	plat/l4_3xxx.h	21;"	d
OMAP3_L4_CORE_FW_I2C3_TA_REGION	plat/l4_3xxx.h	22;"	d
OMAP3_MCSPI_REV	plat/mcspi.h	5;"	d
OMAP3_MUX	mux34xx.h	12;"	d
OMAP3_NEON_MASK	control.h	386;"	d
OMAP3_NEON_SHIFT	control.h	385;"	d
OMAP3_PADCONF_SAD2D_IDLEACK	control.h	251;"	d
OMAP3_PADCONF_SAD2D_MSTANDBY	control.h	250;"	d
OMAP3_PADCONF_WAKEUPENABLE0	control.h	317;"	d
OMAP3_PADCONF_WAKEUPEVENT0	control.h	316;"	d
OMAP3_PRM_CLKOUT_CTRL_OFFSET	prm2xxx_3xxx.h	173;"	d
OMAP3_PRM_CLKSEL_OFFSET	prm2xxx_3xxx.h	171;"	d
OMAP3_PRM_CLKSETUP_OFFSET	prm2xxx_3xxx.h	140;"	d
OMAP3_PRM_CLKSRC_CTRL_OFFSET	prm2xxx_3xxx.h	134;"	d
OMAP3_PRM_IRQENABLE_MPU_OFFSET	prm2xxx_3xxx.h	104;"	d
OMAP3_PRM_IRQSTATUS_MPU_OFFSET	prm2xxx_3xxx.h	102;"	d
OMAP3_PRM_POLCTRL_OFFSET	prm2xxx_3xxx.h	142;"	d
OMAP3_PRM_REVISION_OFFSET	prm2xxx_3xxx.h	97;"	d
OMAP3_PRM_RSTCTRL_OFFSET	prm2xxx_3xxx.h	124;"	d
OMAP3_PRM_RSTST_OFFSET	prm2xxx_3xxx.h	128;"	d
OMAP3_PRM_RSTTIME_OFFSET	prm2xxx_3xxx.h	126;"	d
OMAP3_PRM_SRAM_PCHARGE_OFFSET	prm2xxx_3xxx.h	132;"	d
OMAP3_PRM_SYSCONFIG_OFFSET	prm2xxx_3xxx.h	99;"	d
OMAP3_PRM_VC_BYPASS_VAL_OFFSET	prm2xxx_3xxx.h	122;"	d
OMAP3_PRM_VC_CH_CONF_OFFSET	prm2xxx_3xxx.h	118;"	d
OMAP3_PRM_VC_CMD_VAL_0_OFFSET	prm2xxx_3xxx.h	114;"	d
OMAP3_PRM_VC_CMD_VAL_1_OFFSET	prm2xxx_3xxx.h	116;"	d
OMAP3_PRM_VC_I2C_CFG_OFFSET	prm2xxx_3xxx.h	120;"	d
OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET	prm2xxx_3xxx.h	112;"	d
OMAP3_PRM_VC_SMPS_SA_OFFSET	prm2xxx_3xxx.h	108;"	d
OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET	prm2xxx_3xxx.h	110;"	d
OMAP3_PRM_VOLTCTRL_OFFSET	prm2xxx_3xxx.h	130;"	d
OMAP3_PRM_VOLTOFFSET_OFFSET	prm2xxx_3xxx.h	138;"	d
OMAP3_PRM_VOLTSETUP1_OFFSET	prm2xxx_3xxx.h	136;"	d
OMAP3_PRM_VOLTSETUP2_OFFSET	prm2xxx_3xxx.h	144;"	d
OMAP3_PRM_VP1_CONFIG_OFFSET	prm2xxx_3xxx.h	146;"	d
OMAP3_PRM_VP1_STATUS_OFFSET	prm2xxx_3xxx.h	156;"	d
OMAP3_PRM_VP1_VLIMITTO_OFFSET	prm2xxx_3xxx.h	152;"	d
OMAP3_PRM_VP1_VOLTAGE_OFFSET	prm2xxx_3xxx.h	154;"	d
OMAP3_PRM_VP1_VSTEPMAX_OFFSET	prm2xxx_3xxx.h	150;"	d
OMAP3_PRM_VP1_VSTEPMIN_OFFSET	prm2xxx_3xxx.h	148;"	d
OMAP3_PRM_VP2_CONFIG_OFFSET	prm2xxx_3xxx.h	158;"	d
OMAP3_PRM_VP2_STATUS_OFFSET	prm2xxx_3xxx.h	168;"	d
OMAP3_PRM_VP2_VLIMITTO_OFFSET	prm2xxx_3xxx.h	164;"	d
OMAP3_PRM_VP2_VOLTAGE_OFFSET	prm2xxx_3xxx.h	166;"	d
OMAP3_PRM_VP2_VSTEPMAX_OFFSET	prm2xxx_3xxx.h	162;"	d
OMAP3_PRM_VP2_VSTEPMIN_OFFSET	prm2xxx_3xxx.h	160;"	d
OMAP3_SGX_MASK	control.h	363;"	d
OMAP3_SGX_SHIFT	control.h	362;"	d
OMAP3_SHOW_FEATURE	id.c	176;"	d	file:
OMAP3_SRAM_PA	plat/sram.h	97;"	d
OMAP3_UART1_BASE	plat/serial.h	43;"	d
OMAP3_UART2_BASE	plat/serial.h	44;"	d
OMAP3_UART3_BASE	plat/serial.h	45;"	d
OMAP3_UART4_AM35XX_BASE	plat/serial.h	47;"	d
OMAP3_UART4_BASE	plat/serial.h	46;"	d
OMAP3_VOLTOFFSET	voltage.h	35;"	d
OMAP3_VOLTSETUP2	voltage.h	36;"	d
OMAP3_VP_VDD_CORE_ID	vp.h	28;"	d
OMAP3_VP_VDD_MPU_ID	vp.h	27;"	d
OMAP4430_32KSYNCT_BASE	plat/omap44xx.h	28;"	d
OMAP4430_ABBOFF_ACT_EXPORT_MASK	prm-regbits-44xx.h	31;"	d
OMAP4430_ABBOFF_ACT_EXPORT_SHIFT	prm-regbits-44xx.h	30;"	d
OMAP4430_ABBOFF_SLEEP_EXPORT_MASK	prm-regbits-44xx.h	38;"	d
OMAP4430_ABBOFF_SLEEP_EXPORT_SHIFT	prm-regbits-44xx.h	37;"	d
OMAP4430_ABB_IVA_DONE_EN_MASK	prm-regbits-44xx.h	42;"	d
OMAP4430_ABB_IVA_DONE_EN_SHIFT	prm-regbits-44xx.h	41;"	d
OMAP4430_ABB_IVA_DONE_ST_MASK	prm-regbits-44xx.h	46;"	d
OMAP4430_ABB_IVA_DONE_ST_SHIFT	prm-regbits-44xx.h	45;"	d
OMAP4430_ABB_MPU_DONE_EN_MASK	prm-regbits-44xx.h	50;"	d
OMAP4430_ABB_MPU_DONE_EN_SHIFT	prm-regbits-44xx.h	49;"	d
OMAP4430_ABB_MPU_DONE_ST_MASK	prm-regbits-44xx.h	54;"	d
OMAP4430_ABB_MPU_DONE_ST_SHIFT	prm-regbits-44xx.h	53;"	d
OMAP4430_ABE_DYNDEP_MASK	cm-regbits-44xx.h	27;"	d
OMAP4430_ABE_DYNDEP_SHIFT	cm-regbits-44xx.h	26;"	d
OMAP4430_ABE_STATDEP_MASK	cm-regbits-44xx.h	34;"	d
OMAP4430_ABE_STATDEP_SHIFT	cm-regbits-44xx.h	33;"	d
OMAP4430_ACTIVE_FBB_SEL_MASK	prm-regbits-44xx.h	58;"	d
OMAP4430_ACTIVE_FBB_SEL_SHIFT	prm-regbits-44xx.h	57;"	d
OMAP4430_ACTIVE_RBB_SEL_MASK	prm-regbits-44xx.h	62;"	d
OMAP4430_ACTIVE_RBB_SEL_SHIFT	prm-regbits-44xx.h	61;"	d
OMAP4430_AESSMEM_ONSTATE_MASK	prm-regbits-44xx.h	66;"	d
OMAP4430_AESSMEM_ONSTATE_SHIFT	prm-regbits-44xx.h	65;"	d
OMAP4430_AESSMEM_RETSTATE_MASK	prm-regbits-44xx.h	70;"	d
OMAP4430_AESSMEM_RETSTATE_SHIFT	prm-regbits-44xx.h	69;"	d
OMAP4430_AESSMEM_STATEST_MASK	prm-regbits-44xx.h	74;"	d
OMAP4430_AESSMEM_STATEST_SHIFT	prm-regbits-44xx.h	73;"	d
OMAP4430_AIPOFF_MASK	prm-regbits-44xx.h	81;"	d
OMAP4430_AIPOFF_SHIFT	prm-regbits-44xx.h	80;"	d
OMAP4430_ALWONCORE_DYNDEP_MASK	cm-regbits-44xx.h	38;"	d
OMAP4430_ALWONCORE_DYNDEP_SHIFT	cm-regbits-44xx.h	37;"	d
OMAP4430_ALWONCORE_STATDEP_MASK	cm-regbits-44xx.h	42;"	d
OMAP4430_ALWONCORE_STATDEP_SHIFT	cm-regbits-44xx.h	41;"	d
OMAP4430_AUTO_CTRL_VDD_CORE_L_MASK	prm-regbits-44xx.h	85;"	d
OMAP4430_AUTO_CTRL_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	84;"	d
OMAP4430_AUTO_CTRL_VDD_IVA_L_MASK	prm-regbits-44xx.h	89;"	d
OMAP4430_AUTO_CTRL_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	88;"	d
OMAP4430_AUTO_CTRL_VDD_MPU_L_MASK	prm-regbits-44xx.h	93;"	d
OMAP4430_AUTO_CTRL_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	92;"	d
OMAP4430_AUTO_DPLL_MODE_MASK	cm-regbits-44xx.h	50;"	d
OMAP4430_AUTO_DPLL_MODE_SHIFT	cm-regbits-44xx.h	49;"	d
OMAP4430_BYPS_RA_ERR_MASK	prm-regbits-44xx.h	97;"	d
OMAP4430_BYPS_RA_ERR_SHIFT	prm-regbits-44xx.h	96;"	d
OMAP4430_BYPS_SA_ERR_MASK	prm-regbits-44xx.h	101;"	d
OMAP4430_BYPS_SA_ERR_SHIFT	prm-regbits-44xx.h	100;"	d
OMAP4430_BYPS_TIMEOUT_ERR_MASK	prm-regbits-44xx.h	105;"	d
OMAP4430_BYPS_TIMEOUT_ERR_SHIFT	prm-regbits-44xx.h	104;"	d
OMAP4430_C2C_RST_MASK	prm-regbits-44xx.h	109;"	d
OMAP4430_C2C_RST_SHIFT	prm-regbits-44xx.h	108;"	d
OMAP4430_CAM_MEM_ONSTATE_MASK	prm-regbits-44xx.h	113;"	d
OMAP4430_CAM_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	112;"	d
OMAP4430_CAM_MEM_STATEST_MASK	prm-regbits-44xx.h	117;"	d
OMAP4430_CAM_MEM_STATEST_SHIFT	prm-regbits-44xx.h	116;"	d
OMAP4430_CEFUSE_DYNDEP_MASK	cm-regbits-44xx.h	54;"	d
OMAP4430_CEFUSE_DYNDEP_SHIFT	cm-regbits-44xx.h	53;"	d
OMAP4430_CEFUSE_STATDEP_MASK	cm-regbits-44xx.h	58;"	d
OMAP4430_CEFUSE_STATDEP_SHIFT	cm-regbits-44xx.h	57;"	d
OMAP4430_CLKACTIVITY_ABE_24M_GFCLK_MASK	cm-regbits-44xx.h	62;"	d
OMAP4430_CLKACTIVITY_ABE_24M_GFCLK_SHIFT	cm-regbits-44xx.h	61;"	d
OMAP4430_CLKACTIVITY_ABE_ALWON_32K_CLK_MASK	cm-regbits-44xx.h	66;"	d
OMAP4430_CLKACTIVITY_ABE_ALWON_32K_CLK_SHIFT	cm-regbits-44xx.h	65;"	d
OMAP4430_CLKACTIVITY_ABE_LP_CLK_MASK	cm-regbits-44xx.h	70;"	d
OMAP4430_CLKACTIVITY_ABE_LP_CLK_SHIFT	cm-regbits-44xx.h	69;"	d
OMAP4430_CLKACTIVITY_ABE_SYSCLK_MASK	cm-regbits-44xx.h	74;"	d
OMAP4430_CLKACTIVITY_ABE_SYSCLK_SHIFT	cm-regbits-44xx.h	73;"	d
OMAP4430_CLKACTIVITY_ABE_X2_CLK_MASK	cm-regbits-44xx.h	78;"	d
OMAP4430_CLKACTIVITY_ABE_X2_CLK_SHIFT	cm-regbits-44xx.h	77;"	d
OMAP4430_CLKACTIVITY_ASYNC_DLL_CLK_MASK	cm-regbits-44xx.h	82;"	d
OMAP4430_CLKACTIVITY_ASYNC_DLL_CLK_SHIFT	cm-regbits-44xx.h	81;"	d
OMAP4430_CLKACTIVITY_ASYNC_PHY1_CLK_MASK	cm-regbits-44xx.h	86;"	d
OMAP4430_CLKACTIVITY_ASYNC_PHY1_CLK_SHIFT	cm-regbits-44xx.h	85;"	d
OMAP4430_CLKACTIVITY_ASYNC_PHY2_CLK_MASK	cm-regbits-44xx.h	90;"	d
OMAP4430_CLKACTIVITY_ASYNC_PHY2_CLK_SHIFT	cm-regbits-44xx.h	89;"	d
OMAP4430_CLKACTIVITY_CAM_PHY_CTRL_GCLK_MASK	cm-regbits-44xx.h	94;"	d
OMAP4430_CLKACTIVITY_CAM_PHY_CTRL_GCLK_SHIFT	cm-regbits-44xx.h	93;"	d
OMAP4430_CLKACTIVITY_CORE_ALWON_32K_GFCLK_MASK	cm-regbits-44xx.h	98;"	d
OMAP4430_CLKACTIVITY_CORE_ALWON_32K_GFCLK_SHIFT	cm-regbits-44xx.h	97;"	d
OMAP4430_CLKACTIVITY_CORE_DPLL_EMU_CLK_MASK	cm-regbits-44xx.h	102;"	d
OMAP4430_CLKACTIVITY_CORE_DPLL_EMU_CLK_SHIFT	cm-regbits-44xx.h	101;"	d
OMAP4430_CLKACTIVITY_CUST_EFUSE_SYS_CLK_MASK	cm-regbits-44xx.h	110;"	d
OMAP4430_CLKACTIVITY_CUST_EFUSE_SYS_CLK_SHIFT	cm-regbits-44xx.h	109;"	d
OMAP4430_CLKACTIVITY_DLL_CLK_MASK	cm-regbits-44xx.h	114;"	d
OMAP4430_CLKACTIVITY_DLL_CLK_SHIFT	cm-regbits-44xx.h	113;"	d
OMAP4430_CLKACTIVITY_DMT10_GFCLK_MASK	cm-regbits-44xx.h	118;"	d
OMAP4430_CLKACTIVITY_DMT10_GFCLK_SHIFT	cm-regbits-44xx.h	117;"	d
OMAP4430_CLKACTIVITY_DMT11_GFCLK_MASK	cm-regbits-44xx.h	122;"	d
OMAP4430_CLKACTIVITY_DMT11_GFCLK_SHIFT	cm-regbits-44xx.h	121;"	d
OMAP4430_CLKACTIVITY_DMT2_GFCLK_MASK	cm-regbits-44xx.h	126;"	d
OMAP4430_CLKACTIVITY_DMT2_GFCLK_SHIFT	cm-regbits-44xx.h	125;"	d
OMAP4430_CLKACTIVITY_DMT3_GFCLK_MASK	cm-regbits-44xx.h	130;"	d
OMAP4430_CLKACTIVITY_DMT3_GFCLK_SHIFT	cm-regbits-44xx.h	129;"	d
OMAP4430_CLKACTIVITY_DMT4_GFCLK_MASK	cm-regbits-44xx.h	134;"	d
OMAP4430_CLKACTIVITY_DMT4_GFCLK_SHIFT	cm-regbits-44xx.h	133;"	d
OMAP4430_CLKACTIVITY_DMT9_GFCLK_MASK	cm-regbits-44xx.h	138;"	d
OMAP4430_CLKACTIVITY_DMT9_GFCLK_SHIFT	cm-regbits-44xx.h	137;"	d
OMAP4430_CLKACTIVITY_DSS_ALWON_SYS_CLK_MASK	cm-regbits-44xx.h	142;"	d
OMAP4430_CLKACTIVITY_DSS_ALWON_SYS_CLK_SHIFT	cm-regbits-44xx.h	141;"	d
OMAP4430_CLKACTIVITY_DSS_FCLK_MASK	cm-regbits-44xx.h	146;"	d
OMAP4430_CLKACTIVITY_DSS_FCLK_SHIFT	cm-regbits-44xx.h	145;"	d
OMAP4430_CLKACTIVITY_DUCATI_GCLK_MASK	cm-regbits-44xx.h	150;"	d
OMAP4430_CLKACTIVITY_DUCATI_GCLK_SHIFT	cm-regbits-44xx.h	149;"	d
OMAP4430_CLKACTIVITY_EMU_SYS_CLK_MASK	cm-regbits-44xx.h	154;"	d
OMAP4430_CLKACTIVITY_EMU_SYS_CLK_SHIFT	cm-regbits-44xx.h	153;"	d
OMAP4430_CLKACTIVITY_FDIF_GFCLK_MASK	cm-regbits-44xx.h	158;"	d
OMAP4430_CLKACTIVITY_FDIF_GFCLK_SHIFT	cm-regbits-44xx.h	157;"	d
OMAP4430_CLKACTIVITY_FUNC_12M_GFCLK_MASK	cm-regbits-44xx.h	162;"	d
OMAP4430_CLKACTIVITY_FUNC_12M_GFCLK_SHIFT	cm-regbits-44xx.h	161;"	d
OMAP4430_CLKACTIVITY_FUNC_24M_GFCLK_MASK	cm-regbits-44xx.h	166;"	d
OMAP4430_CLKACTIVITY_FUNC_24M_GFCLK_SHIFT	cm-regbits-44xx.h	165;"	d
OMAP4430_CLKACTIVITY_HDMI_PHY_48MHZ_GFCLK_MASK	cm-regbits-44xx.h	170;"	d
OMAP4430_CLKACTIVITY_HDMI_PHY_48MHZ_GFCLK_SHIFT	cm-regbits-44xx.h	169;"	d
OMAP4430_CLKACTIVITY_HSIC_P1_480M_GFCLK_MASK	cm-regbits-44xx.h	174;"	d
OMAP4430_CLKACTIVITY_HSIC_P1_480M_GFCLK_SHIFT	cm-regbits-44xx.h	173;"	d
OMAP4430_CLKACTIVITY_HSIC_P1_GFCLK_MASK	cm-regbits-44xx.h	178;"	d
OMAP4430_CLKACTIVITY_HSIC_P1_GFCLK_SHIFT	cm-regbits-44xx.h	177;"	d
OMAP4430_CLKACTIVITY_HSIC_P2_480M_GFCLK_MASK	cm-regbits-44xx.h	182;"	d
OMAP4430_CLKACTIVITY_HSIC_P2_480M_GFCLK_SHIFT	cm-regbits-44xx.h	181;"	d
OMAP4430_CLKACTIVITY_HSIC_P2_GFCLK_MASK	cm-regbits-44xx.h	186;"	d
OMAP4430_CLKACTIVITY_HSIC_P2_GFCLK_SHIFT	cm-regbits-44xx.h	185;"	d
OMAP4430_CLKACTIVITY_INIT_48MC_GFCLK_MASK	cm-regbits-44xx.h	190;"	d
OMAP4430_CLKACTIVITY_INIT_48MC_GFCLK_SHIFT	cm-regbits-44xx.h	189;"	d
OMAP4430_CLKACTIVITY_INIT_48M_GFCLK_MASK	cm-regbits-44xx.h	194;"	d
OMAP4430_CLKACTIVITY_INIT_48M_GFCLK_SHIFT	cm-regbits-44xx.h	193;"	d
OMAP4430_CLKACTIVITY_INIT_60M_P1_GFCLK_MASK	cm-regbits-44xx.h	198;"	d
OMAP4430_CLKACTIVITY_INIT_60M_P1_GFCLK_SHIFT	cm-regbits-44xx.h	197;"	d
OMAP4430_CLKACTIVITY_INIT_60M_P2_GFCLK_MASK	cm-regbits-44xx.h	202;"	d
OMAP4430_CLKACTIVITY_INIT_60M_P2_GFCLK_SHIFT	cm-regbits-44xx.h	201;"	d
OMAP4430_CLKACTIVITY_INIT_96M_GFCLK_MASK	cm-regbits-44xx.h	206;"	d
OMAP4430_CLKACTIVITY_INIT_96M_GFCLK_SHIFT	cm-regbits-44xx.h	205;"	d
OMAP4430_CLKACTIVITY_INIT_HSI_GFCLK_MASK	cm-regbits-44xx.h	210;"	d
OMAP4430_CLKACTIVITY_INIT_HSI_GFCLK_SHIFT	cm-regbits-44xx.h	209;"	d
OMAP4430_CLKACTIVITY_INIT_HSMMC1_GFCLK_MASK	cm-regbits-44xx.h	214;"	d
OMAP4430_CLKACTIVITY_INIT_HSMMC1_GFCLK_SHIFT	cm-regbits-44xx.h	213;"	d
OMAP4430_CLKACTIVITY_INIT_HSMMC2_GFCLK_MASK	cm-regbits-44xx.h	218;"	d
OMAP4430_CLKACTIVITY_INIT_HSMMC2_GFCLK_SHIFT	cm-regbits-44xx.h	217;"	d
OMAP4430_CLKACTIVITY_INIT_HSMMC6_GFCLK_MASK	cm-regbits-44xx.h	222;"	d
OMAP4430_CLKACTIVITY_INIT_HSMMC6_GFCLK_SHIFT	cm-regbits-44xx.h	221;"	d
OMAP4430_CLKACTIVITY_ISS_GCLK_MASK	cm-regbits-44xx.h	226;"	d
OMAP4430_CLKACTIVITY_ISS_GCLK_SHIFT	cm-regbits-44xx.h	225;"	d
OMAP4430_CLKACTIVITY_IVAHD_ROOT_CLK_MASK	cm-regbits-44xx.h	230;"	d
OMAP4430_CLKACTIVITY_IVAHD_ROOT_CLK_SHIFT	cm-regbits-44xx.h	229;"	d
OMAP4430_CLKACTIVITY_L3X2_D2D_GICLK_MASK	cm-regbits-44xx.h	234;"	d
OMAP4430_CLKACTIVITY_L3X2_D2D_GICLK_SHIFT	cm-regbits-44xx.h	233;"	d
OMAP4430_CLKACTIVITY_L3_1_GICLK_MASK	cm-regbits-44xx.h	238;"	d
OMAP4430_CLKACTIVITY_L3_1_GICLK_SHIFT	cm-regbits-44xx.h	237;"	d
OMAP4430_CLKACTIVITY_L3_2_GICLK_MASK	cm-regbits-44xx.h	242;"	d
OMAP4430_CLKACTIVITY_L3_2_GICLK_SHIFT	cm-regbits-44xx.h	241;"	d
OMAP4430_CLKACTIVITY_L3_D2D_GICLK_MASK	cm-regbits-44xx.h	246;"	d
OMAP4430_CLKACTIVITY_L3_D2D_GICLK_SHIFT	cm-regbits-44xx.h	245;"	d
OMAP4430_CLKACTIVITY_L3_DMA_GICLK_MASK	cm-regbits-44xx.h	250;"	d
OMAP4430_CLKACTIVITY_L3_DMA_GICLK_SHIFT	cm-regbits-44xx.h	249;"	d
OMAP4430_CLKACTIVITY_L3_DSS_GICLK_MASK	cm-regbits-44xx.h	254;"	d
OMAP4430_CLKACTIVITY_L3_DSS_GICLK_SHIFT	cm-regbits-44xx.h	253;"	d
OMAP4430_CLKACTIVITY_L3_EMIF_GICLK_MASK	cm-regbits-44xx.h	258;"	d
OMAP4430_CLKACTIVITY_L3_EMIF_GICLK_SHIFT	cm-regbits-44xx.h	257;"	d
OMAP4430_CLKACTIVITY_L3_GFX_GICLK_MASK	cm-regbits-44xx.h	262;"	d
OMAP4430_CLKACTIVITY_L3_GFX_GICLK_SHIFT	cm-regbits-44xx.h	261;"	d
OMAP4430_CLKACTIVITY_L3_INIT_GICLK_MASK	cm-regbits-44xx.h	266;"	d
OMAP4430_CLKACTIVITY_L3_INIT_GICLK_SHIFT	cm-regbits-44xx.h	265;"	d
OMAP4430_CLKACTIVITY_L3_INSTR_GICLK_MASK	cm-regbits-44xx.h	270;"	d
OMAP4430_CLKACTIVITY_L3_INSTR_GICLK_SHIFT	cm-regbits-44xx.h	269;"	d
OMAP4430_CLKACTIVITY_L3_SECURE_GICLK_MASK	cm-regbits-44xx.h	274;"	d
OMAP4430_CLKACTIVITY_L3_SECURE_GICLK_SHIFT	cm-regbits-44xx.h	273;"	d
OMAP4430_CLKACTIVITY_L4_AO_ICLK_MASK	cm-regbits-44xx.h	278;"	d
OMAP4430_CLKACTIVITY_L4_AO_ICLK_SHIFT	cm-regbits-44xx.h	277;"	d
OMAP4430_CLKACTIVITY_L4_CEFUSE_GICLK_MASK	cm-regbits-44xx.h	282;"	d
OMAP4430_CLKACTIVITY_L4_CEFUSE_GICLK_SHIFT	cm-regbits-44xx.h	281;"	d
OMAP4430_CLKACTIVITY_L4_CFG_GICLK_MASK	cm-regbits-44xx.h	286;"	d
OMAP4430_CLKACTIVITY_L4_CFG_GICLK_SHIFT	cm-regbits-44xx.h	285;"	d
OMAP4430_CLKACTIVITY_L4_D2D_GICLK_MASK	cm-regbits-44xx.h	290;"	d
OMAP4430_CLKACTIVITY_L4_D2D_GICLK_SHIFT	cm-regbits-44xx.h	289;"	d
OMAP4430_CLKACTIVITY_L4_INIT_GICLK_MASK	cm-regbits-44xx.h	294;"	d
OMAP4430_CLKACTIVITY_L4_INIT_GICLK_SHIFT	cm-regbits-44xx.h	293;"	d
OMAP4430_CLKACTIVITY_L4_PER_GICLK_MASK	cm-regbits-44xx.h	298;"	d
OMAP4430_CLKACTIVITY_L4_PER_GICLK_SHIFT	cm-regbits-44xx.h	297;"	d
OMAP4430_CLKACTIVITY_L4_SECURE_GICLK_MASK	cm-regbits-44xx.h	302;"	d
OMAP4430_CLKACTIVITY_L4_SECURE_GICLK_SHIFT	cm-regbits-44xx.h	301;"	d
OMAP4430_CLKACTIVITY_L4_WKUP_GICLK_MASK	cm-regbits-44xx.h	306;"	d
OMAP4430_CLKACTIVITY_L4_WKUP_GICLK_SHIFT	cm-regbits-44xx.h	305;"	d
OMAP4430_CLKACTIVITY_MPU_DPLL_CLK_MASK	cm-regbits-44xx.h	310;"	d
OMAP4430_CLKACTIVITY_MPU_DPLL_CLK_SHIFT	cm-regbits-44xx.h	309;"	d
OMAP4430_CLKACTIVITY_OCP_ABE_GICLK_MASK	cm-regbits-44xx.h	314;"	d
OMAP4430_CLKACTIVITY_OCP_ABE_GICLK_SHIFT	cm-regbits-44xx.h	313;"	d
OMAP4430_CLKACTIVITY_PER_24MC_GFCLK_MASK	cm-regbits-44xx.h	318;"	d
OMAP4430_CLKACTIVITY_PER_24MC_GFCLK_SHIFT	cm-regbits-44xx.h	317;"	d
OMAP4430_CLKACTIVITY_PER_32K_GFCLK_MASK	cm-regbits-44xx.h	322;"	d
OMAP4430_CLKACTIVITY_PER_32K_GFCLK_SHIFT	cm-regbits-44xx.h	321;"	d
OMAP4430_CLKACTIVITY_PER_48M_GFCLK_MASK	cm-regbits-44xx.h	326;"	d
OMAP4430_CLKACTIVITY_PER_48M_GFCLK_SHIFT	cm-regbits-44xx.h	325;"	d
OMAP4430_CLKACTIVITY_PER_96M_GFCLK_MASK	cm-regbits-44xx.h	330;"	d
OMAP4430_CLKACTIVITY_PER_96M_GFCLK_SHIFT	cm-regbits-44xx.h	329;"	d
OMAP4430_CLKACTIVITY_PER_ABE_24M_GFCLK_MASK	cm-regbits-44xx.h	334;"	d
OMAP4430_CLKACTIVITY_PER_ABE_24M_GFCLK_SHIFT	cm-regbits-44xx.h	333;"	d
OMAP4430_CLKACTIVITY_PER_MCASP2_GFCLK_MASK	cm-regbits-44xx.h	338;"	d
OMAP4430_CLKACTIVITY_PER_MCASP2_GFCLK_SHIFT	cm-regbits-44xx.h	337;"	d
OMAP4430_CLKACTIVITY_PER_MCASP3_GFCLK_MASK	cm-regbits-44xx.h	342;"	d
OMAP4430_CLKACTIVITY_PER_MCASP3_GFCLK_SHIFT	cm-regbits-44xx.h	341;"	d
OMAP4430_CLKACTIVITY_PER_MCBSP4_GFCLK_MASK	cm-regbits-44xx.h	346;"	d
OMAP4430_CLKACTIVITY_PER_MCBSP4_GFCLK_SHIFT	cm-regbits-44xx.h	345;"	d
OMAP4430_CLKACTIVITY_PER_SYS_GFCLK_MASK	cm-regbits-44xx.h	350;"	d
OMAP4430_CLKACTIVITY_PER_SYS_GFCLK_SHIFT	cm-regbits-44xx.h	349;"	d
OMAP4430_CLKACTIVITY_PHY_ROOT_CLK_MASK	cm-regbits-44xx.h	354;"	d
OMAP4430_CLKACTIVITY_PHY_ROOT_CLK_SHIFT	cm-regbits-44xx.h	353;"	d
OMAP4430_CLKACTIVITY_SGX_GFCLK_MASK	cm-regbits-44xx.h	358;"	d
OMAP4430_CLKACTIVITY_SGX_GFCLK_SHIFT	cm-regbits-44xx.h	357;"	d
OMAP4430_CLKACTIVITY_SR_CORE_SYSCLK_MASK	cm-regbits-44xx.h	362;"	d
OMAP4430_CLKACTIVITY_SR_CORE_SYSCLK_SHIFT	cm-regbits-44xx.h	361;"	d
OMAP4430_CLKACTIVITY_SR_IVA_SYSCLK_MASK	cm-regbits-44xx.h	366;"	d
OMAP4430_CLKACTIVITY_SR_IVA_SYSCLK_SHIFT	cm-regbits-44xx.h	365;"	d
OMAP4430_CLKACTIVITY_SR_MPU_SYSCLK_MASK	cm-regbits-44xx.h	370;"	d
OMAP4430_CLKACTIVITY_SR_MPU_SYSCLK_SHIFT	cm-regbits-44xx.h	369;"	d
OMAP4430_CLKACTIVITY_SYS_CLK_MASK	cm-regbits-44xx.h	374;"	d
OMAP4430_CLKACTIVITY_SYS_CLK_SHIFT	cm-regbits-44xx.h	373;"	d
OMAP4430_CLKACTIVITY_TESLA_ROOT_CLK_MASK	cm-regbits-44xx.h	378;"	d
OMAP4430_CLKACTIVITY_TESLA_ROOT_CLK_SHIFT	cm-regbits-44xx.h	377;"	d
OMAP4430_CLKACTIVITY_TLL_CH0_GFCLK_MASK	cm-regbits-44xx.h	382;"	d
OMAP4430_CLKACTIVITY_TLL_CH0_GFCLK_SHIFT	cm-regbits-44xx.h	381;"	d
OMAP4430_CLKACTIVITY_TLL_CH1_GFCLK_MASK	cm-regbits-44xx.h	386;"	d
OMAP4430_CLKACTIVITY_TLL_CH1_GFCLK_SHIFT	cm-regbits-44xx.h	385;"	d
OMAP4430_CLKACTIVITY_TLL_CH2_GFCLK_MASK	cm-regbits-44xx.h	390;"	d
OMAP4430_CLKACTIVITY_TLL_CH2_GFCLK_SHIFT	cm-regbits-44xx.h	389;"	d
OMAP4430_CLKACTIVITY_UNIPRO_DPLL_CLK_MASK	cm-regbits-44xx.h	394;"	d
OMAP4430_CLKACTIVITY_UNIPRO_DPLL_CLK_SHIFT	cm-regbits-44xx.h	393;"	d
OMAP4430_CLKACTIVITY_USB_DPLL_CLK_MASK	cm-regbits-44xx.h	398;"	d
OMAP4430_CLKACTIVITY_USB_DPLL_CLK_SHIFT	cm-regbits-44xx.h	397;"	d
OMAP4430_CLKACTIVITY_USB_DPLL_HS_CLK_MASK	cm-regbits-44xx.h	402;"	d
OMAP4430_CLKACTIVITY_USB_DPLL_HS_CLK_SHIFT	cm-regbits-44xx.h	401;"	d
OMAP4430_CLKACTIVITY_USIM_GFCLK_MASK	cm-regbits-44xx.h	406;"	d
OMAP4430_CLKACTIVITY_USIM_GFCLK_SHIFT	cm-regbits-44xx.h	405;"	d
OMAP4430_CLKACTIVITY_UTMI_P3_GFCLK_MASK	cm-regbits-44xx.h	410;"	d
OMAP4430_CLKACTIVITY_UTMI_P3_GFCLK_SHIFT	cm-regbits-44xx.h	409;"	d
OMAP4430_CLKACTIVITY_UTMI_ROOT_GFCLK_MASK	cm-regbits-44xx.h	414;"	d
OMAP4430_CLKACTIVITY_UTMI_ROOT_GFCLK_SHIFT	cm-regbits-44xx.h	413;"	d
OMAP4430_CLKACTIVITY_WKUP_32K_GFCLK_MASK	cm-regbits-44xx.h	418;"	d
OMAP4430_CLKACTIVITY_WKUP_32K_GFCLK_SHIFT	cm-regbits-44xx.h	417;"	d
OMAP4430_CLKREQ_COND_MASK	prm-regbits-44xx.h	121;"	d
OMAP4430_CLKREQ_COND_SHIFT	prm-regbits-44xx.h	120;"	d
OMAP4430_CLKSEL_0_0_MASK	cm-regbits-44xx.h	441;"	d
OMAP4430_CLKSEL_0_0_SHIFT	cm-regbits-44xx.h	440;"	d
OMAP4430_CLKSEL_0_1_MASK	cm-regbits-44xx.h	445;"	d
OMAP4430_CLKSEL_0_1_SHIFT	cm-regbits-44xx.h	444;"	d
OMAP4430_CLKSEL_24_25_MASK	cm-regbits-44xx.h	449;"	d
OMAP4430_CLKSEL_24_25_SHIFT	cm-regbits-44xx.h	448;"	d
OMAP4430_CLKSEL_60M_MASK	cm-regbits-44xx.h	453;"	d
OMAP4430_CLKSEL_60M_SHIFT	cm-regbits-44xx.h	452;"	d
OMAP4430_CLKSEL_AESS_FCLK_MASK	cm-regbits-44xx.h	461;"	d
OMAP4430_CLKSEL_AESS_FCLK_SHIFT	cm-regbits-44xx.h	460;"	d
OMAP4430_CLKSEL_CORE_1_1_MASK	cm-regbits-44xx.h	469;"	d
OMAP4430_CLKSEL_CORE_1_1_SHIFT	cm-regbits-44xx.h	468;"	d
OMAP4430_CLKSEL_CORE_MASK	cm-regbits-44xx.h	465;"	d
OMAP4430_CLKSEL_CORE_SHIFT	cm-regbits-44xx.h	464;"	d
OMAP4430_CLKSEL_DIV_MASK	cm-regbits-44xx.h	473;"	d
OMAP4430_CLKSEL_DIV_SHIFT	cm-regbits-44xx.h	472;"	d
OMAP4430_CLKSEL_FCLK_MASK	cm-regbits-44xx.h	481;"	d
OMAP4430_CLKSEL_FCLK_SHIFT	cm-regbits-44xx.h	480;"	d
OMAP4430_CLKSEL_INTERNAL_SOURCE_CM1_ABE_DMIC_MASK	cm-regbits-44xx.h	493;"	d
OMAP4430_CLKSEL_INTERNAL_SOURCE_CM1_ABE_DMIC_SHIFT	cm-regbits-44xx.h	492;"	d
OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK	cm-regbits-44xx.h	485;"	d
OMAP4430_CLKSEL_INTERNAL_SOURCE_SHIFT	cm-regbits-44xx.h	484;"	d
OMAP4430_CLKSEL_L3_MASK	cm-regbits-44xx.h	497;"	d
OMAP4430_CLKSEL_L3_SHADOW_MASK	cm-regbits-44xx.h	501;"	d
OMAP4430_CLKSEL_L3_SHADOW_SHIFT	cm-regbits-44xx.h	500;"	d
OMAP4430_CLKSEL_L3_SHIFT	cm-regbits-44xx.h	496;"	d
OMAP4430_CLKSEL_L4_MASK	cm-regbits-44xx.h	505;"	d
OMAP4430_CLKSEL_L4_SHIFT	cm-regbits-44xx.h	504;"	d
OMAP4430_CLKSEL_MASK	cm-regbits-44xx.h	434;"	d
OMAP4430_CLKSEL_OPP_MASK	cm-regbits-44xx.h	509;"	d
OMAP4430_CLKSEL_OPP_SHIFT	cm-regbits-44xx.h	508;"	d
OMAP4430_CLKSEL_PMD_STM_CLK_MASK	cm-regbits-44xx.h	513;"	d
OMAP4430_CLKSEL_PMD_STM_CLK_SHIFT	cm-regbits-44xx.h	512;"	d
OMAP4430_CLKSEL_PMD_TRACE_CLK_MASK	cm-regbits-44xx.h	517;"	d
OMAP4430_CLKSEL_PMD_TRACE_CLK_SHIFT	cm-regbits-44xx.h	516;"	d
OMAP4430_CLKSEL_SGX_FCLK_MASK	cm-regbits-44xx.h	521;"	d
OMAP4430_CLKSEL_SGX_FCLK_SHIFT	cm-regbits-44xx.h	520;"	d
OMAP4430_CLKSEL_SHIFT	cm-regbits-44xx.h	433;"	d
OMAP4430_CLKSEL_SOURCE_24_24_MASK	cm-regbits-44xx.h	532;"	d
OMAP4430_CLKSEL_SOURCE_24_24_SHIFT	cm-regbits-44xx.h	531;"	d
OMAP4430_CLKSEL_SOURCE_MASK	cm-regbits-44xx.h	528;"	d
OMAP4430_CLKSEL_SOURCE_SHIFT	cm-regbits-44xx.h	527;"	d
OMAP4430_CLKSEL_UTMI_P1_MASK	cm-regbits-44xx.h	536;"	d
OMAP4430_CLKSEL_UTMI_P1_SHIFT	cm-regbits-44xx.h	535;"	d
OMAP4430_CLKSEL_UTMI_P2_MASK	cm-regbits-44xx.h	540;"	d
OMAP4430_CLKSEL_UTMI_P2_SHIFT	cm-regbits-44xx.h	539;"	d
OMAP4430_CLKTRCTRL_MASK	cm-regbits-44xx.h	552;"	d
OMAP4430_CLKTRCTRL_SHIFT	cm-regbits-44xx.h	551;"	d
OMAP4430_CM1_ABE_ABE_CDOFFS	cm1_44xx.h	46;"	d
OMAP4430_CM1_ABE_AESS_CLKCTRL	cm1_44xx.h	194;"	d
OMAP4430_CM1_ABE_CLKSTCTRL	cm1_44xx.h	190;"	d
OMAP4430_CM1_ABE_DMIC_CLKCTRL	cm1_44xx.h	198;"	d
OMAP4430_CM1_ABE_INST	cm1_44xx.h	39;"	d
OMAP4430_CM1_ABE_L4ABE_CLKCTRL	cm1_44xx.h	192;"	d
OMAP4430_CM1_ABE_MCASP_CLKCTRL	cm1_44xx.h	200;"	d
OMAP4430_CM1_ABE_MCBSP1_CLKCTRL	cm1_44xx.h	202;"	d
OMAP4430_CM1_ABE_MCBSP2_CLKCTRL	cm1_44xx.h	204;"	d
OMAP4430_CM1_ABE_MCBSP3_CLKCTRL	cm1_44xx.h	206;"	d
OMAP4430_CM1_ABE_PDM_CLKCTRL	cm1_44xx.h	196;"	d
OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL	cm1_44xx.h	208;"	d
OMAP4430_CM1_ABE_TIMER5_CLKCTRL	cm1_44xx.h	210;"	d
OMAP4430_CM1_ABE_TIMER6_CLKCTRL	cm1_44xx.h	212;"	d
OMAP4430_CM1_ABE_TIMER7_CLKCTRL	cm1_44xx.h	214;"	d
OMAP4430_CM1_ABE_TIMER8_CLKCTRL	cm1_44xx.h	216;"	d
OMAP4430_CM1_ABE_WDT3_CLKCTRL	cm1_44xx.h	218;"	d
OMAP4430_CM1_BASE	cm1_44xx.h	29;"	d
OMAP4430_CM1_BASE	plat/omap44xx.h	29;"	d
OMAP4430_CM1_CKGEN_INST	cm1_44xx.h	36;"	d
OMAP4430_CM1_INSTR_INST	cm1_44xx.h	41;"	d
OMAP4430_CM1_MPU_INST	cm1_44xx.h	37;"	d
OMAP4430_CM1_MPU_MPU_CDOFFS	cm1_44xx.h	44;"	d
OMAP4430_CM1_OCP_SOCKET_INST	cm1_44xx.h	35;"	d
OMAP4430_CM1_PARTITION	prcm44xx.h	30;"	d
OMAP4430_CM1_RESTORE_INST	cm1_44xx.h	40;"	d
OMAP4430_CM1_TESLA_INST	cm1_44xx.h	38;"	d
OMAP4430_CM1_TESLA_TESLA_CDOFFS	cm1_44xx.h	45;"	d
OMAP4430_CM2_ALWAYS_ON_ALWON_CDOFFS	cm2_44xx.h	50;"	d
OMAP4430_CM2_ALWAYS_ON_INST	cm2_44xx.h	37;"	d
OMAP4430_CM2_BASE	cm2_44xx.h	29;"	d
OMAP4430_CM2_BASE	plat/omap44xx.h	31;"	d
OMAP4430_CM2_CAM_CAM_CDOFFS	cm2_44xx.h	60;"	d
OMAP4430_CM2_CAM_INST	cm2_44xx.h	40;"	d
OMAP4430_CM2_CEFUSE_CEFUSE_CDOFFS	cm2_44xx.h	66;"	d
OMAP4430_CM2_CEFUSE_INST	cm2_44xx.h	45;"	d
OMAP4430_CM2_CKGEN_INST	cm2_44xx.h	36;"	d
OMAP4430_CM2_CORE_D2D_CDOFFS	cm2_44xx.h	56;"	d
OMAP4430_CM2_CORE_DUCATI_CDOFFS	cm2_44xx.h	53;"	d
OMAP4430_CM2_CORE_INST	cm2_44xx.h	38;"	d
OMAP4430_CM2_CORE_L3INSTR_CDOFFS	cm2_44xx.h	58;"	d
OMAP4430_CM2_CORE_L3_1_CDOFFS	cm2_44xx.h	51;"	d
OMAP4430_CM2_CORE_L3_2_CDOFFS	cm2_44xx.h	52;"	d
OMAP4430_CM2_CORE_L4CFG_CDOFFS	cm2_44xx.h	57;"	d
OMAP4430_CM2_CORE_MEMIF_CDOFFS	cm2_44xx.h	55;"	d
OMAP4430_CM2_CORE_SDMA_CDOFFS	cm2_44xx.h	54;"	d
OMAP4430_CM2_DSS_DSS_CDOFFS	cm2_44xx.h	61;"	d
OMAP4430_CM2_DSS_INST	cm2_44xx.h	41;"	d
OMAP4430_CM2_GFX_GFX_CDOFFS	cm2_44xx.h	62;"	d
OMAP4430_CM2_GFX_INST	cm2_44xx.h	42;"	d
OMAP4430_CM2_INSTR_INST	cm2_44xx.h	47;"	d
OMAP4430_CM2_IVAHD_INST	cm2_44xx.h	39;"	d
OMAP4430_CM2_IVAHD_IVAHD_CDOFFS	cm2_44xx.h	59;"	d
OMAP4430_CM2_L3INIT_INST	cm2_44xx.h	43;"	d
OMAP4430_CM2_L3INIT_L3INIT_CDOFFS	cm2_44xx.h	63;"	d
OMAP4430_CM2_L4PER_INST	cm2_44xx.h	44;"	d
OMAP4430_CM2_L4PER_L4PER_CDOFFS	cm2_44xx.h	64;"	d
OMAP4430_CM2_L4PER_L4SEC_CDOFFS	cm2_44xx.h	65;"	d
OMAP4430_CM2_OCP_SOCKET_INST	cm2_44xx.h	35;"	d
OMAP4430_CM2_PARTITION	prcm44xx.h	31;"	d
OMAP4430_CM2_RESTORE_INST	cm2_44xx.h	46;"	d
OMAP4430_CMDRA_VDD_CORE_L_MASK	prm-regbits-44xx.h	125;"	d
OMAP4430_CMDRA_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	124;"	d
OMAP4430_CMDRA_VDD_IVA_L_MASK	prm-regbits-44xx.h	129;"	d
OMAP4430_CMDRA_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	128;"	d
OMAP4430_CMDRA_VDD_MPU_L_MASK	prm-regbits-44xx.h	133;"	d
OMAP4430_CMDRA_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	132;"	d
OMAP4430_CMD_VDD_CORE_L_MASK	prm-regbits-44xx.h	137;"	d
OMAP4430_CMD_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	136;"	d
OMAP4430_CMD_VDD_IVA_L_MASK	prm-regbits-44xx.h	141;"	d
OMAP4430_CMD_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	140;"	d
OMAP4430_CMD_VDD_MPU_L_MASK	prm-regbits-44xx.h	145;"	d
OMAP4430_CMD_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	144;"	d
OMAP4430_CM_ABE_DSS_SYS_CLKSEL	prm44xx.h	97;"	d
OMAP4430_CM_ABE_PLL_REF_CLKSEL	prm44xx.h	101;"	d
OMAP4430_CM_ALWON_CLKSTCTRL	cm2_44xx.h	158;"	d
OMAP4430_CM_ALWON_MDMINTC_CLKCTRL	cm2_44xx.h	160;"	d
OMAP4430_CM_ALWON_SR_CORE_CLKCTRL	cm2_44xx.h	166;"	d
OMAP4430_CM_ALWON_SR_IVA_CLKCTRL	cm2_44xx.h	164;"	d
OMAP4430_CM_ALWON_SR_MPU_CLKCTRL	cm2_44xx.h	162;"	d
OMAP4430_CM_ALWON_USBPHY_CLKCTRL	cm2_44xx.h	168;"	d
OMAP4430_CM_AUTOIDLE_DPLL_ABE	cm1_44xx.h	128;"	d
OMAP4430_CM_AUTOIDLE_DPLL_CORE	cm1_44xx.h	68;"	d
OMAP4430_CM_AUTOIDLE_DPLL_DDRPHY	cm1_44xx.h	144;"	d
OMAP4430_CM_AUTOIDLE_DPLL_IVA	cm1_44xx.h	110;"	d
OMAP4430_CM_AUTOIDLE_DPLL_MPU	cm1_44xx.h	94;"	d
OMAP4430_CM_AUTOIDLE_DPLL_PER	cm2_44xx.h	106;"	d
OMAP4430_CM_AUTOIDLE_DPLL_UNIPRO	cm2_44xx.h	146;"	d
OMAP4430_CM_AUTOIDLE_DPLL_USB	cm2_44xx.h	130;"	d
OMAP4430_CM_BASE	plat/omap44xx.h	30;"	d
OMAP4430_CM_BYPCLK_DPLL_IVA	cm1_44xx.h	122;"	d
OMAP4430_CM_BYPCLK_DPLL_MPU	cm1_44xx.h	104;"	d
OMAP4430_CM_CAM_CLKSTCTRL	cm2_44xx.h	268;"	d
OMAP4430_CM_CAM_DYNAMICDEP	cm2_44xx.h	272;"	d
OMAP4430_CM_CAM_FDIF_CLKCTRL	cm2_44xx.h	276;"	d
OMAP4430_CM_CAM_ISS_CLKCTRL	cm2_44xx.h	274;"	d
OMAP4430_CM_CAM_STATICDEP	cm2_44xx.h	270;"	d
OMAP4430_CM_CEFUSE_CEFUSE_CLKCTRL	cm2_44xx.h	450;"	d
OMAP4430_CM_CEFUSE_CLKSTCTRL	cm2_44xx.h	448;"	d
OMAP4430_CM_CLKDCOLDO_DPLL_USB	cm2_44xx.h	140;"	d
OMAP4430_CM_CLKMODE_DPLL_ABE	cm1_44xx.h	124;"	d
OMAP4430_CM_CLKMODE_DPLL_CORE	cm1_44xx.h	64;"	d
OMAP4430_CM_CLKMODE_DPLL_DDRPHY	cm1_44xx.h	140;"	d
OMAP4430_CM_CLKMODE_DPLL_IVA	cm1_44xx.h	106;"	d
OMAP4430_CM_CLKMODE_DPLL_MPU	cm1_44xx.h	90;"	d
OMAP4430_CM_CLKMODE_DPLL_PER	cm2_44xx.h	102;"	d
OMAP4430_CM_CLKMODE_DPLL_UNIPRO	cm2_44xx.h	142;"	d
OMAP4430_CM_CLKMODE_DPLL_USB	cm2_44xx.h	126;"	d
OMAP4430_CM_CLKSEL_ABE	cm1_44xx.h	60;"	d
OMAP4430_CM_CLKSEL_CORE	cm1_44xx.h	58;"	d
OMAP4430_CM_CLKSEL_DPLL_ABE	cm1_44xx.h	130;"	d
OMAP4430_CM_CLKSEL_DPLL_CORE	cm1_44xx.h	70;"	d
OMAP4430_CM_CLKSEL_DPLL_DDRPHY	cm1_44xx.h	146;"	d
OMAP4430_CM_CLKSEL_DPLL_IVA	cm1_44xx.h	112;"	d
OMAP4430_CM_CLKSEL_DPLL_MPU	cm1_44xx.h	96;"	d
OMAP4430_CM_CLKSEL_DPLL_PER	cm2_44xx.h	108;"	d
OMAP4430_CM_CLKSEL_DPLL_UNIPRO	cm2_44xx.h	148;"	d
OMAP4430_CM_CLKSEL_DPLL_USB	cm2_44xx.h	132;"	d
OMAP4430_CM_CLKSEL_DUCATI_ISS_ROOT	cm2_44xx.h	78;"	d
OMAP4430_CM_CLKSEL_USB_60MHZ	cm2_44xx.h	80;"	d
OMAP4430_CM_CM1_PROFILING_CLKCTRL	cm1_44xx.h	54;"	d
OMAP4430_CM_CM2_PROFILING_CLKCTRL	cm2_44xx.h	74;"	d
OMAP4430_CM_CORE_DVFS_CURRENT	cm2_44xx.h	92;"	d
OMAP4430_CM_CORE_DVFS_PERF1	cm2_44xx.h	84;"	d
OMAP4430_CM_CORE_DVFS_PERF2	cm2_44xx.h	86;"	d
OMAP4430_CM_CORE_DVFS_PERF3	cm2_44xx.h	88;"	d
OMAP4430_CM_CORE_DVFS_PERF4	cm2_44xx.h	90;"	d
OMAP4430_CM_CPU0_CLKSTCTRL	prcm_mpu44xx.h	77;"	d
OMAP4430_CM_CPU0_CPU0_CLKCTRL	prcm_mpu44xx.h	75;"	d
OMAP4430_CM_CPU1_CLKSTCTRL	prcm_mpu44xx.h	93;"	d
OMAP4430_CM_CPU1_CPU1_CLKCTRL	prcm_mpu44xx.h	91;"	d
OMAP4430_CM_D2D_CLKSTCTRL	cm2_44xx.h	222;"	d
OMAP4430_CM_D2D_DYNAMICDEP	cm2_44xx.h	226;"	d
OMAP4430_CM_D2D_MODEM_ICR_CLKCTRL	cm2_44xx.h	230;"	d
OMAP4430_CM_D2D_SAD2D_CLKCTRL	cm2_44xx.h	228;"	d
OMAP4430_CM_D2D_SAD2D_FW_CLKCTRL	cm2_44xx.h	232;"	d
OMAP4430_CM_D2D_STATICDEP	cm2_44xx.h	224;"	d
OMAP4430_CM_DIV_M2_DPLL_ABE	cm1_44xx.h	132;"	d
OMAP4430_CM_DIV_M2_DPLL_CORE	cm1_44xx.h	72;"	d
OMAP4430_CM_DIV_M2_DPLL_DDRPHY	cm1_44xx.h	148;"	d
OMAP4430_CM_DIV_M2_DPLL_MPU	cm1_44xx.h	98;"	d
OMAP4430_CM_DIV_M2_DPLL_PER	cm2_44xx.h	110;"	d
OMAP4430_CM_DIV_M2_DPLL_UNIPRO	cm2_44xx.h	150;"	d
OMAP4430_CM_DIV_M2_DPLL_USB	cm2_44xx.h	134;"	d
OMAP4430_CM_DIV_M3_DPLL_ABE	cm1_44xx.h	134;"	d
OMAP4430_CM_DIV_M3_DPLL_CORE	cm1_44xx.h	74;"	d
OMAP4430_CM_DIV_M3_DPLL_PER	cm2_44xx.h	112;"	d
OMAP4430_CM_DIV_M4_DPLL_CORE	cm1_44xx.h	76;"	d
OMAP4430_CM_DIV_M4_DPLL_DDRPHY	cm1_44xx.h	150;"	d
OMAP4430_CM_DIV_M4_DPLL_IVA	cm1_44xx.h	114;"	d
OMAP4430_CM_DIV_M4_DPLL_PER	cm2_44xx.h	114;"	d
OMAP4430_CM_DIV_M5_DPLL_CORE	cm1_44xx.h	78;"	d
OMAP4430_CM_DIV_M5_DPLL_DDRPHY	cm1_44xx.h	152;"	d
OMAP4430_CM_DIV_M5_DPLL_IVA	cm1_44xx.h	116;"	d
OMAP4430_CM_DIV_M5_DPLL_PER	cm2_44xx.h	116;"	d
OMAP4430_CM_DIV_M6_DPLL_CORE	cm1_44xx.h	80;"	d
OMAP4430_CM_DIV_M6_DPLL_DDRPHY	cm1_44xx.h	154;"	d
OMAP4430_CM_DIV_M6_DPLL_PER	cm2_44xx.h	118;"	d
OMAP4430_CM_DIV_M7_DPLL_CORE	cm1_44xx.h	82;"	d
OMAP4430_CM_DIV_M7_DPLL_PER	cm2_44xx.h	120;"	d
OMAP4430_CM_DLL_CTRL	cm1_44xx.h	62;"	d
OMAP4430_CM_DSS_CLKSTCTRL	cm2_44xx.h	280;"	d
OMAP4430_CM_DSS_DEISS_CLKCTRL	cm2_44xx.h	288;"	d
OMAP4430_CM_DSS_DSS_CLKCTRL	cm2_44xx.h	286;"	d
OMAP4430_CM_DSS_DYNAMICDEP	cm2_44xx.h	284;"	d
OMAP4430_CM_DSS_STATICDEP	cm2_44xx.h	282;"	d
OMAP4430_CM_DUCATI_CLKSTCTRL	cm2_44xx.h	188;"	d
OMAP4430_CM_DUCATI_DUCATI_CLKCTRL	cm2_44xx.h	194;"	d
OMAP4430_CM_DUCATI_DYNAMICDEP	cm2_44xx.h	192;"	d
OMAP4430_CM_DUCATI_STATICDEP	cm2_44xx.h	190;"	d
OMAP4430_CM_DYN_DEP_PRESCAL	cm1_44xx.h	164;"	d
OMAP4430_CM_EMU_CLKSTCTRL	prm44xx.h	613;"	d
OMAP4430_CM_EMU_DEBUGSS_CLKCTRL	prm44xx.h	617;"	d
OMAP4430_CM_EMU_DYNAMICDEP	prm44xx.h	615;"	d
OMAP4430_CM_EMU_OVERRIDE_DPLL_CORE	cm1_44xx.h	88;"	d
OMAP4430_CM_GFX_CLKSTCTRL	cm2_44xx.h	292;"	d
OMAP4430_CM_GFX_DYNAMICDEP	cm2_44xx.h	296;"	d
OMAP4430_CM_GFX_GFX_CLKCTRL	cm2_44xx.h	298;"	d
OMAP4430_CM_GFX_STATICDEP	cm2_44xx.h	294;"	d
OMAP4430_CM_IDLEST_DPLL_ABE	cm1_44xx.h	126;"	d
OMAP4430_CM_IDLEST_DPLL_CORE	cm1_44xx.h	66;"	d
OMAP4430_CM_IDLEST_DPLL_DDRPHY	cm1_44xx.h	142;"	d
OMAP4430_CM_IDLEST_DPLL_IVA	cm1_44xx.h	108;"	d
OMAP4430_CM_IDLEST_DPLL_MPU	cm1_44xx.h	92;"	d
OMAP4430_CM_IDLEST_DPLL_PER	cm2_44xx.h	104;"	d
OMAP4430_CM_IDLEST_DPLL_UNIPRO	cm2_44xx.h	144;"	d
OMAP4430_CM_IDLEST_DPLL_USB	cm2_44xx.h	128;"	d
OMAP4430_CM_IVAHD_CLKSTCTRL	cm2_44xx.h	256;"	d
OMAP4430_CM_IVAHD_DYNAMICDEP	cm2_44xx.h	260;"	d
OMAP4430_CM_IVAHD_IVAHD_CLKCTRL	cm2_44xx.h	262;"	d
OMAP4430_CM_IVAHD_SL2_CLKCTRL	cm2_44xx.h	264;"	d
OMAP4430_CM_IVAHD_STATICDEP	cm2_44xx.h	258;"	d
OMAP4430_CM_IVA_DVFS_CURRENT	cm2_44xx.h	100;"	d
OMAP4430_CM_IVA_DVFS_PERF_ABE	cm2_44xx.h	98;"	d
OMAP4430_CM_IVA_DVFS_PERF_IVAHD	cm2_44xx.h	96;"	d
OMAP4430_CM_IVA_DVFS_PERF_TESLA	cm2_44xx.h	94;"	d
OMAP4430_CM_L3INIT_CCPTX_CLKCTRL	cm2_44xx.h	332;"	d
OMAP4430_CM_L3INIT_CLKSTCTRL	cm2_44xx.h	302;"	d
OMAP4430_CM_L3INIT_DYNAMICDEP	cm2_44xx.h	306;"	d
OMAP4430_CM_L3INIT_EMAC_CLKCTRL	cm2_44xx.h	324;"	d
OMAP4430_CM_L3INIT_HSI_CLKCTRL	cm2_44xx.h	312;"	d
OMAP4430_CM_L3INIT_MMC1_CLKCTRL	cm2_44xx.h	308;"	d
OMAP4430_CM_L3INIT_MMC2_CLKCTRL	cm2_44xx.h	310;"	d
OMAP4430_CM_L3INIT_MMC6_CLKCTRL	cm2_44xx.h	336;"	d
OMAP4430_CM_L3INIT_P1500_CLKCTRL	cm2_44xx.h	322;"	d
OMAP4430_CM_L3INIT_PCIESS_CLKCTRL	cm2_44xx.h	330;"	d
OMAP4430_CM_L3INIT_SATA_CLKCTRL	cm2_44xx.h	326;"	d
OMAP4430_CM_L3INIT_STATICDEP	cm2_44xx.h	304;"	d
OMAP4430_CM_L3INIT_TPPSS_CLKCTRL	cm2_44xx.h	328;"	d
OMAP4430_CM_L3INIT_UNIPRO1_CLKCTRL	cm2_44xx.h	314;"	d
OMAP4430_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL	cm2_44xx.h	340;"	d
OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL	cm2_44xx.h	316;"	d
OMAP4430_CM_L3INIT_USB_HOST_FS_CLKCTRL	cm2_44xx.h	338;"	d
OMAP4430_CM_L3INIT_USB_OTG_CLKCTRL	cm2_44xx.h	318;"	d
OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL	cm2_44xx.h	320;"	d
OMAP4430_CM_L3INIT_XHPI_CLKCTRL	cm2_44xx.h	334;"	d
OMAP4430_CM_L3INSTR_CLKSTCTRL	cm2_44xx.h	246;"	d
OMAP4430_CM_L3INSTR_L3_3_CLKCTRL	cm2_44xx.h	248;"	d
OMAP4430_CM_L3INSTR_L3_INSTR_CLKCTRL	cm2_44xx.h	250;"	d
OMAP4430_CM_L3INSTR_OCP_WP1_CLKCTRL	cm2_44xx.h	252;"	d
OMAP4430_CM_L3_1_CLKSTCTRL	cm2_44xx.h	172;"	d
OMAP4430_CM_L3_1_DYNAMICDEP	cm2_44xx.h	174;"	d
OMAP4430_CM_L3_1_L3_1_CLKCTRL	cm2_44xx.h	176;"	d
OMAP4430_CM_L3_2_CLKSTCTRL	cm2_44xx.h	178;"	d
OMAP4430_CM_L3_2_DYNAMICDEP	cm2_44xx.h	180;"	d
OMAP4430_CM_L3_2_GPMC_CLKCTRL	cm2_44xx.h	184;"	d
OMAP4430_CM_L3_2_L3_2_CLKCTRL	cm2_44xx.h	182;"	d
OMAP4430_CM_L3_2_OCMC_RAM_CLKCTRL	cm2_44xx.h	186;"	d
OMAP4430_CM_L4CFG_CLKSTCTRL	cm2_44xx.h	234;"	d
OMAP4430_CM_L4CFG_DYNAMICDEP	cm2_44xx.h	236;"	d
OMAP4430_CM_L4CFG_HW_SEM_CLKCTRL	cm2_44xx.h	240;"	d
OMAP4430_CM_L4CFG_L4_CFG_CLKCTRL	cm2_44xx.h	238;"	d
OMAP4430_CM_L4CFG_MAILBOX_CLKCTRL	cm2_44xx.h	242;"	d
OMAP4430_CM_L4CFG_SAR_ROM_CLKCTRL	cm2_44xx.h	244;"	d
OMAP4430_CM_L4PER_ADC_CLKCTRL	cm2_44xx.h	348;"	d
OMAP4430_CM_L4PER_CLKSTCTRL	cm2_44xx.h	344;"	d
OMAP4430_CM_L4PER_DMTIMER10_CLKCTRL	cm2_44xx.h	350;"	d
OMAP4430_CM_L4PER_DMTIMER11_CLKCTRL	cm2_44xx.h	352;"	d
OMAP4430_CM_L4PER_DMTIMER2_CLKCTRL	cm2_44xx.h	354;"	d
OMAP4430_CM_L4PER_DMTIMER3_CLKCTRL	cm2_44xx.h	356;"	d
OMAP4430_CM_L4PER_DMTIMER4_CLKCTRL	cm2_44xx.h	358;"	d
OMAP4430_CM_L4PER_DMTIMER9_CLKCTRL	cm2_44xx.h	360;"	d
OMAP4430_CM_L4PER_DYNAMICDEP	cm2_44xx.h	346;"	d
OMAP4430_CM_L4PER_ELM_CLKCTRL	cm2_44xx.h	362;"	d
OMAP4430_CM_L4PER_GPIO2_CLKCTRL	cm2_44xx.h	364;"	d
OMAP4430_CM_L4PER_GPIO3_CLKCTRL	cm2_44xx.h	366;"	d
OMAP4430_CM_L4PER_GPIO4_CLKCTRL	cm2_44xx.h	368;"	d
OMAP4430_CM_L4PER_GPIO5_CLKCTRL	cm2_44xx.h	370;"	d
OMAP4430_CM_L4PER_GPIO6_CLKCTRL	cm2_44xx.h	372;"	d
OMAP4430_CM_L4PER_HDQ1W_CLKCTRL	cm2_44xx.h	374;"	d
OMAP4430_CM_L4PER_HECC1_CLKCTRL	cm2_44xx.h	376;"	d
OMAP4430_CM_L4PER_HECC2_CLKCTRL	cm2_44xx.h	378;"	d
OMAP4430_CM_L4PER_I2C1_CLKCTRL	cm2_44xx.h	380;"	d
OMAP4430_CM_L4PER_I2C2_CLKCTRL	cm2_44xx.h	382;"	d
OMAP4430_CM_L4PER_I2C3_CLKCTRL	cm2_44xx.h	384;"	d
OMAP4430_CM_L4PER_I2C4_CLKCTRL	cm2_44xx.h	386;"	d
OMAP4430_CM_L4PER_I2C5_CLKCTRL	cm2_44xx.h	424;"	d
OMAP4430_CM_L4PER_L4PER_CLKCTRL	cm2_44xx.h	388;"	d
OMAP4430_CM_L4PER_MCASP2_CLKCTRL	cm2_44xx.h	390;"	d
OMAP4430_CM_L4PER_MCASP3_CLKCTRL	cm2_44xx.h	392;"	d
OMAP4430_CM_L4PER_MCBSP4_CLKCTRL	cm2_44xx.h	394;"	d
OMAP4430_CM_L4PER_MCSPI1_CLKCTRL	cm2_44xx.h	398;"	d
OMAP4430_CM_L4PER_MCSPI2_CLKCTRL	cm2_44xx.h	400;"	d
OMAP4430_CM_L4PER_MCSPI3_CLKCTRL	cm2_44xx.h	402;"	d
OMAP4430_CM_L4PER_MCSPI4_CLKCTRL	cm2_44xx.h	404;"	d
OMAP4430_CM_L4PER_MGATE_CLKCTRL	cm2_44xx.h	396;"	d
OMAP4430_CM_L4PER_MMCSD3_CLKCTRL	cm2_44xx.h	406;"	d
OMAP4430_CM_L4PER_MMCSD4_CLKCTRL	cm2_44xx.h	408;"	d
OMAP4430_CM_L4PER_MMCSD5_CLKCTRL	cm2_44xx.h	422;"	d
OMAP4430_CM_L4PER_MSPROHG_CLKCTRL	cm2_44xx.h	410;"	d
OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL	cm2_44xx.h	412;"	d
OMAP4430_CM_L4PER_UART1_CLKCTRL	cm2_44xx.h	414;"	d
OMAP4430_CM_L4PER_UART2_CLKCTRL	cm2_44xx.h	416;"	d
OMAP4430_CM_L4PER_UART3_CLKCTRL	cm2_44xx.h	418;"	d
OMAP4430_CM_L4PER_UART4_CLKCTRL	cm2_44xx.h	420;"	d
OMAP4430_CM_L4SEC_AES1_CLKCTRL	cm2_44xx.h	432;"	d
OMAP4430_CM_L4SEC_AES2_CLKCTRL	cm2_44xx.h	434;"	d
OMAP4430_CM_L4SEC_CLKSTCTRL	cm2_44xx.h	426;"	d
OMAP4430_CM_L4SEC_CRYPTODMA_CLKCTRL	cm2_44xx.h	444;"	d
OMAP4430_CM_L4SEC_DES3DES_CLKCTRL	cm2_44xx.h	436;"	d
OMAP4430_CM_L4SEC_DYNAMICDEP	cm2_44xx.h	430;"	d
OMAP4430_CM_L4SEC_PKAEIP29_CLKCTRL	cm2_44xx.h	438;"	d
OMAP4430_CM_L4SEC_RNG_CLKCTRL	cm2_44xx.h	440;"	d
OMAP4430_CM_L4SEC_SHA2MD51_CLKCTRL	cm2_44xx.h	442;"	d
OMAP4430_CM_L4SEC_STATICDEP	cm2_44xx.h	428;"	d
OMAP4430_CM_L4_WKUP_CLKSEL	prm44xx.h	99;"	d
OMAP4430_CM_MEMIF_CLKSTCTRL	cm2_44xx.h	204;"	d
OMAP4430_CM_MEMIF_DLL_CLKCTRL	cm2_44xx.h	214;"	d
OMAP4430_CM_MEMIF_DLL_H_CLKCTRL	cm2_44xx.h	220;"	d
OMAP4430_CM_MEMIF_DMM_CLKCTRL	cm2_44xx.h	206;"	d
OMAP4430_CM_MEMIF_EMIF_1_CLKCTRL	cm2_44xx.h	210;"	d
OMAP4430_CM_MEMIF_EMIF_2_CLKCTRL	cm2_44xx.h	212;"	d
OMAP4430_CM_MEMIF_EMIF_FW_CLKCTRL	cm2_44xx.h	208;"	d
OMAP4430_CM_MEMIF_EMIF_H1_CLKCTRL	cm2_44xx.h	216;"	d
OMAP4430_CM_MEMIF_EMIF_H2_CLKCTRL	cm2_44xx.h	218;"	d
OMAP4430_CM_MPU_CLKSTCTRL	cm1_44xx.h	170;"	d
OMAP4430_CM_MPU_DYNAMICDEP	cm1_44xx.h	174;"	d
OMAP4430_CM_MPU_MPU_CLKCTRL	cm1_44xx.h	176;"	d
OMAP4430_CM_MPU_STATICDEP	cm1_44xx.h	172;"	d
OMAP4430_CM_PRM_PROFILING_CLKCTRL	prm44xx.h	93;"	d
OMAP4430_CM_RESTORE_ST	cm1_44xx.h	166;"	d
OMAP4430_CM_SCALE_FCLK	cm2_44xx.h	82;"	d
OMAP4430_CM_SDMA_CLKSTCTRL	cm2_44xx.h	196;"	d
OMAP4430_CM_SDMA_DYNAMICDEP	cm2_44xx.h	200;"	d
OMAP4430_CM_SDMA_SDMA_CLKCTRL	cm2_44xx.h	202;"	d
OMAP4430_CM_SDMA_STATICDEP	cm2_44xx.h	198;"	d
OMAP4430_CM_SHADOW_FREQ_CONFIG1	cm1_44xx.h	160;"	d
OMAP4430_CM_SHADOW_FREQ_CONFIG2	cm1_44xx.h	162;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_ABE	cm1_44xx.h	136;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_CORE	cm1_44xx.h	84;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_DDRPHY	cm1_44xx.h	156;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_IVA	cm1_44xx.h	118;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_MPU	cm1_44xx.h	100;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_PER	cm2_44xx.h	122;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_UNIPRO	cm2_44xx.h	152;"	d
OMAP4430_CM_SSC_DELTAMSTEP_DPLL_USB	cm2_44xx.h	136;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_ABE	cm1_44xx.h	138;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_CORE	cm1_44xx.h	86;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_DDRPHY	cm1_44xx.h	158;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_IVA	cm1_44xx.h	120;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_MPU	cm1_44xx.h	102;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_PER	cm2_44xx.h	124;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_UNIPRO	cm2_44xx.h	154;"	d
OMAP4430_CM_SSC_MODFREQDIV_DPLL_USB	cm2_44xx.h	138;"	d
OMAP4430_CM_SYS_CLKSEL	prm44xx.h	103;"	d
OMAP4430_CM_TESLA_CLKSTCTRL	cm1_44xx.h	180;"	d
OMAP4430_CM_TESLA_DYNAMICDEP	cm1_44xx.h	184;"	d
OMAP4430_CM_TESLA_STATICDEP	cm1_44xx.h	182;"	d
OMAP4430_CM_TESLA_TESLA_CLKCTRL	cm1_44xx.h	186;"	d
OMAP4430_CM_WKUP_BANDGAP_CLKCTRL	prm44xx.h	601;"	d
OMAP4430_CM_WKUP_CLKSTCTRL	prm44xx.h	577;"	d
OMAP4430_CM_WKUP_GPIO1_CLKCTRL	prm44xx.h	585;"	d
OMAP4430_CM_WKUP_KEYBOARD_CLKCTRL	prm44xx.h	597;"	d
OMAP4430_CM_WKUP_L4WKUP_CLKCTRL	prm44xx.h	579;"	d
OMAP4430_CM_WKUP_RTC_CLKCTRL	prm44xx.h	599;"	d
OMAP4430_CM_WKUP_SARRAM_CLKCTRL	prm44xx.h	595;"	d
OMAP4430_CM_WKUP_SYNCTIMER_CLKCTRL	prm44xx.h	591;"	d
OMAP4430_CM_WKUP_TIMER12_CLKCTRL	prm44xx.h	589;"	d
OMAP4430_CM_WKUP_TIMER1_CLKCTRL	prm44xx.h	587;"	d
OMAP4430_CM_WKUP_USIM_CLKCTRL	prm44xx.h	593;"	d
OMAP4430_CM_WKUP_WDT1_CLKCTRL	prm44xx.h	581;"	d
OMAP4430_CM_WKUP_WDT2_CLKCTRL	prm44xx.h	583;"	d
OMAP4430_CORE_DPLL_EMU_DIV_MASK	cm-regbits-44xx.h	556;"	d
OMAP4430_CORE_DPLL_EMU_DIV_SHIFT	cm-regbits-44xx.h	555;"	d
OMAP4430_CORE_DPLL_EMU_MULT_MASK	cm-regbits-44xx.h	560;"	d
OMAP4430_CORE_DPLL_EMU_MULT_SHIFT	cm-regbits-44xx.h	559;"	d
OMAP4430_CORE_OCMRAM_ONSTATE_MASK	prm-regbits-44xx.h	149;"	d
OMAP4430_CORE_OCMRAM_ONSTATE_SHIFT	prm-regbits-44xx.h	148;"	d
OMAP4430_CORE_OCMRAM_RETSTATE_MASK	prm-regbits-44xx.h	153;"	d
OMAP4430_CORE_OCMRAM_RETSTATE_SHIFT	prm-regbits-44xx.h	152;"	d
OMAP4430_CORE_OCMRAM_STATEST_MASK	prm-regbits-44xx.h	157;"	d
OMAP4430_CORE_OCMRAM_STATEST_SHIFT	prm-regbits-44xx.h	156;"	d
OMAP4430_CORE_OTHER_BANK_ONSTATE_MASK	prm-regbits-44xx.h	161;"	d
OMAP4430_CORE_OTHER_BANK_ONSTATE_SHIFT	prm-regbits-44xx.h	160;"	d
OMAP4430_CORE_OTHER_BANK_RETSTATE_MASK	prm-regbits-44xx.h	165;"	d
OMAP4430_CORE_OTHER_BANK_RETSTATE_SHIFT	prm-regbits-44xx.h	164;"	d
OMAP4430_CORE_OTHER_BANK_STATEST_MASK	prm-regbits-44xx.h	169;"	d
OMAP4430_CORE_OTHER_BANK_STATEST_SHIFT	prm-regbits-44xx.h	168;"	d
OMAP4430_CUSTOM_MASK	cm-regbits-44xx.h	564;"	d
OMAP4430_CUSTOM_MASK	prm-regbits-44xx.h	173;"	d
OMAP4430_CUSTOM_SHIFT	cm-regbits-44xx.h	563;"	d
OMAP4430_CUSTOM_SHIFT	prm-regbits-44xx.h	172;"	d
OMAP4430_D2D_DYNDEP_MASK	cm-regbits-44xx.h	568;"	d
OMAP4430_D2D_DYNDEP_SHIFT	cm-regbits-44xx.h	567;"	d
OMAP4430_D2D_STATDEP_MASK	cm-regbits-44xx.h	572;"	d
OMAP4430_D2D_STATDEP_SHIFT	cm-regbits-44xx.h	571;"	d
OMAP4430_DATA_MASK	prm-regbits-44xx.h	177;"	d
OMAP4430_DATA_SHIFT	prm-regbits-44xx.h	176;"	d
OMAP4430_DELTAMSTEP_MASK	cm-regbits-44xx.h	589;"	d
OMAP4430_DELTAMSTEP_SHIFT	cm-regbits-44xx.h	588;"	d
OMAP4430_DEVICE_OFF_ENABLE_MASK	prm-regbits-44xx.h	181;"	d
OMAP4430_DEVICE_OFF_ENABLE_SHIFT	prm-regbits-44xx.h	180;"	d
OMAP4430_DFILTEREN_MASK	prm-regbits-44xx.h	185;"	d
OMAP4430_DFILTEREN_SHIFT	prm-regbits-44xx.h	184;"	d
OMAP4430_DISABLE_RTA_EXPORT_MASK	prm-regbits-44xx.h	192;"	d
OMAP4430_DISABLE_RTA_EXPORT_SHIFT	prm-regbits-44xx.h	191;"	d
OMAP4430_DLL_OVERRIDE_2_2_MASK	cm-regbits-44xx.h	601;"	d
OMAP4430_DLL_OVERRIDE_2_2_SHIFT	cm-regbits-44xx.h	600;"	d
OMAP4430_DLL_OVERRIDE_MASK	cm-regbits-44xx.h	597;"	d
OMAP4430_DLL_OVERRIDE_SHIFT	cm-regbits-44xx.h	596;"	d
OMAP4430_DLL_RESET_MASK	cm-regbits-44xx.h	605;"	d
OMAP4430_DLL_RESET_SHIFT	cm-regbits-44xx.h	604;"	d
OMAP4430_DPLL_ABE_RECAL_EN_MASK	prm-regbits-44xx.h	196;"	d
OMAP4430_DPLL_ABE_RECAL_EN_SHIFT	prm-regbits-44xx.h	195;"	d
OMAP4430_DPLL_ABE_RECAL_ST_MASK	prm-regbits-44xx.h	200;"	d
OMAP4430_DPLL_ABE_RECAL_ST_SHIFT	prm-regbits-44xx.h	199;"	d
OMAP4430_DPLL_BYP_CLKSEL_MASK	cm-regbits-44xx.h	613;"	d
OMAP4430_DPLL_BYP_CLKSEL_SHIFT	cm-regbits-44xx.h	612;"	d
OMAP4430_DPLL_CLKDCOLDO_GATE_CTRL_MASK	cm-regbits-44xx.h	617;"	d
OMAP4430_DPLL_CLKDCOLDO_GATE_CTRL_SHIFT	cm-regbits-44xx.h	616;"	d
OMAP4430_DPLL_CLKOUTHIF_CLKSEL_MASK	cm-regbits-44xx.h	621;"	d
OMAP4430_DPLL_CLKOUTHIF_CLKSEL_SHIFT	cm-regbits-44xx.h	620;"	d
OMAP4430_DPLL_CLKOUTHIF_DIVCHACK_MASK	cm-regbits-44xx.h	629;"	d
OMAP4430_DPLL_CLKOUTHIF_DIVCHACK_SHIFT	cm-regbits-44xx.h	628;"	d
OMAP4430_DPLL_CLKOUTHIF_DIV_MASK	cm-regbits-44xx.h	625;"	d
OMAP4430_DPLL_CLKOUTHIF_DIV_SHIFT	cm-regbits-44xx.h	624;"	d
OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL_MASK	cm-regbits-44xx.h	633;"	d
OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL_SHIFT	cm-regbits-44xx.h	632;"	d
OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK	cm-regbits-44xx.h	637;"	d
OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_SHIFT	cm-regbits-44xx.h	636;"	d
OMAP4430_DPLL_CLKOUT_DIVCHACK_M2_USB_MASK	cm-regbits-44xx.h	659;"	d
OMAP4430_DPLL_CLKOUT_DIVCHACK_M2_USB_SHIFT	cm-regbits-44xx.h	658;"	d
OMAP4430_DPLL_CLKOUT_DIVCHACK_MASK	cm-regbits-44xx.h	655;"	d
OMAP4430_DPLL_CLKOUT_DIVCHACK_SHIFT	cm-regbits-44xx.h	654;"	d
OMAP4430_DPLL_CLKOUT_DIV_0_6_MASK	cm-regbits-44xx.h	648;"	d
OMAP4430_DPLL_CLKOUT_DIV_0_6_SHIFT	cm-regbits-44xx.h	647;"	d
OMAP4430_DPLL_CLKOUT_DIV_MASK	cm-regbits-44xx.h	644;"	d
OMAP4430_DPLL_CLKOUT_DIV_SHIFT	cm-regbits-44xx.h	643;"	d
OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK	cm-regbits-44xx.h	666;"	d
OMAP4430_DPLL_CLKOUT_GATE_CTRL_SHIFT	cm-regbits-44xx.h	665;"	d
OMAP4430_DPLL_CORE_DPLL_EN_MASK	cm-regbits-44xx.h	670;"	d
OMAP4430_DPLL_CORE_DPLL_EN_SHIFT	cm-regbits-44xx.h	669;"	d
OMAP4430_DPLL_CORE_M2_DIV_MASK	cm-regbits-44xx.h	674;"	d
OMAP4430_DPLL_CORE_M2_DIV_SHIFT	cm-regbits-44xx.h	673;"	d
OMAP4430_DPLL_CORE_M5_DIV_MASK	cm-regbits-44xx.h	678;"	d
OMAP4430_DPLL_CORE_M5_DIV_SHIFT	cm-regbits-44xx.h	677;"	d
OMAP4430_DPLL_CORE_RECAL_EN_MASK	prm-regbits-44xx.h	204;"	d
OMAP4430_DPLL_CORE_RECAL_EN_SHIFT	prm-regbits-44xx.h	203;"	d
OMAP4430_DPLL_CORE_RECAL_ST_MASK	prm-regbits-44xx.h	208;"	d
OMAP4430_DPLL_CORE_RECAL_ST_SHIFT	prm-regbits-44xx.h	207;"	d
OMAP4430_DPLL_DDRPHY_RECAL_EN_MASK	prm-regbits-44xx.h	212;"	d
OMAP4430_DPLL_DDRPHY_RECAL_EN_SHIFT	prm-regbits-44xx.h	211;"	d
OMAP4430_DPLL_DDRPHY_RECAL_ST_MASK	prm-regbits-44xx.h	216;"	d
OMAP4430_DPLL_DDRPHY_RECAL_ST_SHIFT	prm-regbits-44xx.h	215;"	d
OMAP4430_DPLL_DIV_0_7_MASK	cm-regbits-44xx.h	690;"	d
OMAP4430_DPLL_DIV_0_7_SHIFT	cm-regbits-44xx.h	689;"	d
OMAP4430_DPLL_DIV_MASK	cm-regbits-44xx.h	686;"	d
OMAP4430_DPLL_DIV_SHIFT	cm-regbits-44xx.h	685;"	d
OMAP4430_DPLL_DRIFTGUARD_EN_3_3_MASK	cm-regbits-44xx.h	701;"	d
OMAP4430_DPLL_DRIFTGUARD_EN_3_3_SHIFT	cm-regbits-44xx.h	700;"	d
OMAP4430_DPLL_DRIFTGUARD_EN_MASK	cm-regbits-44xx.h	697;"	d
OMAP4430_DPLL_DRIFTGUARD_EN_SHIFT	cm-regbits-44xx.h	696;"	d
OMAP4430_DPLL_EN_MASK	cm-regbits-44xx.h	709;"	d
OMAP4430_DPLL_EN_SHIFT	cm-regbits-44xx.h	708;"	d
OMAP4430_DPLL_IVA_RECAL_EN_MASK	prm-regbits-44xx.h	220;"	d
OMAP4430_DPLL_IVA_RECAL_EN_SHIFT	prm-regbits-44xx.h	219;"	d
OMAP4430_DPLL_IVA_RECAL_ST_MASK	prm-regbits-44xx.h	224;"	d
OMAP4430_DPLL_IVA_RECAL_ST_SHIFT	prm-regbits-44xx.h	223;"	d
OMAP4430_DPLL_LPMODE_EN_MASK	cm-regbits-44xx.h	717;"	d
OMAP4430_DPLL_LPMODE_EN_SHIFT	cm-regbits-44xx.h	716;"	d
OMAP4430_DPLL_MPU_RECAL_EN_MASK	prm-regbits-44xx.h	228;"	d
OMAP4430_DPLL_MPU_RECAL_EN_SHIFT	prm-regbits-44xx.h	227;"	d
OMAP4430_DPLL_MPU_RECAL_ST_MASK	prm-regbits-44xx.h	232;"	d
OMAP4430_DPLL_MPU_RECAL_ST_SHIFT	prm-regbits-44xx.h	231;"	d
OMAP4430_DPLL_MULT_MASK	cm-regbits-44xx.h	725;"	d
OMAP4430_DPLL_MULT_SHIFT	cm-regbits-44xx.h	724;"	d
OMAP4430_DPLL_MULT_USB_MASK	cm-regbits-44xx.h	729;"	d
OMAP4430_DPLL_MULT_USB_SHIFT	cm-regbits-44xx.h	728;"	d
OMAP4430_DPLL_PER_RECAL_EN_MASK	prm-regbits-44xx.h	236;"	d
OMAP4430_DPLL_PER_RECAL_EN_SHIFT	prm-regbits-44xx.h	235;"	d
OMAP4430_DPLL_PER_RECAL_ST_MASK	prm-regbits-44xx.h	240;"	d
OMAP4430_DPLL_PER_RECAL_ST_SHIFT	prm-regbits-44xx.h	239;"	d
OMAP4430_DPLL_REGM4XEN_MASK	cm-regbits-44xx.h	737;"	d
OMAP4430_DPLL_REGM4XEN_SHIFT	cm-regbits-44xx.h	736;"	d
OMAP4430_DPLL_SD_DIV_MASK	cm-regbits-44xx.h	741;"	d
OMAP4430_DPLL_SD_DIV_SHIFT	cm-regbits-44xx.h	740;"	d
OMAP4430_DPLL_SSC_ACK_MASK	cm-regbits-44xx.h	749;"	d
OMAP4430_DPLL_SSC_ACK_SHIFT	cm-regbits-44xx.h	748;"	d
OMAP4430_DPLL_SSC_DOWNSPREAD_MASK	cm-regbits-44xx.h	757;"	d
OMAP4430_DPLL_SSC_DOWNSPREAD_SHIFT	cm-regbits-44xx.h	756;"	d
OMAP4430_DPLL_SSC_EN_MASK	cm-regbits-44xx.h	765;"	d
OMAP4430_DPLL_SSC_EN_SHIFT	cm-regbits-44xx.h	764;"	d
OMAP4430_DPLL_UNIPRO_RECAL_EN_MASK	prm-regbits-44xx.h	244;"	d
OMAP4430_DPLL_UNIPRO_RECAL_EN_SHIFT	prm-regbits-44xx.h	243;"	d
OMAP4430_DPLL_UNIPRO_RECAL_ST_MASK	prm-regbits-44xx.h	248;"	d
OMAP4430_DPLL_UNIPRO_RECAL_ST_SHIFT	prm-regbits-44xx.h	247;"	d
OMAP4430_DSS_DYNDEP_MASK	cm-regbits-44xx.h	769;"	d
OMAP4430_DSS_DYNDEP_SHIFT	cm-regbits-44xx.h	768;"	d
OMAP4430_DSS_MEM_ONSTATE_MASK	prm-regbits-44xx.h	252;"	d
OMAP4430_DSS_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	251;"	d
OMAP4430_DSS_MEM_RETSTATE_MASK	prm-regbits-44xx.h	256;"	d
OMAP4430_DSS_MEM_RETSTATE_SHIFT	prm-regbits-44xx.h	255;"	d
OMAP4430_DSS_MEM_STATEST_MASK	prm-regbits-44xx.h	260;"	d
OMAP4430_DSS_MEM_STATEST_SHIFT	prm-regbits-44xx.h	259;"	d
OMAP4430_DSS_STATDEP_MASK	cm-regbits-44xx.h	773;"	d
OMAP4430_DSS_STATDEP_SHIFT	cm-regbits-44xx.h	772;"	d
OMAP4430_DUCATI_DYNDEP_MASK	cm-regbits-44xx.h	777;"	d
OMAP4430_DUCATI_DYNDEP_SHIFT	cm-regbits-44xx.h	776;"	d
OMAP4430_DUCATI_L2RAM_ONSTATE_MASK	prm-regbits-44xx.h	264;"	d
OMAP4430_DUCATI_L2RAM_ONSTATE_SHIFT	prm-regbits-44xx.h	263;"	d
OMAP4430_DUCATI_L2RAM_RETSTATE_MASK	prm-regbits-44xx.h	268;"	d
OMAP4430_DUCATI_L2RAM_RETSTATE_SHIFT	prm-regbits-44xx.h	267;"	d
OMAP4430_DUCATI_L2RAM_STATEST_MASK	prm-regbits-44xx.h	272;"	d
OMAP4430_DUCATI_L2RAM_STATEST_SHIFT	prm-regbits-44xx.h	271;"	d
OMAP4430_DUCATI_STATDEP_MASK	cm-regbits-44xx.h	781;"	d
OMAP4430_DUCATI_STATDEP_SHIFT	cm-regbits-44xx.h	780;"	d
OMAP4430_DUCATI_UNICACHE_ONSTATE_MASK	prm-regbits-44xx.h	276;"	d
OMAP4430_DUCATI_UNICACHE_ONSTATE_SHIFT	prm-regbits-44xx.h	275;"	d
OMAP4430_DUCATI_UNICACHE_RETSTATE_MASK	prm-regbits-44xx.h	280;"	d
OMAP4430_DUCATI_UNICACHE_RETSTATE_SHIFT	prm-regbits-44xx.h	279;"	d
OMAP4430_DUCATI_UNICACHE_STATEST_MASK	prm-regbits-44xx.h	284;"	d
OMAP4430_DUCATI_UNICACHE_STATEST_SHIFT	prm-regbits-44xx.h	283;"	d
OMAP4430_EMULATION_RST1ST_MASK	prm-regbits-44xx.h	300;"	d
OMAP4430_EMULATION_RST1ST_SHIFT	prm-regbits-44xx.h	299;"	d
OMAP4430_EMULATION_RST2ST_MASK	prm-regbits-44xx.h	304;"	d
OMAP4430_EMULATION_RST2ST_SHIFT	prm-regbits-44xx.h	303;"	d
OMAP4430_EMULATION_RST_MASK	prm-regbits-44xx.h	296;"	d
OMAP4430_EMULATION_RST_SHIFT	prm-regbits-44xx.h	295;"	d
OMAP4430_EMULATION_SEQ1_RST1ST_MASK	prm-regbits-44xx.h	308;"	d
OMAP4430_EMULATION_SEQ1_RST1ST_SHIFT	prm-regbits-44xx.h	307;"	d
OMAP4430_EMULATION_SEQ2_RST2ST_MASK	prm-regbits-44xx.h	312;"	d
OMAP4430_EMULATION_SEQ2_RST2ST_SHIFT	prm-regbits-44xx.h	311;"	d
OMAP4430_EMU_BANK_ONSTATE_MASK	prm-regbits-44xx.h	316;"	d
OMAP4430_EMU_BANK_ONSTATE_SHIFT	prm-regbits-44xx.h	315;"	d
OMAP4430_EMU_BANK_STATEST_MASK	prm-regbits-44xx.h	320;"	d
OMAP4430_EMU_BANK_STATEST_SHIFT	prm-regbits-44xx.h	319;"	d
OMAP4430_ENFUNC1_EXPORT_MASK	prm-regbits-44xx.h	327;"	d
OMAP4430_ENFUNC1_EXPORT_SHIFT	prm-regbits-44xx.h	326;"	d
OMAP4430_ENFUNC3_EXPORT_MASK	prm-regbits-44xx.h	334;"	d
OMAP4430_ENFUNC3_EXPORT_SHIFT	prm-regbits-44xx.h	333;"	d
OMAP4430_ENFUNC4_MASK	prm-regbits-44xx.h	341;"	d
OMAP4430_ENFUNC4_SHIFT	prm-regbits-44xx.h	340;"	d
OMAP4430_ENFUNC5_MASK	prm-regbits-44xx.h	348;"	d
OMAP4430_ENFUNC5_SHIFT	prm-regbits-44xx.h	347;"	d
OMAP4430_ERRORGAIN_MASK	prm-regbits-44xx.h	352;"	d
OMAP4430_ERRORGAIN_SHIFT	prm-regbits-44xx.h	351;"	d
OMAP4430_ERROROFFSET_MASK	prm-regbits-44xx.h	356;"	d
OMAP4430_ERROROFFSET_SHIFT	prm-regbits-44xx.h	355;"	d
OMAP4430_EXTERNAL_WARM_RST_MASK	prm-regbits-44xx.h	360;"	d
OMAP4430_EXTERNAL_WARM_RST_SHIFT	prm-regbits-44xx.h	359;"	d
OMAP4430_FORCEUPDATEWAIT_MASK	prm-regbits-44xx.h	368;"	d
OMAP4430_FORCEUPDATEWAIT_SHIFT	prm-regbits-44xx.h	367;"	d
OMAP4430_FORCEUPDATE_MASK	prm-regbits-44xx.h	364;"	d
OMAP4430_FORCEUPDATE_SHIFT	prm-regbits-44xx.h	363;"	d
OMAP4430_FORCEWKUP_EN_MASK	prm-regbits-44xx.h	372;"	d
OMAP4430_FORCEWKUP_EN_SHIFT	prm-regbits-44xx.h	371;"	d
OMAP4430_FORCEWKUP_ST_MASK	prm-regbits-44xx.h	376;"	d
OMAP4430_FORCEWKUP_ST_SHIFT	prm-regbits-44xx.h	375;"	d
OMAP4430_FREQ_UPDATE_MASK	cm-regbits-44xx.h	785;"	d
OMAP4430_FREQ_UPDATE_SHIFT	cm-regbits-44xx.h	784;"	d
OMAP4430_FUNC_MASK	cm-regbits-44xx.h	789;"	d
OMAP4430_FUNC_MASK	prm-regbits-44xx.h	380;"	d
OMAP4430_FUNC_SHIFT	cm-regbits-44xx.h	788;"	d
OMAP4430_FUNC_SHIFT	prm-regbits-44xx.h	379;"	d
OMAP4430_GFX_DYNDEP_MASK	cm-regbits-44xx.h	793;"	d
OMAP4430_GFX_DYNDEP_SHIFT	cm-regbits-44xx.h	792;"	d
OMAP4430_GFX_MEM_ONSTATE_MASK	prm-regbits-44xx.h	384;"	d
OMAP4430_GFX_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	383;"	d
OMAP4430_GFX_MEM_STATEST_MASK	prm-regbits-44xx.h	388;"	d
OMAP4430_GFX_MEM_STATEST_SHIFT	prm-regbits-44xx.h	387;"	d
OMAP4430_GFX_STATDEP_MASK	cm-regbits-44xx.h	797;"	d
OMAP4430_GFX_STATDEP_SHIFT	cm-regbits-44xx.h	796;"	d
OMAP4430_GLOBAL_COLD_RST_MASK	prm-regbits-44xx.h	392;"	d
OMAP4430_GLOBAL_COLD_RST_SHIFT	prm-regbits-44xx.h	391;"	d
OMAP4430_GLOBAL_WARM_SW_RST_MASK	prm-regbits-44xx.h	396;"	d
OMAP4430_GLOBAL_WARM_SW_RST_SHIFT	prm-regbits-44xx.h	395;"	d
OMAP4430_GLOBAL_WUEN_MASK	prm-regbits-44xx.h	400;"	d
OMAP4430_GLOBAL_WUEN_SHIFT	prm-regbits-44xx.h	399;"	d
OMAP4430_GPMC_FREQ_UPDATE_MASK	cm-regbits-44xx.h	801;"	d
OMAP4430_GPMC_FREQ_UPDATE_SHIFT	cm-regbits-44xx.h	800;"	d
OMAP4430_HSDIVIDER_CLKOUT1_DIVCHACK_MASK	cm-regbits-44xx.h	815;"	d
OMAP4430_HSDIVIDER_CLKOUT1_DIVCHACK_SHIFT	cm-regbits-44xx.h	814;"	d
OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK	cm-regbits-44xx.h	808;"	d
OMAP4430_HSDIVIDER_CLKOUT1_DIV_SHIFT	cm-regbits-44xx.h	807;"	d
OMAP4430_HSDIVIDER_CLKOUT1_GATE_CTRL_MASK	cm-regbits-44xx.h	822;"	d
OMAP4430_HSDIVIDER_CLKOUT1_GATE_CTRL_SHIFT	cm-regbits-44xx.h	821;"	d
OMAP4430_HSDIVIDER_CLKOUT1_PWDN_MASK	cm-regbits-44xx.h	829;"	d
OMAP4430_HSDIVIDER_CLKOUT1_PWDN_SHIFT	cm-regbits-44xx.h	828;"	d
OMAP4430_HSDIVIDER_CLKOUT2_DIVCHACK_MASK	cm-regbits-44xx.h	843;"	d
OMAP4430_HSDIVIDER_CLKOUT2_DIVCHACK_SHIFT	cm-regbits-44xx.h	842;"	d
OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK	cm-regbits-44xx.h	836;"	d
OMAP4430_HSDIVIDER_CLKOUT2_DIV_SHIFT	cm-regbits-44xx.h	835;"	d
OMAP4430_HSDIVIDER_CLKOUT2_GATE_CTRL_MASK	cm-regbits-44xx.h	850;"	d
OMAP4430_HSDIVIDER_CLKOUT2_GATE_CTRL_SHIFT	cm-regbits-44xx.h	849;"	d
OMAP4430_HSDIVIDER_CLKOUT2_PWDN_MASK	cm-regbits-44xx.h	857;"	d
OMAP4430_HSDIVIDER_CLKOUT2_PWDN_SHIFT	cm-regbits-44xx.h	856;"	d
OMAP4430_HSDIVIDER_CLKOUT3_DIVCHACK_MASK	cm-regbits-44xx.h	865;"	d
OMAP4430_HSDIVIDER_CLKOUT3_DIVCHACK_SHIFT	cm-regbits-44xx.h	864;"	d
OMAP4430_HSDIVIDER_CLKOUT3_DIV_MASK	cm-regbits-44xx.h	861;"	d
OMAP4430_HSDIVIDER_CLKOUT3_DIV_SHIFT	cm-regbits-44xx.h	860;"	d
OMAP4430_HSDIVIDER_CLKOUT3_GATE_CTRL_MASK	cm-regbits-44xx.h	869;"	d
OMAP4430_HSDIVIDER_CLKOUT3_GATE_CTRL_SHIFT	cm-regbits-44xx.h	868;"	d
OMAP4430_HSDIVIDER_CLKOUT3_PWDN_MASK	cm-regbits-44xx.h	873;"	d
OMAP4430_HSDIVIDER_CLKOUT3_PWDN_SHIFT	cm-regbits-44xx.h	872;"	d
OMAP4430_HSDIVIDER_CLKOUT4_DIVCHACK_MASK	cm-regbits-44xx.h	881;"	d
OMAP4430_HSDIVIDER_CLKOUT4_DIVCHACK_SHIFT	cm-regbits-44xx.h	880;"	d
OMAP4430_HSDIVIDER_CLKOUT4_DIV_MASK	cm-regbits-44xx.h	877;"	d
OMAP4430_HSDIVIDER_CLKOUT4_DIV_SHIFT	cm-regbits-44xx.h	876;"	d
OMAP4430_HSDIVIDER_CLKOUT4_GATE_CTRL_MASK	cm-regbits-44xx.h	885;"	d
OMAP4430_HSDIVIDER_CLKOUT4_GATE_CTRL_SHIFT	cm-regbits-44xx.h	884;"	d
OMAP4430_HSDIVIDER_CLKOUT4_PWDN_MASK	cm-regbits-44xx.h	889;"	d
OMAP4430_HSDIVIDER_CLKOUT4_PWDN_SHIFT	cm-regbits-44xx.h	888;"	d
OMAP4430_HSMCODE_MASK	prm-regbits-44xx.h	404;"	d
OMAP4430_HSMCODE_SHIFT	prm-regbits-44xx.h	403;"	d
OMAP4430_HSMODEEN_MASK	prm-regbits-44xx.h	408;"	d
OMAP4430_HSMODEEN_SHIFT	prm-regbits-44xx.h	407;"	d
OMAP4430_HSSCLH_MASK	prm-regbits-44xx.h	412;"	d
OMAP4430_HSSCLH_SHIFT	prm-regbits-44xx.h	411;"	d
OMAP4430_HSSCLL_MASK	prm-regbits-44xx.h	416;"	d
OMAP4430_HSSCLL_SHIFT	prm-regbits-44xx.h	415;"	d
OMAP4430_HWA_MEM_ONSTATE_MASK	prm-regbits-44xx.h	420;"	d
OMAP4430_HWA_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	419;"	d
OMAP4430_HWA_MEM_RETSTATE_MASK	prm-regbits-44xx.h	424;"	d
OMAP4430_HWA_MEM_RETSTATE_SHIFT	prm-regbits-44xx.h	423;"	d
OMAP4430_HWA_MEM_STATEST_MASK	prm-regbits-44xx.h	428;"	d
OMAP4430_HWA_MEM_STATEST_SHIFT	prm-regbits-44xx.h	427;"	d
OMAP4430_ICECRUSHER_MPU_RST_MASK	prm-regbits-44xx.h	432;"	d
OMAP4430_ICECRUSHER_MPU_RST_SHIFT	prm-regbits-44xx.h	431;"	d
OMAP4430_ICECRUSHER_RST1ST_MASK	prm-regbits-44xx.h	436;"	d
OMAP4430_ICECRUSHER_RST1ST_SHIFT	prm-regbits-44xx.h	435;"	d
OMAP4430_ICECRUSHER_RST2ST_MASK	prm-regbits-44xx.h	440;"	d
OMAP4430_ICECRUSHER_RST2ST_SHIFT	prm-regbits-44xx.h	439;"	d
OMAP4430_ICECRUSHER_SEQ1_RST1ST_MASK	prm-regbits-44xx.h	444;"	d
OMAP4430_ICECRUSHER_SEQ1_RST1ST_SHIFT	prm-regbits-44xx.h	443;"	d
OMAP4430_ICECRUSHER_SEQ2_RST2ST_MASK	prm-regbits-44xx.h	448;"	d
OMAP4430_ICECRUSHER_SEQ2_RST2ST_SHIFT	prm-regbits-44xx.h	447;"	d
OMAP4430_ICEPICK_RST_MASK	prm-regbits-44xx.h	452;"	d
OMAP4430_ICEPICK_RST_SHIFT	prm-regbits-44xx.h	451;"	d
OMAP4430_IDLEST_MASK	cm-regbits-44xx.h	939;"	d
OMAP4430_IDLEST_SHIFT	cm-regbits-44xx.h	938;"	d
OMAP4430_INITVDD_MASK	prm-regbits-44xx.h	456;"	d
OMAP4430_INITVDD_SHIFT	prm-regbits-44xx.h	455;"	d
OMAP4430_INITVOLTAGE_MASK	prm-regbits-44xx.h	460;"	d
OMAP4430_INITVOLTAGE_SHIFT	prm-regbits-44xx.h	459;"	d
OMAP4430_INTRANSITION_MASK	prm-regbits-44xx.h	468;"	d
OMAP4430_INTRANSITION_SHIFT	prm-regbits-44xx.h	467;"	d
OMAP4430_INVALID_PRCM_PARTITION	prcm44xx.h	28;"	d
OMAP4430_IO_EN_MASK	prm-regbits-44xx.h	472;"	d
OMAP4430_IO_EN_SHIFT	prm-regbits-44xx.h	471;"	d
OMAP4430_IO_ON_STATUS_MASK	prm-regbits-44xx.h	476;"	d
OMAP4430_IO_ON_STATUS_SHIFT	prm-regbits-44xx.h	475;"	d
OMAP4430_IO_ST_MASK	prm-regbits-44xx.h	480;"	d
OMAP4430_IO_ST_SHIFT	prm-regbits-44xx.h	479;"	d
OMAP4430_ISOCLK_OVERRIDE_MASK	prm-regbits-44xx.h	484;"	d
OMAP4430_ISOCLK_OVERRIDE_SHIFT	prm-regbits-44xx.h	483;"	d
OMAP4430_ISOCLK_STATUS_MASK	prm-regbits-44xx.h	488;"	d
OMAP4430_ISOCLK_STATUS_SHIFT	prm-regbits-44xx.h	487;"	d
OMAP4430_ISOOVR_EXTEND_MASK	prm-regbits-44xx.h	492;"	d
OMAP4430_ISOOVR_EXTEND_SHIFT	prm-regbits-44xx.h	491;"	d
OMAP4430_ISO_2_ON_TIME_MASK	prm-regbits-44xx.h	496;"	d
OMAP4430_ISO_2_ON_TIME_SHIFT	prm-regbits-44xx.h	495;"	d
OMAP4430_ISS_DYNDEP_MASK	cm-regbits-44xx.h	943;"	d
OMAP4430_ISS_DYNDEP_SHIFT	cm-regbits-44xx.h	942;"	d
OMAP4430_ISS_STATDEP_MASK	cm-regbits-44xx.h	950;"	d
OMAP4430_ISS_STATDEP_SHIFT	cm-regbits-44xx.h	949;"	d
OMAP4430_IVAHD_DYNDEP_MASK	cm-regbits-44xx.h	954;"	d
OMAP4430_IVAHD_DYNDEP_SHIFT	cm-regbits-44xx.h	953;"	d
OMAP4430_IVAHD_STATDEP_MASK	cm-regbits-44xx.h	962;"	d
OMAP4430_IVAHD_STATDEP_SHIFT	cm-regbits-44xx.h	961;"	d
OMAP4430_L3INIT_BANK1_ONSTATE_MASK	prm-regbits-44xx.h	500;"	d
OMAP4430_L3INIT_BANK1_ONSTATE_SHIFT	prm-regbits-44xx.h	499;"	d
OMAP4430_L3INIT_BANK1_RETSTATE_MASK	prm-regbits-44xx.h	504;"	d
OMAP4430_L3INIT_BANK1_RETSTATE_SHIFT	prm-regbits-44xx.h	503;"	d
OMAP4430_L3INIT_BANK1_STATEST_MASK	prm-regbits-44xx.h	508;"	d
OMAP4430_L3INIT_BANK1_STATEST_SHIFT	prm-regbits-44xx.h	507;"	d
OMAP4430_L3INIT_DYNDEP_MASK	cm-regbits-44xx.h	966;"	d
OMAP4430_L3INIT_DYNDEP_SHIFT	cm-regbits-44xx.h	965;"	d
OMAP4430_L3INIT_STATDEP_MASK	cm-regbits-44xx.h	973;"	d
OMAP4430_L3INIT_STATDEP_SHIFT	cm-regbits-44xx.h	972;"	d
OMAP4430_L3_1_DYNDEP_MASK	cm-regbits-44xx.h	980;"	d
OMAP4430_L3_1_DYNDEP_SHIFT	cm-regbits-44xx.h	979;"	d
OMAP4430_L3_1_STATDEP_MASK	cm-regbits-44xx.h	989;"	d
OMAP4430_L3_1_STATDEP_SHIFT	cm-regbits-44xx.h	988;"	d
OMAP4430_L3_2_DYNDEP_MASK	cm-regbits-44xx.h	998;"	d
OMAP4430_L3_2_DYNDEP_SHIFT	cm-regbits-44xx.h	997;"	d
OMAP4430_L3_2_STATDEP_MASK	cm-regbits-44xx.h	1007;"	d
OMAP4430_L3_2_STATDEP_SHIFT	cm-regbits-44xx.h	1006;"	d
OMAP4430_L4CFG_DYNDEP_MASK	cm-regbits-44xx.h	1011;"	d
OMAP4430_L4CFG_DYNDEP_SHIFT	cm-regbits-44xx.h	1010;"	d
OMAP4430_L4CFG_STATDEP_MASK	cm-regbits-44xx.h	1018;"	d
OMAP4430_L4CFG_STATDEP_SHIFT	cm-regbits-44xx.h	1017;"	d
OMAP4430_L4PER_DYNDEP_MASK	cm-regbits-44xx.h	1022;"	d
OMAP4430_L4PER_DYNDEP_SHIFT	cm-regbits-44xx.h	1021;"	d
OMAP4430_L4PER_STATDEP_MASK	cm-regbits-44xx.h	1029;"	d
OMAP4430_L4PER_STATDEP_SHIFT	cm-regbits-44xx.h	1028;"	d
OMAP4430_L4SEC_DYNDEP_MASK	cm-regbits-44xx.h	1033;"	d
OMAP4430_L4SEC_DYNDEP_SHIFT	cm-regbits-44xx.h	1032;"	d
OMAP4430_L4SEC_STATDEP_MASK	cm-regbits-44xx.h	1040;"	d
OMAP4430_L4SEC_STATDEP_SHIFT	cm-regbits-44xx.h	1039;"	d
OMAP4430_L4WKUP_DYNDEP_MASK	cm-regbits-44xx.h	1044;"	d
OMAP4430_L4WKUP_DYNDEP_SHIFT	cm-regbits-44xx.h	1043;"	d
OMAP4430_L4WKUP_STATDEP_MASK	cm-regbits-44xx.h	1051;"	d
OMAP4430_L4WKUP_STATDEP_SHIFT	cm-regbits-44xx.h	1050;"	d
OMAP4430_LASTPOWERSTATEENTERED_MASK	prm-regbits-44xx.h	515;"	d
OMAP4430_LASTPOWERSTATEENTERED_SHIFT	prm-regbits-44xx.h	514;"	d
OMAP4430_LOGICRETSTATE_MASK	prm-regbits-44xx.h	523;"	d
OMAP4430_LOGICRETSTATE_SHIFT	prm-regbits-44xx.h	522;"	d
OMAP4430_LOGICSTATEST_MASK	prm-regbits-44xx.h	531;"	d
OMAP4430_LOGICSTATEST_SHIFT	prm-regbits-44xx.h	530;"	d
OMAP4430_LOSTCONTEXT_DFF_MASK	prm-regbits-44xx.h	570;"	d
OMAP4430_LOSTCONTEXT_DFF_SHIFT	prm-regbits-44xx.h	569;"	d
OMAP4430_LOSTCONTEXT_RFF_MASK	prm-regbits-44xx.h	592;"	d
OMAP4430_LOSTCONTEXT_RFF_SHIFT	prm-regbits-44xx.h	591;"	d
OMAP4430_LOSTMEM_AESSMEM_MASK	prm-regbits-44xx.h	596;"	d
OMAP4430_LOSTMEM_AESSMEM_SHIFT	prm-regbits-44xx.h	595;"	d
OMAP4430_LOSTMEM_CAM_MEM_MASK	prm-regbits-44xx.h	600;"	d
OMAP4430_LOSTMEM_CAM_MEM_SHIFT	prm-regbits-44xx.h	599;"	d
OMAP4430_LOSTMEM_CORE_NRET_BANK_9_9_MASK	prm-regbits-44xx.h	608;"	d
OMAP4430_LOSTMEM_CORE_NRET_BANK_9_9_SHIFT	prm-regbits-44xx.h	607;"	d
OMAP4430_LOSTMEM_CORE_NRET_BANK_MASK	prm-regbits-44xx.h	604;"	d
OMAP4430_LOSTMEM_CORE_NRET_BANK_SHIFT	prm-regbits-44xx.h	603;"	d
OMAP4430_LOSTMEM_CORE_OCMRAM_MASK	prm-regbits-44xx.h	612;"	d
OMAP4430_LOSTMEM_CORE_OCMRAM_SHIFT	prm-regbits-44xx.h	611;"	d
OMAP4430_LOSTMEM_CORE_OTHER_BANK_MASK	prm-regbits-44xx.h	619;"	d
OMAP4430_LOSTMEM_CORE_OTHER_BANK_SHIFT	prm-regbits-44xx.h	618;"	d
OMAP4430_LOSTMEM_DSS_MEM_MASK	prm-regbits-44xx.h	623;"	d
OMAP4430_LOSTMEM_DSS_MEM_SHIFT	prm-regbits-44xx.h	622;"	d
OMAP4430_LOSTMEM_DUCATI_L2RAM_MASK	prm-regbits-44xx.h	627;"	d
OMAP4430_LOSTMEM_DUCATI_L2RAM_SHIFT	prm-regbits-44xx.h	626;"	d
OMAP4430_LOSTMEM_DUCATI_UNICACHE_MASK	prm-regbits-44xx.h	631;"	d
OMAP4430_LOSTMEM_DUCATI_UNICACHE_SHIFT	prm-regbits-44xx.h	630;"	d
OMAP4430_LOSTMEM_EMU_BANK_MASK	prm-regbits-44xx.h	635;"	d
OMAP4430_LOSTMEM_EMU_BANK_SHIFT	prm-regbits-44xx.h	634;"	d
OMAP4430_LOSTMEM_GFX_MEM_MASK	prm-regbits-44xx.h	639;"	d
OMAP4430_LOSTMEM_GFX_MEM_SHIFT	prm-regbits-44xx.h	638;"	d
OMAP4430_LOSTMEM_HWA_MEM_MASK	prm-regbits-44xx.h	643;"	d
OMAP4430_LOSTMEM_HWA_MEM_SHIFT	prm-regbits-44xx.h	642;"	d
OMAP4430_LOSTMEM_L3INIT_BANK1_MASK	prm-regbits-44xx.h	653;"	d
OMAP4430_LOSTMEM_L3INIT_BANK1_SHIFT	prm-regbits-44xx.h	652;"	d
OMAP4430_LOSTMEM_MPU_L1_MASK	prm-regbits-44xx.h	657;"	d
OMAP4430_LOSTMEM_MPU_L1_SHIFT	prm-regbits-44xx.h	656;"	d
OMAP4430_LOSTMEM_MPU_L2_MASK	prm-regbits-44xx.h	661;"	d
OMAP4430_LOSTMEM_MPU_L2_SHIFT	prm-regbits-44xx.h	660;"	d
OMAP4430_LOSTMEM_MPU_RAM_MASK	prm-regbits-44xx.h	665;"	d
OMAP4430_LOSTMEM_MPU_RAM_SHIFT	prm-regbits-44xx.h	664;"	d
OMAP4430_LOSTMEM_NONRETAINED_BANK_MASK	prm-regbits-44xx.h	673;"	d
OMAP4430_LOSTMEM_NONRETAINED_BANK_SHIFT	prm-regbits-44xx.h	672;"	d
OMAP4430_LOSTMEM_PERIHPMEM_MASK	prm-regbits-44xx.h	680;"	d
OMAP4430_LOSTMEM_PERIHPMEM_SHIFT	prm-regbits-44xx.h	679;"	d
OMAP4430_LOSTMEM_RETAINED_BANK_MASK	prm-regbits-44xx.h	688;"	d
OMAP4430_LOSTMEM_RETAINED_BANK_SHIFT	prm-regbits-44xx.h	687;"	d
OMAP4430_LOSTMEM_SL2_MEM_MASK	prm-regbits-44xx.h	692;"	d
OMAP4430_LOSTMEM_SL2_MEM_SHIFT	prm-regbits-44xx.h	691;"	d
OMAP4430_LOSTMEM_TCM1_MEM_MASK	prm-regbits-44xx.h	696;"	d
OMAP4430_LOSTMEM_TCM1_MEM_SHIFT	prm-regbits-44xx.h	695;"	d
OMAP4430_LOSTMEM_TCM2_MEM_MASK	prm-regbits-44xx.h	700;"	d
OMAP4430_LOSTMEM_TCM2_MEM_SHIFT	prm-regbits-44xx.h	699;"	d
OMAP4430_LOSTMEM_TESLA_EDMA_MASK	prm-regbits-44xx.h	704;"	d
OMAP4430_LOSTMEM_TESLA_EDMA_SHIFT	prm-regbits-44xx.h	703;"	d
OMAP4430_LOSTMEM_TESLA_L1_MASK	prm-regbits-44xx.h	708;"	d
OMAP4430_LOSTMEM_TESLA_L1_SHIFT	prm-regbits-44xx.h	707;"	d
OMAP4430_LOSTMEM_TESLA_L2_MASK	prm-regbits-44xx.h	712;"	d
OMAP4430_LOSTMEM_TESLA_L2_SHIFT	prm-regbits-44xx.h	711;"	d
OMAP4430_LOSTMEM_WKUP_BANK_MASK	prm-regbits-44xx.h	716;"	d
OMAP4430_LOSTMEM_WKUP_BANK_SHIFT	prm-regbits-44xx.h	715;"	d
OMAP4430_LOWPOWERSTATECHANGE_MASK	prm-regbits-44xx.h	724;"	d
OMAP4430_LOWPOWERSTATECHANGE_SHIFT	prm-regbits-44xx.h	723;"	d
OMAP4430_MEMIF_DYNDEP_MASK	cm-regbits-44xx.h	1058;"	d
OMAP4430_MEMIF_DYNDEP_SHIFT	cm-regbits-44xx.h	1057;"	d
OMAP4430_MEMIF_STATDEP_MASK	cm-regbits-44xx.h	1067;"	d
OMAP4430_MEMIF_STATDEP_SHIFT	cm-regbits-44xx.h	1066;"	d
OMAP4430_MODEM_READY_MASK	prm-regbits-44xx.h	728;"	d
OMAP4430_MODEM_READY_SHIFT	prm-regbits-44xx.h	727;"	d
OMAP4430_MODEM_SHUTDOWN_IRQ_MASK	prm-regbits-44xx.h	732;"	d
OMAP4430_MODEM_SHUTDOWN_IRQ_SHIFT	prm-regbits-44xx.h	731;"	d
OMAP4430_MODEM_SLEEP_ST_MASK	prm-regbits-44xx.h	736;"	d
OMAP4430_MODEM_SLEEP_ST_SHIFT	prm-regbits-44xx.h	735;"	d
OMAP4430_MODEM_WAKE_IRQ_MASK	prm-regbits-44xx.h	740;"	d
OMAP4430_MODEM_WAKE_IRQ_SHIFT	prm-regbits-44xx.h	739;"	d
OMAP4430_MODFREQDIV_EXPONENT_MASK	cm-regbits-44xx.h	1076;"	d
OMAP4430_MODFREQDIV_EXPONENT_SHIFT	cm-regbits-44xx.h	1075;"	d
OMAP4430_MODFREQDIV_MANTISSA_MASK	cm-regbits-44xx.h	1085;"	d
OMAP4430_MODFREQDIV_MANTISSA_SHIFT	cm-regbits-44xx.h	1084;"	d
OMAP4430_MODULEMODE_MASK	cm-regbits-44xx.h	1135;"	d
OMAP4430_MODULEMODE_SHIFT	cm-regbits-44xx.h	1134;"	d
OMAP4430_MPU_L1_ONSTATE_MASK	prm-regbits-44xx.h	744;"	d
OMAP4430_MPU_L1_ONSTATE_SHIFT	prm-regbits-44xx.h	743;"	d
OMAP4430_MPU_L1_RETSTATE_MASK	prm-regbits-44xx.h	748;"	d
OMAP4430_MPU_L1_RETSTATE_SHIFT	prm-regbits-44xx.h	747;"	d
OMAP4430_MPU_L1_STATEST_MASK	prm-regbits-44xx.h	752;"	d
OMAP4430_MPU_L1_STATEST_SHIFT	prm-regbits-44xx.h	751;"	d
OMAP4430_MPU_L2_ONSTATE_MASK	prm-regbits-44xx.h	756;"	d
OMAP4430_MPU_L2_ONSTATE_SHIFT	prm-regbits-44xx.h	755;"	d
OMAP4430_MPU_L2_RETSTATE_MASK	prm-regbits-44xx.h	760;"	d
OMAP4430_MPU_L2_RETSTATE_SHIFT	prm-regbits-44xx.h	759;"	d
OMAP4430_MPU_L2_STATEST_MASK	prm-regbits-44xx.h	764;"	d
OMAP4430_MPU_L2_STATEST_SHIFT	prm-regbits-44xx.h	763;"	d
OMAP4430_MPU_RAM_ONSTATE_MASK	prm-regbits-44xx.h	768;"	d
OMAP4430_MPU_RAM_ONSTATE_SHIFT	prm-regbits-44xx.h	767;"	d
OMAP4430_MPU_RAM_RETSTATE_MASK	prm-regbits-44xx.h	772;"	d
OMAP4430_MPU_RAM_RETSTATE_SHIFT	prm-regbits-44xx.h	771;"	d
OMAP4430_MPU_RAM_STATEST_MASK	prm-regbits-44xx.h	776;"	d
OMAP4430_MPU_RAM_STATEST_SHIFT	prm-regbits-44xx.h	775;"	d
OMAP4430_MPU_SECURITY_VIOL_RST_MASK	prm-regbits-44xx.h	780;"	d
OMAP4430_MPU_SECURITY_VIOL_RST_SHIFT	prm-regbits-44xx.h	779;"	d
OMAP4430_MPU_WDT_RST_MASK	prm-regbits-44xx.h	784;"	d
OMAP4430_MPU_WDT_RST_SHIFT	prm-regbits-44xx.h	783;"	d
OMAP4430_NONRETAINED_BANK_ONSTATE_MASK	prm-regbits-44xx.h	788;"	d
OMAP4430_NONRETAINED_BANK_ONSTATE_SHIFT	prm-regbits-44xx.h	787;"	d
OMAP4430_NONRETAINED_BANK_RETSTATE_MASK	prm-regbits-44xx.h	792;"	d
OMAP4430_NONRETAINED_BANK_RETSTATE_SHIFT	prm-regbits-44xx.h	791;"	d
OMAP4430_NONRETAINED_BANK_STATEST_MASK	prm-regbits-44xx.h	796;"	d
OMAP4430_NONRETAINED_BANK_STATEST_SHIFT	prm-regbits-44xx.h	795;"	d
OMAP4430_OCP_NRET_BANK_ONSTATE_MASK	prm-regbits-44xx.h	800;"	d
OMAP4430_OCP_NRET_BANK_ONSTATE_SHIFT	prm-regbits-44xx.h	799;"	d
OMAP4430_OCP_NRET_BANK_RETSTATE_MASK	prm-regbits-44xx.h	804;"	d
OMAP4430_OCP_NRET_BANK_RETSTATE_SHIFT	prm-regbits-44xx.h	803;"	d
OMAP4430_OCP_NRET_BANK_STATEST_MASK	prm-regbits-44xx.h	808;"	d
OMAP4430_OCP_NRET_BANK_STATEST_SHIFT	prm-regbits-44xx.h	807;"	d
OMAP4430_OFF_MASK	prm-regbits-44xx.h	815;"	d
OMAP4430_OFF_SHIFT	prm-regbits-44xx.h	814;"	d
OMAP4430_ONLP_MASK	prm-regbits-44xx.h	829;"	d
OMAP4430_ONLP_SHIFT	prm-regbits-44xx.h	828;"	d
OMAP4430_ON_MASK	prm-regbits-44xx.h	822;"	d
OMAP4430_ON_SHIFT	prm-regbits-44xx.h	821;"	d
OMAP4430_OPP_CHANGE_MASK	prm-regbits-44xx.h	833;"	d
OMAP4430_OPP_CHANGE_SHIFT	prm-regbits-44xx.h	832;"	d
OMAP4430_OPP_SEL_MASK	prm-regbits-44xx.h	837;"	d
OMAP4430_OPP_SEL_SHIFT	prm-regbits-44xx.h	836;"	d
OMAP4430_OPTFCLKEN_48MHZ_CLK_MASK	cm-regbits-44xx.h	1143;"	d
OMAP4430_OPTFCLKEN_48MHZ_CLK_SHIFT	cm-regbits-44xx.h	1142;"	d
OMAP4430_OPTFCLKEN_BGAP_32K_MASK	cm-regbits-44xx.h	1147;"	d
OMAP4430_OPTFCLKEN_BGAP_32K_SHIFT	cm-regbits-44xx.h	1146;"	d
OMAP4430_OPTFCLKEN_CLK32K_MASK	cm-regbits-44xx.h	1151;"	d
OMAP4430_OPTFCLKEN_CLK32K_SHIFT	cm-regbits-44xx.h	1150;"	d
OMAP4430_OPTFCLKEN_CTRLCLK_MASK	cm-regbits-44xx.h	1155;"	d
OMAP4430_OPTFCLKEN_CTRLCLK_SHIFT	cm-regbits-44xx.h	1154;"	d
OMAP4430_OPTFCLKEN_DBCLK_MASK	cm-regbits-44xx.h	1163;"	d
OMAP4430_OPTFCLKEN_DBCLK_SHIFT	cm-regbits-44xx.h	1162;"	d
OMAP4430_OPTFCLKEN_DLL_CLK_MASK	cm-regbits-44xx.h	1167;"	d
OMAP4430_OPTFCLKEN_DLL_CLK_SHIFT	cm-regbits-44xx.h	1166;"	d
OMAP4430_OPTFCLKEN_DSSCLK_MASK	cm-regbits-44xx.h	1171;"	d
OMAP4430_OPTFCLKEN_DSSCLK_SHIFT	cm-regbits-44xx.h	1170;"	d
OMAP4430_OPTFCLKEN_FCLK0_MASK	cm-regbits-44xx.h	1179;"	d
OMAP4430_OPTFCLKEN_FCLK0_SHIFT	cm-regbits-44xx.h	1178;"	d
OMAP4430_OPTFCLKEN_FCLK1_MASK	cm-regbits-44xx.h	1183;"	d
OMAP4430_OPTFCLKEN_FCLK1_SHIFT	cm-regbits-44xx.h	1182;"	d
OMAP4430_OPTFCLKEN_FCLK2_MASK	cm-regbits-44xx.h	1187;"	d
OMAP4430_OPTFCLKEN_FCLK2_SHIFT	cm-regbits-44xx.h	1186;"	d
OMAP4430_OPTFCLKEN_FCLK_MASK	cm-regbits-44xx.h	1175;"	d
OMAP4430_OPTFCLKEN_FCLK_SHIFT	cm-regbits-44xx.h	1174;"	d
OMAP4430_OPTFCLKEN_FUNC48MCLK_MASK	cm-regbits-44xx.h	1191;"	d
OMAP4430_OPTFCLKEN_FUNC48MCLK_SHIFT	cm-regbits-44xx.h	1190;"	d
OMAP4430_OPTFCLKEN_HSIC480M_P1_CLK_MASK	cm-regbits-44xx.h	1195;"	d
OMAP4430_OPTFCLKEN_HSIC480M_P1_CLK_SHIFT	cm-regbits-44xx.h	1194;"	d
OMAP4430_OPTFCLKEN_HSIC480M_P2_CLK_MASK	cm-regbits-44xx.h	1199;"	d
OMAP4430_OPTFCLKEN_HSIC480M_P2_CLK_SHIFT	cm-regbits-44xx.h	1198;"	d
OMAP4430_OPTFCLKEN_HSIC60M_P1_CLK_MASK	cm-regbits-44xx.h	1203;"	d
OMAP4430_OPTFCLKEN_HSIC60M_P1_CLK_SHIFT	cm-regbits-44xx.h	1202;"	d
OMAP4430_OPTFCLKEN_HSIC60M_P2_CLK_MASK	cm-regbits-44xx.h	1207;"	d
OMAP4430_OPTFCLKEN_HSIC60M_P2_CLK_SHIFT	cm-regbits-44xx.h	1206;"	d
OMAP4430_OPTFCLKEN_PER24MC_GFCLK_MASK	cm-regbits-44xx.h	1211;"	d
OMAP4430_OPTFCLKEN_PER24MC_GFCLK_SHIFT	cm-regbits-44xx.h	1210;"	d
OMAP4430_OPTFCLKEN_PERABE24M_GFCLK_MASK	cm-regbits-44xx.h	1215;"	d
OMAP4430_OPTFCLKEN_PERABE24M_GFCLK_SHIFT	cm-regbits-44xx.h	1214;"	d
OMAP4430_OPTFCLKEN_PHY_48M_MASK	cm-regbits-44xx.h	1219;"	d
OMAP4430_OPTFCLKEN_PHY_48M_SHIFT	cm-regbits-44xx.h	1218;"	d
OMAP4430_OPTFCLKEN_SLIMBUS_CLK_11_11_MASK	cm-regbits-44xx.h	1227;"	d
OMAP4430_OPTFCLKEN_SLIMBUS_CLK_11_11_SHIFT	cm-regbits-44xx.h	1226;"	d
OMAP4430_OPTFCLKEN_SLIMBUS_CLK_MASK	cm-regbits-44xx.h	1223;"	d
OMAP4430_OPTFCLKEN_SLIMBUS_CLK_SHIFT	cm-regbits-44xx.h	1222;"	d
OMAP4430_OPTFCLKEN_SYS_CLK_MASK	cm-regbits-44xx.h	1231;"	d
OMAP4430_OPTFCLKEN_SYS_CLK_SHIFT	cm-regbits-44xx.h	1230;"	d
OMAP4430_OPTFCLKEN_TV_CLK_MASK	cm-regbits-44xx.h	1239;"	d
OMAP4430_OPTFCLKEN_TV_CLK_SHIFT	cm-regbits-44xx.h	1238;"	d
OMAP4430_OPTFCLKEN_TXPHYCLK_MASK	cm-regbits-44xx.h	1243;"	d
OMAP4430_OPTFCLKEN_TXPHYCLK_SHIFT	cm-regbits-44xx.h	1242;"	d
OMAP4430_OPTFCLKEN_USB_CH0_CLK_MASK	cm-regbits-44xx.h	1247;"	d
OMAP4430_OPTFCLKEN_USB_CH0_CLK_SHIFT	cm-regbits-44xx.h	1246;"	d
OMAP4430_OPTFCLKEN_USB_CH1_CLK_MASK	cm-regbits-44xx.h	1251;"	d
OMAP4430_OPTFCLKEN_USB_CH1_CLK_SHIFT	cm-regbits-44xx.h	1250;"	d
OMAP4430_OPTFCLKEN_USB_CH2_CLK_MASK	cm-regbits-44xx.h	1255;"	d
OMAP4430_OPTFCLKEN_USB_CH2_CLK_SHIFT	cm-regbits-44xx.h	1254;"	d
OMAP4430_OPTFCLKEN_UTMI_P1_CLK_MASK	cm-regbits-44xx.h	1259;"	d
OMAP4430_OPTFCLKEN_UTMI_P1_CLK_SHIFT	cm-regbits-44xx.h	1258;"	d
OMAP4430_OPTFCLKEN_UTMI_P2_CLK_MASK	cm-regbits-44xx.h	1263;"	d
OMAP4430_OPTFCLKEN_UTMI_P2_CLK_SHIFT	cm-regbits-44xx.h	1262;"	d
OMAP4430_OPTFCLKEN_UTMI_P3_CLK_MASK	cm-regbits-44xx.h	1267;"	d
OMAP4430_OPTFCLKEN_UTMI_P3_CLK_SHIFT	cm-regbits-44xx.h	1266;"	d
OMAP4430_OPTFCLKEN_XCLK_MASK	cm-regbits-44xx.h	1271;"	d
OMAP4430_OPTFCLKEN_XCLK_SHIFT	cm-regbits-44xx.h	1270;"	d
OMAP4430_OVERRIDE_ENABLE_MASK	cm-regbits-44xx.h	1275;"	d
OMAP4430_OVERRIDE_ENABLE_SHIFT	cm-regbits-44xx.h	1274;"	d
OMAP4430_PAD_CLKS_GATE_MASK	cm-regbits-44xx.h	1279;"	d
OMAP4430_PAD_CLKS_GATE_SHIFT	cm-regbits-44xx.h	1278;"	d
OMAP4430_PCHARGECNT_VALUE_MASK	prm-regbits-44xx.h	841;"	d
OMAP4430_PCHARGECNT_VALUE_SHIFT	prm-regbits-44xx.h	840;"	d
OMAP4430_PCHARGE_TIME_MASK	prm-regbits-44xx.h	845;"	d
OMAP4430_PCHARGE_TIME_SHIFT	prm-regbits-44xx.h	844;"	d
OMAP4430_PERF_CURRENT_MASK	cm-regbits-44xx.h	1283;"	d
OMAP4430_PERF_CURRENT_SHIFT	cm-regbits-44xx.h	1282;"	d
OMAP4430_PERF_REQ_MASK	cm-regbits-44xx.h	1291;"	d
OMAP4430_PERF_REQ_SHIFT	cm-regbits-44xx.h	1290;"	d
OMAP4430_PERIPHMEM_ONSTATE_MASK	prm-regbits-44xx.h	849;"	d
OMAP4430_PERIPHMEM_ONSTATE_SHIFT	prm-regbits-44xx.h	848;"	d
OMAP4430_PERIPHMEM_RETSTATE_MASK	prm-regbits-44xx.h	853;"	d
OMAP4430_PERIPHMEM_RETSTATE_SHIFT	prm-regbits-44xx.h	852;"	d
OMAP4430_PERIPHMEM_STATEST_MASK	prm-regbits-44xx.h	857;"	d
OMAP4430_PERIPHMEM_STATEST_SHIFT	prm-regbits-44xx.h	856;"	d
OMAP4430_PHASE1_CNDP_MASK	prm-regbits-44xx.h	861;"	d
OMAP4430_PHASE1_CNDP_SHIFT	prm-regbits-44xx.h	860;"	d
OMAP4430_PHASE1_COMPLETED_MASK	cm-regbits-44xx.h	1295;"	d
OMAP4430_PHASE1_COMPLETED_SHIFT	cm-regbits-44xx.h	1294;"	d
OMAP4430_PHASE2A_CNDP_MASK	prm-regbits-44xx.h	865;"	d
OMAP4430_PHASE2A_CNDP_SHIFT	prm-regbits-44xx.h	864;"	d
OMAP4430_PHASE2A_COMPLETED_MASK	cm-regbits-44xx.h	1299;"	d
OMAP4430_PHASE2A_COMPLETED_SHIFT	cm-regbits-44xx.h	1298;"	d
OMAP4430_PHASE2B_CNDP_MASK	prm-regbits-44xx.h	869;"	d
OMAP4430_PHASE2B_CNDP_SHIFT	prm-regbits-44xx.h	868;"	d
OMAP4430_PHASE2B_COMPLETED_MASK	cm-regbits-44xx.h	1303;"	d
OMAP4430_PHASE2B_COMPLETED_SHIFT	cm-regbits-44xx.h	1302;"	d
OMAP4430_PMD_STM_MUX_CTRL_MASK	cm-regbits-44xx.h	1307;"	d
OMAP4430_PMD_STM_MUX_CTRL_SHIFT	cm-regbits-44xx.h	1306;"	d
OMAP4430_PMD_TRACE_MUX_CTRL_MASK	cm-regbits-44xx.h	1311;"	d
OMAP4430_PMD_TRACE_MUX_CTRL_SHIFT	cm-regbits-44xx.h	1310;"	d
OMAP4430_PM_ABE_DMIC_WKDEP	prm44xx.h	139;"	d
OMAP4430_PM_ABE_MCASP_WKDEP	prm44xx.h	143;"	d
OMAP4430_PM_ABE_MCBSP1_WKDEP	prm44xx.h	147;"	d
OMAP4430_PM_ABE_MCBSP2_WKDEP	prm44xx.h	151;"	d
OMAP4430_PM_ABE_MCBSP3_WKDEP	prm44xx.h	155;"	d
OMAP4430_PM_ABE_PDM_WKDEP	prm44xx.h	135;"	d
OMAP4430_PM_ABE_PWRSTCTRL	prm44xx.h	129;"	d
OMAP4430_PM_ABE_PWRSTST	prm44xx.h	131;"	d
OMAP4430_PM_ABE_SLIMBUS_WKDEP	prm44xx.h	159;"	d
OMAP4430_PM_ABE_TIMER5_WKDEP	prm44xx.h	163;"	d
OMAP4430_PM_ABE_TIMER6_WKDEP	prm44xx.h	167;"	d
OMAP4430_PM_ABE_TIMER7_WKDEP	prm44xx.h	171;"	d
OMAP4430_PM_ABE_TIMER8_WKDEP	prm44xx.h	175;"	d
OMAP4430_PM_ABE_WDT3_WKDEP	prm44xx.h	179;"	d
OMAP4430_PM_ALWON_SR_CORE_WKDEP	prm44xx.h	195;"	d
OMAP4430_PM_ALWON_SR_IVA_WKDEP	prm44xx.h	191;"	d
OMAP4430_PM_ALWON_SR_MPU_WKDEP	prm44xx.h	187;"	d
OMAP4430_PM_CAM_PWRSTCTRL	prm44xx.h	273;"	d
OMAP4430_PM_CAM_PWRSTST	prm44xx.h	275;"	d
OMAP4430_PM_CEFUSE_PWRSTCTRL	prm44xx.h	531;"	d
OMAP4430_PM_CEFUSE_PWRSTST	prm44xx.h	533;"	d
OMAP4430_PM_CORE_PWRSTCTRL	prm44xx.h	201;"	d
OMAP4430_PM_CORE_PWRSTST	prm44xx.h	203;"	d
OMAP4430_PM_CPU0_PWRSTCTRL	prcm_mpu44xx.h	65;"	d
OMAP4430_PM_CPU0_PWRSTST	prcm_mpu44xx.h	67;"	d
OMAP4430_PM_CPU1_PWRSTCTRL	prcm_mpu44xx.h	81;"	d
OMAP4430_PM_CPU1_PWRSTST	prcm_mpu44xx.h	83;"	d
OMAP4430_PM_DSS_DSS_WKDEP	prm44xx.h	287;"	d
OMAP4430_PM_DSS_PWRSTCTRL	prm44xx.h	283;"	d
OMAP4430_PM_DSS_PWRSTST	prm44xx.h	285;"	d
OMAP4430_PM_EMU_PWRSTCTRL	prm44xx.h	605;"	d
OMAP4430_PM_EMU_PWRSTST	prm44xx.h	607;"	d
OMAP4430_PM_GFX_PWRSTCTRL	prm44xx.h	295;"	d
OMAP4430_PM_GFX_PWRSTST	prm44xx.h	297;"	d
OMAP4430_PM_IVAHD_PWRSTCTRL	prm44xx.h	259;"	d
OMAP4430_PM_IVAHD_PWRSTST	prm44xx.h	261;"	d
OMAP4430_PM_L3INIT_HSI_WKDEP	prm44xx.h	315;"	d
OMAP4430_PM_L3INIT_MMC1_WKDEP	prm44xx.h	307;"	d
OMAP4430_PM_L3INIT_MMC2_WKDEP	prm44xx.h	311;"	d
OMAP4430_PM_L3INIT_MMC6_WKDEP	prm44xx.h	355;"	d
OMAP4430_PM_L3INIT_PCIESS_WKDEP	prm44xx.h	345;"	d
OMAP4430_PM_L3INIT_PWRSTCTRL	prm44xx.h	303;"	d
OMAP4430_PM_L3INIT_PWRSTST	prm44xx.h	305;"	d
OMAP4430_PM_L3INIT_SATA_WKDEP	prm44xx.h	339;"	d
OMAP4430_PM_L3INIT_UNIPRO1_WKDEP	prm44xx.h	319;"	d
OMAP4430_PM_L3INIT_USB_HOST_FS_WKDEP	prm44xx.h	359;"	d
OMAP4430_PM_L3INIT_USB_HOST_WKDEP	prm44xx.h	323;"	d
OMAP4430_PM_L3INIT_USB_OTG_WKDEP	prm44xx.h	327;"	d
OMAP4430_PM_L3INIT_USB_TLL_WKDEP	prm44xx.h	331;"	d
OMAP4430_PM_L3INIT_XHPI_WKDEP	prm44xx.h	351;"	d
OMAP4430_PM_L4PER_DMTIMER10_WKDEP	prm44xx.h	373;"	d
OMAP4430_PM_L4PER_DMTIMER11_WKDEP	prm44xx.h	377;"	d
OMAP4430_PM_L4PER_DMTIMER2_WKDEP	prm44xx.h	381;"	d
OMAP4430_PM_L4PER_DMTIMER3_WKDEP	prm44xx.h	385;"	d
OMAP4430_PM_L4PER_DMTIMER4_WKDEP	prm44xx.h	389;"	d
OMAP4430_PM_L4PER_DMTIMER9_WKDEP	prm44xx.h	393;"	d
OMAP4430_PM_L4PER_GPIO2_WKDEP	prm44xx.h	399;"	d
OMAP4430_PM_L4PER_GPIO3_WKDEP	prm44xx.h	403;"	d
OMAP4430_PM_L4PER_GPIO4_WKDEP	prm44xx.h	407;"	d
OMAP4430_PM_L4PER_GPIO5_WKDEP	prm44xx.h	411;"	d
OMAP4430_PM_L4PER_GPIO6_WKDEP	prm44xx.h	415;"	d
OMAP4430_PM_L4PER_HECC1_WKDEP	prm44xx.h	421;"	d
OMAP4430_PM_L4PER_HECC2_WKDEP	prm44xx.h	425;"	d
OMAP4430_PM_L4PER_I2C1_WKDEP	prm44xx.h	429;"	d
OMAP4430_PM_L4PER_I2C2_WKDEP	prm44xx.h	433;"	d
OMAP4430_PM_L4PER_I2C3_WKDEP	prm44xx.h	437;"	d
OMAP4430_PM_L4PER_I2C4_WKDEP	prm44xx.h	441;"	d
OMAP4430_PM_L4PER_I2C5_WKDEP	prm44xx.h	511;"	d
OMAP4430_PM_L4PER_MCASP2_WKDEP	prm44xx.h	447;"	d
OMAP4430_PM_L4PER_MCASP3_WKDEP	prm44xx.h	451;"	d
OMAP4430_PM_L4PER_MCBSP4_WKDEP	prm44xx.h	455;"	d
OMAP4430_PM_L4PER_MCSPI1_WKDEP	prm44xx.h	461;"	d
OMAP4430_PM_L4PER_MCSPI2_WKDEP	prm44xx.h	465;"	d
OMAP4430_PM_L4PER_MCSPI3_WKDEP	prm44xx.h	469;"	d
OMAP4430_PM_L4PER_MCSPI4_WKDEP	prm44xx.h	473;"	d
OMAP4430_PM_L4PER_MMCSD3_WKDEP	prm44xx.h	477;"	d
OMAP4430_PM_L4PER_MMCSD4_WKDEP	prm44xx.h	481;"	d
OMAP4430_PM_L4PER_MMCSD5_WKDEP	prm44xx.h	507;"	d
OMAP4430_PM_L4PER_PWRSTCTRL	prm44xx.h	367;"	d
OMAP4430_PM_L4PER_PWRSTST	prm44xx.h	369;"	d
OMAP4430_PM_L4PER_SLIMBUS2_WKDEP	prm44xx.h	487;"	d
OMAP4430_PM_L4PER_UART1_WKDEP	prm44xx.h	491;"	d
OMAP4430_PM_L4PER_UART2_WKDEP	prm44xx.h	495;"	d
OMAP4430_PM_L4PER_UART3_WKDEP	prm44xx.h	499;"	d
OMAP4430_PM_L4PER_UART4_WKDEP	prm44xx.h	503;"	d
OMAP4430_PM_MPU_PWRSTCTRL	prm44xx.h	107;"	d
OMAP4430_PM_MPU_PWRSTST	prm44xx.h	109;"	d
OMAP4430_PM_TESLA_PWRSTCTRL	prm44xx.h	117;"	d
OMAP4430_PM_TESLA_PWRSTST	prm44xx.h	119;"	d
OMAP4430_PM_WKUP_GPIO1_WKDEP	prm44xx.h	547;"	d
OMAP4430_PM_WKUP_KEYBOARD_WKDEP	prm44xx.h	567;"	d
OMAP4430_PM_WKUP_RTC_WKDEP	prm44xx.h	571;"	d
OMAP4430_PM_WKUP_TIMER12_WKDEP	prm44xx.h	555;"	d
OMAP4430_PM_WKUP_TIMER1_WKDEP	prm44xx.h	551;"	d
OMAP4430_PM_WKUP_USIM_WKDEP	prm44xx.h	561;"	d
OMAP4430_PM_WKUP_WDT2_WKDEP	prm44xx.h	543;"	d
OMAP4430_PONOUT_2_PGOODIN_TIME_MASK	prm-regbits-44xx.h	873;"	d
OMAP4430_PONOUT_2_PGOODIN_TIME_SHIFT	prm-regbits-44xx.h	872;"	d
OMAP4430_POWERSTATEST_MASK	prm-regbits-44xx.h	890;"	d
OMAP4430_POWERSTATEST_SHIFT	prm-regbits-44xx.h	889;"	d
OMAP4430_POWERSTATE_MASK	prm-regbits-44xx.h	882;"	d
OMAP4430_POWERSTATE_SHIFT	prm-regbits-44xx.h	881;"	d
OMAP4430_PRCM_MPU_BASE	plat/omap44xx.h	33;"	d
OMAP4430_PRCM_MPU_BASE	prcm_mpu44xx.h	28;"	d
OMAP4430_PRCM_MPU_CPU0_CPU0_CDOFFS	prcm_mpu44xx.h	40;"	d
OMAP4430_PRCM_MPU_CPU0_INST	prcm_mpu44xx.h	36;"	d
OMAP4430_PRCM_MPU_CPU1_CPU1_CDOFFS	prcm_mpu44xx.h	41;"	d
OMAP4430_PRCM_MPU_CPU1_INST	prcm_mpu44xx.h	37;"	d
OMAP4430_PRCM_MPU_DEVICE_PRM_INST	prcm_mpu44xx.h	35;"	d
OMAP4430_PRCM_MPU_OCP_SOCKET_PRCM_INST	prcm_mpu44xx.h	34;"	d
OMAP4430_PRCM_MPU_PARTITION	prcm44xx.h	33;"	d
OMAP4430_PRCM_MPU_PRM_PSCON_COUNT	prcm_mpu44xx.h	61;"	d
OMAP4430_PRCM_MPU_PRM_RSTST	prcm_mpu44xx.h	59;"	d
OMAP4430_PRESCAL_MASK	cm-regbits-44xx.h	1315;"	d
OMAP4430_PRESCAL_SHIFT	cm-regbits-44xx.h	1314;"	d
OMAP4430_PRM_ABE_INST	prm44xx.h	42;"	d
OMAP4430_PRM_ALWAYS_ON_INST	prm44xx.h	43;"	d
OMAP4430_PRM_BASE	plat/omap44xx.h	32;"	d
OMAP4430_PRM_BASE	prm44xx.h	31;"	d
OMAP4430_PRM_CAM_INST	prm44xx.h	46;"	d
OMAP4430_PRM_CEFUSE_INST	prm44xx.h	51;"	d
OMAP4430_PRM_CKGEN_INST	prm44xx.h	39;"	d
OMAP4430_PRM_CLKREQCTRL	prm44xx.h	627;"	d
OMAP4430_PRM_CORE_INST	prm44xx.h	44;"	d
OMAP4430_PRM_DEVICE_INST	prm44xx.h	56;"	d
OMAP4430_PRM_DEVICE_OFF_CTRL	prm44xx.h	735;"	d
OMAP4430_PRM_DSS_INST	prm44xx.h	47;"	d
OMAP4430_PRM_EMU_CM_EMU_CDOFFS	prm44xx.h	61;"	d
OMAP4430_PRM_EMU_CM_INST	prm44xx.h	55;"	d
OMAP4430_PRM_EMU_INST	prm44xx.h	54;"	d
OMAP4430_PRM_GFX_INST	prm44xx.h	48;"	d
OMAP4430_PRM_INSTR_INST	prm44xx.h	57;"	d
OMAP4430_PRM_IO_COUNT	prm44xx.h	635;"	d
OMAP4430_PRM_IO_PMCTRL	prm44xx.h	637;"	d
OMAP4430_PRM_IRQENABLE_DUCATI	prm44xx.h	87;"	d
OMAP4430_PRM_IRQENABLE_MPU	prm44xx.h	81;"	d
OMAP4430_PRM_IRQENABLE_MPU_2	prm44xx.h	83;"	d
OMAP4430_PRM_IRQENABLE_TESLA	prm44xx.h	91;"	d
OMAP4430_PRM_IRQSTATUS_DUCATI	prm44xx.h	85;"	d
OMAP4430_PRM_IRQSTATUS_MPU	prm44xx.h	77;"	d
OMAP4430_PRM_IRQSTATUS_MPU_2	prm44xx.h	79;"	d
OMAP4430_PRM_IRQSTATUS_TESLA	prm44xx.h	89;"	d
OMAP4430_PRM_IVAHD_INST	prm44xx.h	45;"	d
OMAP4430_PRM_L3INIT_INST	prm44xx.h	49;"	d
OMAP4430_PRM_L4PER_INST	prm44xx.h	50;"	d
OMAP4430_PRM_LDO_ABB_IVA_CTRL	prm44xx.h	731;"	d
OMAP4430_PRM_LDO_ABB_IVA_SETUP	prm44xx.h	729;"	d
OMAP4430_PRM_LDO_ABB_MPU_CTRL	prm44xx.h	727;"	d
OMAP4430_PRM_LDO_ABB_MPU_SETUP	prm44xx.h	725;"	d
OMAP4430_PRM_LDO_BANDGAP_SETUP	prm44xx.h	733;"	d
OMAP4430_PRM_LDO_SRAM_CORE_CTRL	prm44xx.h	715;"	d
OMAP4430_PRM_LDO_SRAM_CORE_SETUP	prm44xx.h	713;"	d
OMAP4430_PRM_LDO_SRAM_IVA_CTRL	prm44xx.h	723;"	d
OMAP4430_PRM_LDO_SRAM_IVA_SETUP	prm44xx.h	721;"	d
OMAP4430_PRM_LDO_SRAM_MPU_CTRL	prm44xx.h	719;"	d
OMAP4430_PRM_LDO_SRAM_MPU_SETUP	prm44xx.h	717;"	d
OMAP4430_PRM_MODEM_IF_CTRL	prm44xx.h	743;"	d
OMAP4430_PRM_MPU_INST	prm44xx.h	40;"	d
OMAP4430_PRM_OCP_SOCKET_INST	prm44xx.h	38;"	d
OMAP4430_PRM_PARTITION	prcm44xx.h	29;"	d
OMAP4430_PRM_PHASE1_CNDP	prm44xx.h	737;"	d
OMAP4430_PRM_PHASE2A_CNDP	prm44xx.h	739;"	d
OMAP4430_PRM_PHASE2B_CNDP	prm44xx.h	741;"	d
OMAP4430_PRM_PSCON_COUNT	prm44xx.h	633;"	d
OMAP4430_PRM_PWRREQCTRL	prm44xx.h	631;"	d
OMAP4430_PRM_RSTCTRL	prm44xx.h	621;"	d
OMAP4430_PRM_RSTST	prm44xx.h	623;"	d
OMAP4430_PRM_RSTTIME	prm44xx.h	625;"	d
OMAP4430_PRM_SRAM_COUNT	prm44xx.h	709;"	d
OMAP4430_PRM_SRAM_WKUP_SETUP	prm44xx.h	711;"	d
OMAP4430_PRM_TESLA_INST	prm44xx.h	41;"	d
OMAP4430_PRM_VC_CFG_CHANNEL	prm44xx.h	703;"	d
OMAP4430_PRM_VC_CFG_I2C_CLK	prm44xx.h	707;"	d
OMAP4430_PRM_VC_CFG_I2C_MODE	prm44xx.h	705;"	d
OMAP4430_PRM_VC_ERRST	prm44xx.h	745;"	d
OMAP4430_PRM_VC_SMPS_SA	prm44xx.h	689;"	d
OMAP4430_PRM_VC_VAL_BYPASS	prm44xx.h	701;"	d
OMAP4430_PRM_VC_VAL_CMD_VDD_CORE_L	prm44xx.h	695;"	d
OMAP4430_PRM_VC_VAL_CMD_VDD_IVA_L	prm44xx.h	699;"	d
OMAP4430_PRM_VC_VAL_CMD_VDD_MPU_L	prm44xx.h	697;"	d
OMAP4430_PRM_VC_VAL_SMPS_RA_CMD	prm44xx.h	693;"	d
OMAP4430_PRM_VC_VAL_SMPS_RA_VOL	prm44xx.h	691;"	d
OMAP4430_PRM_VOLTCTRL	prm44xx.h	629;"	d
OMAP4430_PRM_VOLTSETUP_CORE_OFF	prm44xx.h	641;"	d
OMAP4430_PRM_VOLTSETUP_CORE_RET_SLEEP	prm44xx.h	647;"	d
OMAP4430_PRM_VOLTSETUP_IVA_OFF	prm44xx.h	645;"	d
OMAP4430_PRM_VOLTSETUP_IVA_RET_SLEEP	prm44xx.h	651;"	d
OMAP4430_PRM_VOLTSETUP_MPU_OFF	prm44xx.h	643;"	d
OMAP4430_PRM_VOLTSETUP_MPU_RET_SLEEP	prm44xx.h	649;"	d
OMAP4430_PRM_VOLTSETUP_WARMRESET	prm44xx.h	639;"	d
OMAP4430_PRM_VP_CORE_CONFIG	prm44xx.h	653;"	d
OMAP4430_PRM_VP_CORE_STATUS	prm44xx.h	655;"	d
OMAP4430_PRM_VP_CORE_VLIMITTO	prm44xx.h	657;"	d
OMAP4430_PRM_VP_CORE_VOLTAGE	prm44xx.h	659;"	d
OMAP4430_PRM_VP_CORE_VSTEPMAX	prm44xx.h	661;"	d
OMAP4430_PRM_VP_CORE_VSTEPMIN	prm44xx.h	663;"	d
OMAP4430_PRM_VP_IVA_CONFIG	prm44xx.h	677;"	d
OMAP4430_PRM_VP_IVA_STATUS	prm44xx.h	679;"	d
OMAP4430_PRM_VP_IVA_VLIMITTO	prm44xx.h	681;"	d
OMAP4430_PRM_VP_IVA_VOLTAGE	prm44xx.h	683;"	d
OMAP4430_PRM_VP_IVA_VSTEPMAX	prm44xx.h	685;"	d
OMAP4430_PRM_VP_IVA_VSTEPMIN	prm44xx.h	687;"	d
OMAP4430_PRM_VP_MPU_CONFIG	prm44xx.h	665;"	d
OMAP4430_PRM_VP_MPU_STATUS	prm44xx.h	667;"	d
OMAP4430_PRM_VP_MPU_VLIMITTO	prm44xx.h	669;"	d
OMAP4430_PRM_VP_MPU_VOLTAGE	prm44xx.h	671;"	d
OMAP4430_PRM_VP_MPU_VSTEPMAX	prm44xx.h	673;"	d
OMAP4430_PRM_VP_MPU_VSTEPMIN	prm44xx.h	675;"	d
OMAP4430_PRM_WKUP_CM_INST	prm44xx.h	53;"	d
OMAP4430_PRM_WKUP_CM_WKUP_CDOFFS	prm44xx.h	60;"	d
OMAP4430_PRM_WKUP_INST	prm44xx.h	52;"	d
OMAP4430_PWRREQ_COND_MASK	prm-regbits-44xx.h	894;"	d
OMAP4430_PWRREQ_COND_SHIFT	prm-regbits-44xx.h	893;"	d
OMAP4430_RACEN_VDD_CORE_L_MASK	prm-regbits-44xx.h	898;"	d
OMAP4430_RACEN_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	897;"	d
OMAP4430_RACEN_VDD_IVA_L_MASK	prm-regbits-44xx.h	902;"	d
OMAP4430_RACEN_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	901;"	d
OMAP4430_RACEN_VDD_MPU_L_MASK	prm-regbits-44xx.h	906;"	d
OMAP4430_RACEN_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	905;"	d
OMAP4430_RAC_VDD_CORE_L_MASK	prm-regbits-44xx.h	910;"	d
OMAP4430_RAC_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	909;"	d
OMAP4430_RAC_VDD_IVA_L_MASK	prm-regbits-44xx.h	914;"	d
OMAP4430_RAC_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	913;"	d
OMAP4430_RAC_VDD_MPU_L_MASK	prm-regbits-44xx.h	918;"	d
OMAP4430_RAC_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	917;"	d
OMAP4430_RAMP_DOWN_COUNT_MASK	prm-regbits-44xx.h	926;"	d
OMAP4430_RAMP_DOWN_COUNT_SHIFT	prm-regbits-44xx.h	925;"	d
OMAP4430_RAMP_DOWN_PRESCAL_MASK	prm-regbits-44xx.h	934;"	d
OMAP4430_RAMP_DOWN_PRESCAL_SHIFT	prm-regbits-44xx.h	933;"	d
OMAP4430_RAMP_UP_COUNT_MASK	prm-regbits-44xx.h	942;"	d
OMAP4430_RAMP_UP_COUNT_SHIFT	prm-regbits-44xx.h	941;"	d
OMAP4430_RAMP_UP_PRESCAL_MASK	prm-regbits-44xx.h	950;"	d
OMAP4430_RAMP_UP_PRESCAL_SHIFT	prm-regbits-44xx.h	949;"	d
OMAP4430_RAV_VDD_CORE_L_MASK	prm-regbits-44xx.h	954;"	d
OMAP4430_RAV_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	953;"	d
OMAP4430_RAV_VDD_IVA_L_MASK	prm-regbits-44xx.h	958;"	d
OMAP4430_RAV_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	957;"	d
OMAP4430_RAV_VDD_MPU_L_MASK	prm-regbits-44xx.h	962;"	d
OMAP4430_RAV_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	961;"	d
OMAP4430_REGADDR_MASK	prm-regbits-44xx.h	966;"	d
OMAP4430_REGADDR_SHIFT	prm-regbits-44xx.h	965;"	d
OMAP4430_REGM4XEN_MULT	clock44xx.h	16;"	d
OMAP4430_RETAINED_BANK_ONSTATE_MASK	prm-regbits-44xx.h	977;"	d
OMAP4430_RETAINED_BANK_ONSTATE_SHIFT	prm-regbits-44xx.h	976;"	d
OMAP4430_RETAINED_BANK_RETSTATE_MASK	prm-regbits-44xx.h	981;"	d
OMAP4430_RETAINED_BANK_RETSTATE_SHIFT	prm-regbits-44xx.h	980;"	d
OMAP4430_RETAINED_BANK_STATEST_MASK	prm-regbits-44xx.h	985;"	d
OMAP4430_RETAINED_BANK_STATEST_SHIFT	prm-regbits-44xx.h	984;"	d
OMAP4430_RETMODE_ENABLE_MASK	prm-regbits-44xx.h	992;"	d
OMAP4430_RETMODE_ENABLE_SHIFT	prm-regbits-44xx.h	991;"	d
OMAP4430_RET_MASK	prm-regbits-44xx.h	973;"	d
OMAP4430_RET_SHIFT	prm-regbits-44xx.h	972;"	d
OMAP4430_REVISION_CM1	cm1_44xx.h	52;"	d
OMAP4430_REVISION_CM2	cm2_44xx.h	72;"	d
OMAP4430_REVISION_PRCM	prcm_mpu44xx.h	55;"	d
OMAP4430_REVISION_PRM	prm44xx.h	75;"	d
OMAP4430_REV_ES1_0	plat/cpu.h	415;"	d
OMAP4430_REV_ES2_0	plat/cpu.h	416;"	d
OMAP4430_REV_ES2_1	plat/cpu.h	417;"	d
OMAP4430_REV_ES2_2	plat/cpu.h	418;"	d
OMAP4430_REV_ES2_3	plat/cpu.h	419;"	d
OMAP4430_RM_ABE_AESS_CONTEXT	prm44xx.h	133;"	d
OMAP4430_RM_ABE_DMIC_CONTEXT	prm44xx.h	141;"	d
OMAP4430_RM_ABE_MCASP_CONTEXT	prm44xx.h	145;"	d
OMAP4430_RM_ABE_MCBSP1_CONTEXT	prm44xx.h	149;"	d
OMAP4430_RM_ABE_MCBSP2_CONTEXT	prm44xx.h	153;"	d
OMAP4430_RM_ABE_MCBSP3_CONTEXT	prm44xx.h	157;"	d
OMAP4430_RM_ABE_PDM_CONTEXT	prm44xx.h	137;"	d
OMAP4430_RM_ABE_SLIMBUS_CONTEXT	prm44xx.h	161;"	d
OMAP4430_RM_ABE_TIMER5_CONTEXT	prm44xx.h	165;"	d
OMAP4430_RM_ABE_TIMER6_CONTEXT	prm44xx.h	169;"	d
OMAP4430_RM_ABE_TIMER7_CONTEXT	prm44xx.h	173;"	d
OMAP4430_RM_ABE_TIMER8_CONTEXT	prm44xx.h	177;"	d
OMAP4430_RM_ABE_WDT3_CONTEXT	prm44xx.h	181;"	d
OMAP4430_RM_ALWON_MDMINTC_CONTEXT	prm44xx.h	185;"	d
OMAP4430_RM_ALWON_SR_CORE_CONTEXT	prm44xx.h	197;"	d
OMAP4430_RM_ALWON_SR_IVA_CONTEXT	prm44xx.h	193;"	d
OMAP4430_RM_ALWON_SR_MPU_CONTEXT	prm44xx.h	189;"	d
OMAP4430_RM_CAM_FDIF_CONTEXT	prm44xx.h	279;"	d
OMAP4430_RM_CAM_ISS_CONTEXT	prm44xx.h	277;"	d
OMAP4430_RM_CEFUSE_CEFUSE_CONTEXT	prm44xx.h	535;"	d
OMAP4430_RM_CPU0_CPU0_CONTEXT	prcm_mpu44xx.h	69;"	d
OMAP4430_RM_CPU0_CPU0_RSTCTRL	prcm_mpu44xx.h	71;"	d
OMAP4430_RM_CPU0_CPU0_RSTST	prcm_mpu44xx.h	73;"	d
OMAP4430_RM_CPU1_CPU1_CONTEXT	prcm_mpu44xx.h	85;"	d
OMAP4430_RM_CPU1_CPU1_RSTCTRL	prcm_mpu44xx.h	87;"	d
OMAP4430_RM_CPU1_CPU1_RSTST	prcm_mpu44xx.h	89;"	d
OMAP4430_RM_D2D_MODEM_ICR_CONTEXT	prm44xx.h	239;"	d
OMAP4430_RM_D2D_SAD2D_CONTEXT	prm44xx.h	237;"	d
OMAP4430_RM_D2D_SAD2D_FW_CONTEXT	prm44xx.h	241;"	d
OMAP4430_RM_DSS_DEISS_CONTEXT	prm44xx.h	291;"	d
OMAP4430_RM_DSS_DSS_CONTEXT	prm44xx.h	289;"	d
OMAP4430_RM_DUCATI_DUCATI_CONTEXT	prm44xx.h	217;"	d
OMAP4430_RM_DUCATI_RSTCTRL	prm44xx.h	213;"	d
OMAP4430_RM_DUCATI_RSTST	prm44xx.h	215;"	d
OMAP4430_RM_EMU_DEBUGSS_CONTEXT	prm44xx.h	609;"	d
OMAP4430_RM_GFX_GFX_CONTEXT	prm44xx.h	299;"	d
OMAP4430_RM_IVAHD_IVAHD_CONTEXT	prm44xx.h	267;"	d
OMAP4430_RM_IVAHD_RSTCTRL	prm44xx.h	263;"	d
OMAP4430_RM_IVAHD_RSTST	prm44xx.h	265;"	d
OMAP4430_RM_IVAHD_SL2_CONTEXT	prm44xx.h	269;"	d
OMAP4430_RM_L3INIT_CCPTX_CONTEXT	prm44xx.h	349;"	d
OMAP4430_RM_L3INIT_EMAC_CONTEXT	prm44xx.h	337;"	d
OMAP4430_RM_L3INIT_HSI_CONTEXT	prm44xx.h	317;"	d
OMAP4430_RM_L3INIT_MMC1_CONTEXT	prm44xx.h	309;"	d
OMAP4430_RM_L3INIT_MMC2_CONTEXT	prm44xx.h	313;"	d
OMAP4430_RM_L3INIT_MMC6_CONTEXT	prm44xx.h	357;"	d
OMAP4430_RM_L3INIT_P1500_CONTEXT	prm44xx.h	335;"	d
OMAP4430_RM_L3INIT_PCIESS_CONTEXT	prm44xx.h	347;"	d
OMAP4430_RM_L3INIT_SATA_CONTEXT	prm44xx.h	341;"	d
OMAP4430_RM_L3INIT_TPPSS_CONTEXT	prm44xx.h	343;"	d
OMAP4430_RM_L3INIT_UNIPRO1_CONTEXT	prm44xx.h	321;"	d
OMAP4430_RM_L3INIT_USBPHYOCP2SCP_CONTEXT	prm44xx.h	363;"	d
OMAP4430_RM_L3INIT_USB_HOST_CONTEXT	prm44xx.h	325;"	d
OMAP4430_RM_L3INIT_USB_HOST_FS_CONTEXT	prm44xx.h	361;"	d
OMAP4430_RM_L3INIT_USB_OTG_CONTEXT	prm44xx.h	329;"	d
OMAP4430_RM_L3INIT_USB_TLL_CONTEXT	prm44xx.h	333;"	d
OMAP4430_RM_L3INIT_XHPI_CONTEXT	prm44xx.h	353;"	d
OMAP4430_RM_L3INSTR_L3_3_CONTEXT	prm44xx.h	251;"	d
OMAP4430_RM_L3INSTR_L3_INSTR_CONTEXT	prm44xx.h	253;"	d
OMAP4430_RM_L3INSTR_OCP_WP1_CONTEXT	prm44xx.h	255;"	d
OMAP4430_RM_L3_1_L3_1_CONTEXT	prm44xx.h	205;"	d
OMAP4430_RM_L3_2_GPMC_CONTEXT	prm44xx.h	209;"	d
OMAP4430_RM_L3_2_L3_2_CONTEXT	prm44xx.h	207;"	d
OMAP4430_RM_L3_2_OCMC_RAM_CONTEXT	prm44xx.h	211;"	d
OMAP4430_RM_L4CFG_HW_SEM_CONTEXT	prm44xx.h	245;"	d
OMAP4430_RM_L4CFG_L4_CFG_CONTEXT	prm44xx.h	243;"	d
OMAP4430_RM_L4CFG_MAILBOX_CONTEXT	prm44xx.h	247;"	d
OMAP4430_RM_L4CFG_SAR_ROM_CONTEXT	prm44xx.h	249;"	d
OMAP4430_RM_L4PER_ADC_CONTEXT	prm44xx.h	371;"	d
OMAP4430_RM_L4PER_DMTIMER10_CONTEXT	prm44xx.h	375;"	d
OMAP4430_RM_L4PER_DMTIMER11_CONTEXT	prm44xx.h	379;"	d
OMAP4430_RM_L4PER_DMTIMER2_CONTEXT	prm44xx.h	383;"	d
OMAP4430_RM_L4PER_DMTIMER3_CONTEXT	prm44xx.h	387;"	d
OMAP4430_RM_L4PER_DMTIMER4_CONTEXT	prm44xx.h	391;"	d
OMAP4430_RM_L4PER_DMTIMER9_CONTEXT	prm44xx.h	395;"	d
OMAP4430_RM_L4PER_ELM_CONTEXT	prm44xx.h	397;"	d
OMAP4430_RM_L4PER_GPIO2_CONTEXT	prm44xx.h	401;"	d
OMAP4430_RM_L4PER_GPIO3_CONTEXT	prm44xx.h	405;"	d
OMAP4430_RM_L4PER_GPIO4_CONTEXT	prm44xx.h	409;"	d
OMAP4430_RM_L4PER_GPIO5_CONTEXT	prm44xx.h	413;"	d
OMAP4430_RM_L4PER_GPIO6_CONTEXT	prm44xx.h	417;"	d
OMAP4430_RM_L4PER_HDQ1W_CONTEXT	prm44xx.h	419;"	d
OMAP4430_RM_L4PER_HECC1_CONTEXT	prm44xx.h	423;"	d
OMAP4430_RM_L4PER_HECC2_CONTEXT	prm44xx.h	427;"	d
OMAP4430_RM_L4PER_I2C1_CONTEXT	prm44xx.h	431;"	d
OMAP4430_RM_L4PER_I2C2_CONTEXT	prm44xx.h	435;"	d
OMAP4430_RM_L4PER_I2C3_CONTEXT	prm44xx.h	439;"	d
OMAP4430_RM_L4PER_I2C4_CONTEXT	prm44xx.h	443;"	d
OMAP4430_RM_L4PER_I2C5_CONTEXT	prm44xx.h	513;"	d
OMAP4430_RM_L4PER_L4_PER_CONTEXT	prm44xx.h	445;"	d
OMAP4430_RM_L4PER_MCASP2_CONTEXT	prm44xx.h	449;"	d
OMAP4430_RM_L4PER_MCASP3_CONTEXT	prm44xx.h	453;"	d
OMAP4430_RM_L4PER_MCBSP4_CONTEXT	prm44xx.h	457;"	d
OMAP4430_RM_L4PER_MCSPI1_CONTEXT	prm44xx.h	463;"	d
OMAP4430_RM_L4PER_MCSPI2_CONTEXT	prm44xx.h	467;"	d
OMAP4430_RM_L4PER_MCSPI3_CONTEXT	prm44xx.h	471;"	d
OMAP4430_RM_L4PER_MCSPI4_CONTEXT	prm44xx.h	475;"	d
OMAP4430_RM_L4PER_MGATE_CONTEXT	prm44xx.h	459;"	d
OMAP4430_RM_L4PER_MMCSD3_CONTEXT	prm44xx.h	479;"	d
OMAP4430_RM_L4PER_MMCSD4_CONTEXT	prm44xx.h	483;"	d
OMAP4430_RM_L4PER_MMCSD5_CONTEXT	prm44xx.h	509;"	d
OMAP4430_RM_L4PER_MSPROHG_CONTEXT	prm44xx.h	485;"	d
OMAP4430_RM_L4PER_SLIMBUS2_CONTEXT	prm44xx.h	489;"	d
OMAP4430_RM_L4PER_UART1_CONTEXT	prm44xx.h	493;"	d
OMAP4430_RM_L4PER_UART2_CONTEXT	prm44xx.h	497;"	d
OMAP4430_RM_L4PER_UART3_CONTEXT	prm44xx.h	501;"	d
OMAP4430_RM_L4PER_UART4_CONTEXT	prm44xx.h	505;"	d
OMAP4430_RM_L4SEC_AES1_CONTEXT	prm44xx.h	515;"	d
OMAP4430_RM_L4SEC_AES2_CONTEXT	prm44xx.h	517;"	d
OMAP4430_RM_L4SEC_CRYPTODMA_CONTEXT	prm44xx.h	527;"	d
OMAP4430_RM_L4SEC_DES3DES_CONTEXT	prm44xx.h	519;"	d
OMAP4430_RM_L4SEC_PKAEIP29_CONTEXT	prm44xx.h	521;"	d
OMAP4430_RM_L4SEC_RNG_CONTEXT	prm44xx.h	523;"	d
OMAP4430_RM_L4SEC_SHA2MD51_CONTEXT	prm44xx.h	525;"	d
OMAP4430_RM_MEMIF_DLL_CONTEXT	prm44xx.h	229;"	d
OMAP4430_RM_MEMIF_DLL_H_CONTEXT	prm44xx.h	235;"	d
OMAP4430_RM_MEMIF_DMM_CONTEXT	prm44xx.h	221;"	d
OMAP4430_RM_MEMIF_EMIF_1_CONTEXT	prm44xx.h	225;"	d
OMAP4430_RM_MEMIF_EMIF_2_CONTEXT	prm44xx.h	227;"	d
OMAP4430_RM_MEMIF_EMIF_FW_CONTEXT	prm44xx.h	223;"	d
OMAP4430_RM_MEMIF_EMIF_H1_CONTEXT	prm44xx.h	231;"	d
OMAP4430_RM_MEMIF_EMIF_H2_CONTEXT	prm44xx.h	233;"	d
OMAP4430_RM_MPU_MPU_CONTEXT	prm44xx.h	113;"	d
OMAP4430_RM_MPU_RSTST	prm44xx.h	111;"	d
OMAP4430_RM_SDMA_SDMA_CONTEXT	prm44xx.h	219;"	d
OMAP4430_RM_TESLA_RSTCTRL	prm44xx.h	121;"	d
OMAP4430_RM_TESLA_RSTST	prm44xx.h	123;"	d
OMAP4430_RM_TESLA_TESLA_CONTEXT	prm44xx.h	125;"	d
OMAP4430_RM_WKUP_GPIO1_CONTEXT	prm44xx.h	549;"	d
OMAP4430_RM_WKUP_KEYBOARD_CONTEXT	prm44xx.h	569;"	d
OMAP4430_RM_WKUP_L4WKUP_CONTEXT	prm44xx.h	539;"	d
OMAP4430_RM_WKUP_RTC_CONTEXT	prm44xx.h	573;"	d
OMAP4430_RM_WKUP_SARRAM_CONTEXT	prm44xx.h	565;"	d
OMAP4430_RM_WKUP_SYNCTIMER_CONTEXT	prm44xx.h	559;"	d
OMAP4430_RM_WKUP_TIMER12_CONTEXT	prm44xx.h	557;"	d
OMAP4430_RM_WKUP_TIMER1_CONTEXT	prm44xx.h	553;"	d
OMAP4430_RM_WKUP_USIM_CONTEXT	prm44xx.h	563;"	d
OMAP4430_RM_WKUP_WDT1_CONTEXT	prm44xx.h	541;"	d
OMAP4430_RM_WKUP_WDT2_CONTEXT	prm44xx.h	545;"	d
OMAP4430_RST1ST_MASK	prm-regbits-44xx.h	1000;"	d
OMAP4430_RST1ST_SHIFT	prm-regbits-44xx.h	999;"	d
OMAP4430_RST1_MASK	prm-regbits-44xx.h	996;"	d
OMAP4430_RST1_SHIFT	prm-regbits-44xx.h	995;"	d
OMAP4430_RST2ST_MASK	prm-regbits-44xx.h	1008;"	d
OMAP4430_RST2ST_SHIFT	prm-regbits-44xx.h	1007;"	d
OMAP4430_RST2_MASK	prm-regbits-44xx.h	1004;"	d
OMAP4430_RST2_SHIFT	prm-regbits-44xx.h	1003;"	d
OMAP4430_RST3ST_MASK	prm-regbits-44xx.h	1016;"	d
OMAP4430_RST3ST_SHIFT	prm-regbits-44xx.h	1015;"	d
OMAP4430_RST3_MASK	prm-regbits-44xx.h	1012;"	d
OMAP4430_RST3_SHIFT	prm-regbits-44xx.h	1011;"	d
OMAP4430_RSTTIME1_MASK	prm-regbits-44xx.h	1020;"	d
OMAP4430_RSTTIME1_SHIFT	prm-regbits-44xx.h	1019;"	d
OMAP4430_RSTTIME2_MASK	prm-regbits-44xx.h	1024;"	d
OMAP4430_RSTTIME2_SHIFT	prm-regbits-44xx.h	1023;"	d
OMAP4430_RST_GLOBAL_COLD_SW_MASK	prm-regbits-44xx.h	1028;"	d
OMAP4430_RST_GLOBAL_COLD_SW_SHIFT	prm-regbits-44xx.h	1027;"	d
OMAP4430_RST_GLOBAL_WARM_SW_MASK	prm-regbits-44xx.h	1032;"	d
OMAP4430_RST_GLOBAL_WARM_SW_SHIFT	prm-regbits-44xx.h	1031;"	d
OMAP4430_R_RTL_MASK	cm-regbits-44xx.h	1319;"	d
OMAP4430_R_RTL_MASK	prm-regbits-44xx.h	1036;"	d
OMAP4430_R_RTL_SHIFT	cm-regbits-44xx.h	1318;"	d
OMAP4430_R_RTL_SHIFT	prm-regbits-44xx.h	1035;"	d
OMAP4430_SAR_MODE_MASK	cm-regbits-44xx.h	1323;"	d
OMAP4430_SAR_MODE_SHIFT	cm-regbits-44xx.h	1322;"	d
OMAP4430_SA_VDD_CORE_L_0_6_MASK	prm-regbits-44xx.h	1044;"	d
OMAP4430_SA_VDD_CORE_L_0_6_SHIFT	prm-regbits-44xx.h	1043;"	d
OMAP4430_SA_VDD_CORE_L_MASK	prm-regbits-44xx.h	1040;"	d
OMAP4430_SA_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	1039;"	d
OMAP4430_SA_VDD_IVA_L_MASK	prm-regbits-44xx.h	1048;"	d
OMAP4430_SA_VDD_IVA_L_PRM_VC_SMPS_SA_MASK	prm-regbits-44xx.h	1052;"	d
OMAP4430_SA_VDD_IVA_L_PRM_VC_SMPS_SA_SHIFT	prm-regbits-44xx.h	1051;"	d
OMAP4430_SA_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	1047;"	d
OMAP4430_SA_VDD_MPU_L_MASK	prm-regbits-44xx.h	1056;"	d
OMAP4430_SA_VDD_MPU_L_PRM_VC_SMPS_SA_MASK	prm-regbits-44xx.h	1060;"	d
OMAP4430_SA_VDD_MPU_L_PRM_VC_SMPS_SA_SHIFT	prm-regbits-44xx.h	1059;"	d
OMAP4430_SA_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	1055;"	d
OMAP4430_SCALE_FCLK_MASK	cm-regbits-44xx.h	1327;"	d
OMAP4430_SCALE_FCLK_SHIFT	cm-regbits-44xx.h	1326;"	d
OMAP4430_SCHEME_MASK	cm-regbits-44xx.h	1331;"	d
OMAP4430_SCHEME_MASK	prm-regbits-44xx.h	1064;"	d
OMAP4430_SCHEME_SHIFT	cm-regbits-44xx.h	1330;"	d
OMAP4430_SCHEME_SHIFT	prm-regbits-44xx.h	1063;"	d
OMAP4430_SCLH_MASK	prm-regbits-44xx.h	1068;"	d
OMAP4430_SCLH_SHIFT	prm-regbits-44xx.h	1067;"	d
OMAP4430_SCLL_MASK	prm-regbits-44xx.h	1072;"	d
OMAP4430_SCLL_SHIFT	prm-regbits-44xx.h	1071;"	d
OMAP4430_SCRM_PARTITION	prcm44xx.h	32;"	d
OMAP4430_SDMA_DYNDEP_MASK	cm-regbits-44xx.h	1335;"	d
OMAP4430_SDMA_DYNDEP_SHIFT	cm-regbits-44xx.h	1334;"	d
OMAP4430_SDMA_STATDEP_MASK	cm-regbits-44xx.h	1339;"	d
OMAP4430_SDMA_STATDEP_SHIFT	cm-regbits-44xx.h	1338;"	d
OMAP4430_SECURE_WDT_RST_MASK	prm-regbits-44xx.h	1076;"	d
OMAP4430_SECURE_WDT_RST_SHIFT	prm-regbits-44xx.h	1075;"	d
OMAP4430_SL2_MEM_ONSTATE_MASK	prm-regbits-44xx.h	1080;"	d
OMAP4430_SL2_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	1079;"	d
OMAP4430_SL2_MEM_RETSTATE_MASK	prm-regbits-44xx.h	1084;"	d
OMAP4430_SL2_MEM_RETSTATE_SHIFT	prm-regbits-44xx.h	1083;"	d
OMAP4430_SL2_MEM_STATEST_MASK	prm-regbits-44xx.h	1088;"	d
OMAP4430_SL2_MEM_STATEST_SHIFT	prm-regbits-44xx.h	1087;"	d
OMAP4430_SLAVEADDR_MASK	prm-regbits-44xx.h	1092;"	d
OMAP4430_SLAVEADDR_SHIFT	prm-regbits-44xx.h	1091;"	d
OMAP4430_SLEEP_RBB_SEL_MASK	prm-regbits-44xx.h	1096;"	d
OMAP4430_SLEEP_RBB_SEL_SHIFT	prm-regbits-44xx.h	1095;"	d
OMAP4430_SLIMBUS_CLK_GATE_MASK	cm-regbits-44xx.h	1343;"	d
OMAP4430_SLIMBUS_CLK_GATE_SHIFT	cm-regbits-44xx.h	1342;"	d
OMAP4430_SLPCNT_VALUE_MASK	prm-regbits-44xx.h	1100;"	d
OMAP4430_SLPCNT_VALUE_SHIFT	prm-regbits-44xx.h	1099;"	d
OMAP4430_SMPSWAITTIMEMAX_MASK	prm-regbits-44xx.h	1104;"	d
OMAP4430_SMPSWAITTIMEMAX_SHIFT	prm-regbits-44xx.h	1103;"	d
OMAP4430_SMPSWAITTIMEMIN_MASK	prm-regbits-44xx.h	1108;"	d
OMAP4430_SMPSWAITTIMEMIN_SHIFT	prm-regbits-44xx.h	1107;"	d
OMAP4430_SMPS_RA_ERR_CORE_MASK	prm-regbits-44xx.h	1112;"	d
OMAP4430_SMPS_RA_ERR_CORE_SHIFT	prm-regbits-44xx.h	1111;"	d
OMAP4430_SMPS_RA_ERR_IVA_MASK	prm-regbits-44xx.h	1116;"	d
OMAP4430_SMPS_RA_ERR_IVA_SHIFT	prm-regbits-44xx.h	1115;"	d
OMAP4430_SMPS_RA_ERR_MPU_MASK	prm-regbits-44xx.h	1120;"	d
OMAP4430_SMPS_RA_ERR_MPU_SHIFT	prm-regbits-44xx.h	1119;"	d
OMAP4430_SMPS_SA_ERR_CORE_MASK	prm-regbits-44xx.h	1124;"	d
OMAP4430_SMPS_SA_ERR_CORE_SHIFT	prm-regbits-44xx.h	1123;"	d
OMAP4430_SMPS_SA_ERR_IVA_MASK	prm-regbits-44xx.h	1128;"	d
OMAP4430_SMPS_SA_ERR_IVA_SHIFT	prm-regbits-44xx.h	1127;"	d
OMAP4430_SMPS_SA_ERR_MPU_MASK	prm-regbits-44xx.h	1132;"	d
OMAP4430_SMPS_SA_ERR_MPU_SHIFT	prm-regbits-44xx.h	1131;"	d
OMAP4430_SMPS_TIMEOUT_ERR_CORE_MASK	prm-regbits-44xx.h	1136;"	d
OMAP4430_SMPS_TIMEOUT_ERR_CORE_SHIFT	prm-regbits-44xx.h	1135;"	d
OMAP4430_SMPS_TIMEOUT_ERR_IVA_MASK	prm-regbits-44xx.h	1140;"	d
OMAP4430_SMPS_TIMEOUT_ERR_IVA_SHIFT	prm-regbits-44xx.h	1139;"	d
OMAP4430_SMPS_TIMEOUT_ERR_MPU_MASK	prm-regbits-44xx.h	1144;"	d
OMAP4430_SMPS_TIMEOUT_ERR_MPU_SHIFT	prm-regbits-44xx.h	1143;"	d
OMAP4430_SR2EN_MASK	prm-regbits-44xx.h	1148;"	d
OMAP4430_SR2EN_SHIFT	prm-regbits-44xx.h	1147;"	d
OMAP4430_SR2_IN_TRANSITION_MASK	prm-regbits-44xx.h	1152;"	d
OMAP4430_SR2_IN_TRANSITION_SHIFT	prm-regbits-44xx.h	1151;"	d
OMAP4430_SR2_STATUS_MASK	prm-regbits-44xx.h	1156;"	d
OMAP4430_SR2_STATUS_SHIFT	prm-regbits-44xx.h	1155;"	d
OMAP4430_SR2_WTCNT_VALUE_MASK	prm-regbits-44xx.h	1160;"	d
OMAP4430_SR2_WTCNT_VALUE_SHIFT	prm-regbits-44xx.h	1159;"	d
OMAP4430_SRAMLDO_STATUS_MASK	prm-regbits-44xx.h	1167;"	d
OMAP4430_SRAMLDO_STATUS_SHIFT	prm-regbits-44xx.h	1166;"	d
OMAP4430_SRAM_IN_TRANSITION_MASK	prm-regbits-44xx.h	1174;"	d
OMAP4430_SRAM_IN_TRANSITION_SHIFT	prm-regbits-44xx.h	1173;"	d
OMAP4430_SRMODEEN_MASK	prm-regbits-44xx.h	1178;"	d
OMAP4430_SRMODEEN_SHIFT	prm-regbits-44xx.h	1177;"	d
OMAP4430_STABLE_COUNT_MASK	prm-regbits-44xx.h	1182;"	d
OMAP4430_STABLE_COUNT_SHIFT	prm-regbits-44xx.h	1181;"	d
OMAP4430_STABLE_PRESCAL_MASK	prm-regbits-44xx.h	1186;"	d
OMAP4430_STABLE_PRESCAL_SHIFT	prm-regbits-44xx.h	1185;"	d
OMAP4430_STARTUP_COUNT_24_31_MASK	prm-regbits-44xx.h	1194;"	d
OMAP4430_STARTUP_COUNT_24_31_SHIFT	prm-regbits-44xx.h	1193;"	d
OMAP4430_STARTUP_COUNT_MASK	prm-regbits-44xx.h	1190;"	d
OMAP4430_STARTUP_COUNT_SHIFT	prm-regbits-44xx.h	1189;"	d
OMAP4430_STBYST_MASK	cm-regbits-44xx.h	1359;"	d
OMAP4430_STBYST_SHIFT	cm-regbits-44xx.h	1358;"	d
OMAP4430_ST_DPLL_CLKDCOLDO_MASK	cm-regbits-44xx.h	1371;"	d
OMAP4430_ST_DPLL_CLKDCOLDO_SHIFT	cm-regbits-44xx.h	1370;"	d
OMAP4430_ST_DPLL_CLKOUTHIF_MASK	cm-regbits-44xx.h	1382;"	d
OMAP4430_ST_DPLL_CLKOUTHIF_SHIFT	cm-regbits-44xx.h	1381;"	d
OMAP4430_ST_DPLL_CLKOUTX2_MASK	cm-regbits-44xx.h	1386;"	d
OMAP4430_ST_DPLL_CLKOUTX2_SHIFT	cm-regbits-44xx.h	1385;"	d
OMAP4430_ST_DPLL_CLKOUT_MASK	cm-regbits-44xx.h	1378;"	d
OMAP4430_ST_DPLL_CLKOUT_SHIFT	cm-regbits-44xx.h	1377;"	d
OMAP4430_ST_DPLL_CLK_MASK	cm-regbits-44xx.h	1367;"	d
OMAP4430_ST_DPLL_CLK_SHIFT	cm-regbits-44xx.h	1366;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT1_MASK	cm-regbits-44xx.h	1393;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT1_SHIFT	cm-regbits-44xx.h	1392;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT2_MASK	cm-regbits-44xx.h	1400;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT2_SHIFT	cm-regbits-44xx.h	1399;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT3_MASK	cm-regbits-44xx.h	1404;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT3_SHIFT	cm-regbits-44xx.h	1403;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT4_MASK	cm-regbits-44xx.h	1408;"	d
OMAP4430_ST_HSDIVIDER_CLKOUT4_SHIFT	cm-regbits-44xx.h	1407;"	d
OMAP4430_ST_MN_BYPASS_MASK	cm-regbits-44xx.h	1416;"	d
OMAP4430_ST_MN_BYPASS_SHIFT	cm-regbits-44xx.h	1415;"	d
OMAP4430_SYS_CLKSEL_MASK	cm-regbits-44xx.h	1420;"	d
OMAP4430_SYS_CLKSEL_SHIFT	cm-regbits-44xx.h	1419;"	d
OMAP4430_TCM1_MEM_ONSTATE_MASK	prm-regbits-44xx.h	1198;"	d
OMAP4430_TCM1_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	1197;"	d
OMAP4430_TCM1_MEM_RETSTATE_MASK	prm-regbits-44xx.h	1202;"	d
OMAP4430_TCM1_MEM_RETSTATE_SHIFT	prm-regbits-44xx.h	1201;"	d
OMAP4430_TCM1_MEM_STATEST_MASK	prm-regbits-44xx.h	1206;"	d
OMAP4430_TCM1_MEM_STATEST_SHIFT	prm-regbits-44xx.h	1205;"	d
OMAP4430_TCM2_MEM_ONSTATE_MASK	prm-regbits-44xx.h	1210;"	d
OMAP4430_TCM2_MEM_ONSTATE_SHIFT	prm-regbits-44xx.h	1209;"	d
OMAP4430_TCM2_MEM_RETSTATE_MASK	prm-regbits-44xx.h	1214;"	d
OMAP4430_TCM2_MEM_RETSTATE_SHIFT	prm-regbits-44xx.h	1213;"	d
OMAP4430_TCM2_MEM_STATEST_MASK	prm-regbits-44xx.h	1218;"	d
OMAP4430_TCM2_MEM_STATEST_SHIFT	prm-regbits-44xx.h	1217;"	d
OMAP4430_TESLASS_EMU_RSTST_MASK	prm-regbits-44xx.h	1222;"	d
OMAP4430_TESLASS_EMU_RSTST_SHIFT	prm-regbits-44xx.h	1221;"	d
OMAP4430_TESLA_DSP_EMU_REQ_RSTST_MASK	prm-regbits-44xx.h	1226;"	d
OMAP4430_TESLA_DSP_EMU_REQ_RSTST_SHIFT	prm-regbits-44xx.h	1225;"	d
OMAP4430_TESLA_DYNDEP_MASK	cm-regbits-44xx.h	1424;"	d
OMAP4430_TESLA_DYNDEP_SHIFT	cm-regbits-44xx.h	1423;"	d
OMAP4430_TESLA_EDMA_ONSTATE_MASK	prm-regbits-44xx.h	1230;"	d
OMAP4430_TESLA_EDMA_ONSTATE_SHIFT	prm-regbits-44xx.h	1229;"	d
OMAP4430_TESLA_EDMA_RETSTATE_MASK	prm-regbits-44xx.h	1234;"	d
OMAP4430_TESLA_EDMA_RETSTATE_SHIFT	prm-regbits-44xx.h	1233;"	d
OMAP4430_TESLA_EDMA_STATEST_MASK	prm-regbits-44xx.h	1238;"	d
OMAP4430_TESLA_EDMA_STATEST_SHIFT	prm-regbits-44xx.h	1237;"	d
OMAP4430_TESLA_L1_ONSTATE_MASK	prm-regbits-44xx.h	1242;"	d
OMAP4430_TESLA_L1_ONSTATE_SHIFT	prm-regbits-44xx.h	1241;"	d
OMAP4430_TESLA_L1_RETSTATE_MASK	prm-regbits-44xx.h	1246;"	d
OMAP4430_TESLA_L1_RETSTATE_SHIFT	prm-regbits-44xx.h	1245;"	d
OMAP4430_TESLA_L1_STATEST_MASK	prm-regbits-44xx.h	1250;"	d
OMAP4430_TESLA_L1_STATEST_SHIFT	prm-regbits-44xx.h	1249;"	d
OMAP4430_TESLA_L2_ONSTATE_MASK	prm-regbits-44xx.h	1254;"	d
OMAP4430_TESLA_L2_ONSTATE_SHIFT	prm-regbits-44xx.h	1253;"	d
OMAP4430_TESLA_L2_RETSTATE_MASK	prm-regbits-44xx.h	1258;"	d
OMAP4430_TESLA_L2_RETSTATE_SHIFT	prm-regbits-44xx.h	1257;"	d
OMAP4430_TESLA_L2_STATEST_MASK	prm-regbits-44xx.h	1262;"	d
OMAP4430_TESLA_L2_STATEST_SHIFT	prm-regbits-44xx.h	1261;"	d
OMAP4430_TESLA_STATDEP_MASK	cm-regbits-44xx.h	1428;"	d
OMAP4430_TESLA_STATDEP_SHIFT	cm-regbits-44xx.h	1427;"	d
OMAP4430_TIMEOUTEN_MASK	prm-regbits-44xx.h	1270;"	d
OMAP4430_TIMEOUTEN_SHIFT	prm-regbits-44xx.h	1269;"	d
OMAP4430_TIMEOUT_MASK	prm-regbits-44xx.h	1266;"	d
OMAP4430_TIMEOUT_SHIFT	prm-regbits-44xx.h	1265;"	d
OMAP4430_TRANSITION_EN_MASK	prm-regbits-44xx.h	1274;"	d
OMAP4430_TRANSITION_EN_SHIFT	prm-regbits-44xx.h	1273;"	d
OMAP4430_TRANSITION_ST_MASK	prm-regbits-44xx.h	1278;"	d
OMAP4430_TRANSITION_ST_SHIFT	prm-regbits-44xx.h	1277;"	d
OMAP4430_VALID_MASK	prm-regbits-44xx.h	1282;"	d
OMAP4430_VALID_SHIFT	prm-regbits-44xx.h	1281;"	d
OMAP4430_VC_BYPASSACK_EN_MASK	prm-regbits-44xx.h	1286;"	d
OMAP4430_VC_BYPASSACK_EN_SHIFT	prm-regbits-44xx.h	1285;"	d
OMAP4430_VC_BYPASSACK_ST_MASK	prm-regbits-44xx.h	1290;"	d
OMAP4430_VC_BYPASSACK_ST_SHIFT	prm-regbits-44xx.h	1289;"	d
OMAP4430_VC_CORE_VPACK_EN_MASK	prm-regbits-44xx.h	1294;"	d
OMAP4430_VC_CORE_VPACK_EN_SHIFT	prm-regbits-44xx.h	1293;"	d
OMAP4430_VC_CORE_VPACK_ST_MASK	prm-regbits-44xx.h	1298;"	d
OMAP4430_VC_CORE_VPACK_ST_SHIFT	prm-regbits-44xx.h	1297;"	d
OMAP4430_VC_IVA_VPACK_EN_MASK	prm-regbits-44xx.h	1302;"	d
OMAP4430_VC_IVA_VPACK_EN_SHIFT	prm-regbits-44xx.h	1301;"	d
OMAP4430_VC_IVA_VPACK_ST_MASK	prm-regbits-44xx.h	1306;"	d
OMAP4430_VC_IVA_VPACK_ST_SHIFT	prm-regbits-44xx.h	1305;"	d
OMAP4430_VC_MPU_VPACK_EN_MASK	prm-regbits-44xx.h	1310;"	d
OMAP4430_VC_MPU_VPACK_EN_SHIFT	prm-regbits-44xx.h	1309;"	d
OMAP4430_VC_MPU_VPACK_ST_MASK	prm-regbits-44xx.h	1314;"	d
OMAP4430_VC_MPU_VPACK_ST_SHIFT	prm-regbits-44xx.h	1313;"	d
OMAP4430_VC_RAERR_EN_MASK	prm-regbits-44xx.h	1318;"	d
OMAP4430_VC_RAERR_EN_SHIFT	prm-regbits-44xx.h	1317;"	d
OMAP4430_VC_RAERR_ST_MASK	prm-regbits-44xx.h	1322;"	d
OMAP4430_VC_RAERR_ST_SHIFT	prm-regbits-44xx.h	1321;"	d
OMAP4430_VC_SAERR_EN_MASK	prm-regbits-44xx.h	1326;"	d
OMAP4430_VC_SAERR_EN_SHIFT	prm-regbits-44xx.h	1325;"	d
OMAP4430_VC_SAERR_ST_MASK	prm-regbits-44xx.h	1330;"	d
OMAP4430_VC_SAERR_ST_SHIFT	prm-regbits-44xx.h	1329;"	d
OMAP4430_VC_TOERR_EN_MASK	prm-regbits-44xx.h	1334;"	d
OMAP4430_VC_TOERR_EN_SHIFT	prm-regbits-44xx.h	1333;"	d
OMAP4430_VC_TOERR_ST_MASK	prm-regbits-44xx.h	1338;"	d
OMAP4430_VC_TOERR_ST_SHIFT	prm-regbits-44xx.h	1337;"	d
OMAP4430_VDDMAX_MASK	prm-regbits-44xx.h	1342;"	d
OMAP4430_VDDMAX_SHIFT	prm-regbits-44xx.h	1341;"	d
OMAP4430_VDDMIN_MASK	prm-regbits-44xx.h	1346;"	d
OMAP4430_VDDMIN_SHIFT	prm-regbits-44xx.h	1345;"	d
OMAP4430_VDD_CORE_I2C_DISABLE_MASK	prm-regbits-44xx.h	1350;"	d
OMAP4430_VDD_CORE_I2C_DISABLE_SHIFT	prm-regbits-44xx.h	1349;"	d
OMAP4430_VDD_CORE_VOLT_MGR_RST_MASK	prm-regbits-44xx.h	1354;"	d
OMAP4430_VDD_CORE_VOLT_MGR_RST_SHIFT	prm-regbits-44xx.h	1353;"	d
OMAP4430_VDD_IVA_I2C_DISABLE_MASK	prm-regbits-44xx.h	1358;"	d
OMAP4430_VDD_IVA_I2C_DISABLE_SHIFT	prm-regbits-44xx.h	1357;"	d
OMAP4430_VDD_IVA_PRESENCE_MASK	prm-regbits-44xx.h	1362;"	d
OMAP4430_VDD_IVA_PRESENCE_SHIFT	prm-regbits-44xx.h	1361;"	d
OMAP4430_VDD_IVA_VOLT_MGR_RST_MASK	prm-regbits-44xx.h	1366;"	d
OMAP4430_VDD_IVA_VOLT_MGR_RST_SHIFT	prm-regbits-44xx.h	1365;"	d
OMAP4430_VDD_MPU_I2C_DISABLE_MASK	prm-regbits-44xx.h	1370;"	d
OMAP4430_VDD_MPU_I2C_DISABLE_SHIFT	prm-regbits-44xx.h	1369;"	d
OMAP4430_VDD_MPU_PRESENCE_MASK	prm-regbits-44xx.h	1374;"	d
OMAP4430_VDD_MPU_PRESENCE_SHIFT	prm-regbits-44xx.h	1373;"	d
OMAP4430_VDD_MPU_VOLT_MGR_RST_MASK	prm-regbits-44xx.h	1378;"	d
OMAP4430_VDD_MPU_VOLT_MGR_RST_SHIFT	prm-regbits-44xx.h	1377;"	d
OMAP4430_VFSM_RA_ERR_CORE_MASK	prm-regbits-44xx.h	1382;"	d
OMAP4430_VFSM_RA_ERR_CORE_SHIFT	prm-regbits-44xx.h	1381;"	d
OMAP4430_VFSM_RA_ERR_IVA_MASK	prm-regbits-44xx.h	1386;"	d
OMAP4430_VFSM_RA_ERR_IVA_SHIFT	prm-regbits-44xx.h	1385;"	d
OMAP4430_VFSM_RA_ERR_MPU_MASK	prm-regbits-44xx.h	1390;"	d
OMAP4430_VFSM_RA_ERR_MPU_SHIFT	prm-regbits-44xx.h	1389;"	d
OMAP4430_VFSM_SA_ERR_CORE_MASK	prm-regbits-44xx.h	1394;"	d
OMAP4430_VFSM_SA_ERR_CORE_SHIFT	prm-regbits-44xx.h	1393;"	d
OMAP4430_VFSM_SA_ERR_IVA_MASK	prm-regbits-44xx.h	1398;"	d
OMAP4430_VFSM_SA_ERR_IVA_SHIFT	prm-regbits-44xx.h	1397;"	d
OMAP4430_VFSM_SA_ERR_MPU_MASK	prm-regbits-44xx.h	1402;"	d
OMAP4430_VFSM_SA_ERR_MPU_SHIFT	prm-regbits-44xx.h	1401;"	d
OMAP4430_VFSM_TIMEOUT_ERR_CORE_MASK	prm-regbits-44xx.h	1406;"	d
OMAP4430_VFSM_TIMEOUT_ERR_CORE_SHIFT	prm-regbits-44xx.h	1405;"	d
OMAP4430_VFSM_TIMEOUT_ERR_IVA_MASK	prm-regbits-44xx.h	1410;"	d
OMAP4430_VFSM_TIMEOUT_ERR_IVA_SHIFT	prm-regbits-44xx.h	1409;"	d
OMAP4430_VFSM_TIMEOUT_ERR_MPU_MASK	prm-regbits-44xx.h	1414;"	d
OMAP4430_VFSM_TIMEOUT_ERR_MPU_SHIFT	prm-regbits-44xx.h	1413;"	d
OMAP4430_VOLRA_VDD_CORE_L_MASK	prm-regbits-44xx.h	1418;"	d
OMAP4430_VOLRA_VDD_CORE_L_SHIFT	prm-regbits-44xx.h	1417;"	d
OMAP4430_VOLRA_VDD_IVA_L_MASK	prm-regbits-44xx.h	1422;"	d
OMAP4430_VOLRA_VDD_IVA_L_SHIFT	prm-regbits-44xx.h	1421;"	d
OMAP4430_VOLRA_VDD_MPU_L_MASK	prm-regbits-44xx.h	1426;"	d
OMAP4430_VOLRA_VDD_MPU_L_SHIFT	prm-regbits-44xx.h	1425;"	d
OMAP4430_VPENABLE_MASK	prm-regbits-44xx.h	1430;"	d
OMAP4430_VPENABLE_SHIFT	prm-regbits-44xx.h	1429;"	d
OMAP4430_VPINIDLE_MASK	prm-regbits-44xx.h	1434;"	d
OMAP4430_VPINIDLE_SHIFT	prm-regbits-44xx.h	1433;"	d
OMAP4430_VPVOLTAGE_MASK	prm-regbits-44xx.h	1438;"	d
OMAP4430_VPVOLTAGE_SHIFT	prm-regbits-44xx.h	1437;"	d
OMAP4430_VP_CORE_EQVALUE_EN_MASK	prm-regbits-44xx.h	1442;"	d
OMAP4430_VP_CORE_EQVALUE_EN_SHIFT	prm-regbits-44xx.h	1441;"	d
OMAP4430_VP_CORE_EQVALUE_ST_MASK	prm-regbits-44xx.h	1446;"	d
OMAP4430_VP_CORE_EQVALUE_ST_SHIFT	prm-regbits-44xx.h	1445;"	d
OMAP4430_VP_CORE_MAXVDD_EN_MASK	prm-regbits-44xx.h	1450;"	d
OMAP4430_VP_CORE_MAXVDD_EN_SHIFT	prm-regbits-44xx.h	1449;"	d
OMAP4430_VP_CORE_MAXVDD_ST_MASK	prm-regbits-44xx.h	1454;"	d
OMAP4430_VP_CORE_MAXVDD_ST_SHIFT	prm-regbits-44xx.h	1453;"	d
OMAP4430_VP_CORE_MINVDD_EN_MASK	prm-regbits-44xx.h	1458;"	d
OMAP4430_VP_CORE_MINVDD_EN_SHIFT	prm-regbits-44xx.h	1457;"	d
OMAP4430_VP_CORE_MINVDD_ST_MASK	prm-regbits-44xx.h	1462;"	d
OMAP4430_VP_CORE_MINVDD_ST_SHIFT	prm-regbits-44xx.h	1461;"	d
OMAP4430_VP_CORE_NOSMPSACK_EN_MASK	prm-regbits-44xx.h	1466;"	d
OMAP4430_VP_CORE_NOSMPSACK_EN_SHIFT	prm-regbits-44xx.h	1465;"	d
OMAP4430_VP_CORE_NOSMPSACK_ST_MASK	prm-regbits-44xx.h	1470;"	d
OMAP4430_VP_CORE_NOSMPSACK_ST_SHIFT	prm-regbits-44xx.h	1469;"	d
OMAP4430_VP_CORE_OPPCHANGEDONE_EN_MASK	prm-regbits-44xx.h	1474;"	d
OMAP4430_VP_CORE_OPPCHANGEDONE_EN_SHIFT	prm-regbits-44xx.h	1473;"	d
OMAP4430_VP_CORE_OPPCHANGEDONE_ST_MASK	prm-regbits-44xx.h	1478;"	d
OMAP4430_VP_CORE_OPPCHANGEDONE_ST_SHIFT	prm-regbits-44xx.h	1477;"	d
OMAP4430_VP_CORE_TRANXDONE_EN_MASK	prm-regbits-44xx.h	1482;"	d
OMAP4430_VP_CORE_TRANXDONE_EN_SHIFT	prm-regbits-44xx.h	1481;"	d
OMAP4430_VP_CORE_TRANXDONE_ST_MASK	prm-regbits-44xx.h	1486;"	d
OMAP4430_VP_CORE_TRANXDONE_ST_SHIFT	prm-regbits-44xx.h	1485;"	d
OMAP4430_VP_IVA_EQVALUE_EN_MASK	prm-regbits-44xx.h	1490;"	d
OMAP4430_VP_IVA_EQVALUE_EN_SHIFT	prm-regbits-44xx.h	1489;"	d
OMAP4430_VP_IVA_EQVALUE_ST_MASK	prm-regbits-44xx.h	1494;"	d
OMAP4430_VP_IVA_EQVALUE_ST_SHIFT	prm-regbits-44xx.h	1493;"	d
OMAP4430_VP_IVA_MAXVDD_EN_MASK	prm-regbits-44xx.h	1498;"	d
OMAP4430_VP_IVA_MAXVDD_EN_SHIFT	prm-regbits-44xx.h	1497;"	d
OMAP4430_VP_IVA_MAXVDD_ST_MASK	prm-regbits-44xx.h	1502;"	d
OMAP4430_VP_IVA_MAXVDD_ST_SHIFT	prm-regbits-44xx.h	1501;"	d
OMAP4430_VP_IVA_MINVDD_EN_MASK	prm-regbits-44xx.h	1506;"	d
OMAP4430_VP_IVA_MINVDD_EN_SHIFT	prm-regbits-44xx.h	1505;"	d
OMAP4430_VP_IVA_MINVDD_ST_MASK	prm-regbits-44xx.h	1510;"	d
OMAP4430_VP_IVA_MINVDD_ST_SHIFT	prm-regbits-44xx.h	1509;"	d
OMAP4430_VP_IVA_NOSMPSACK_EN_MASK	prm-regbits-44xx.h	1514;"	d
OMAP4430_VP_IVA_NOSMPSACK_EN_SHIFT	prm-regbits-44xx.h	1513;"	d
OMAP4430_VP_IVA_NOSMPSACK_ST_MASK	prm-regbits-44xx.h	1518;"	d
OMAP4430_VP_IVA_NOSMPSACK_ST_SHIFT	prm-regbits-44xx.h	1517;"	d
OMAP4430_VP_IVA_OPPCHANGEDONE_EN_MASK	prm-regbits-44xx.h	1522;"	d
OMAP4430_VP_IVA_OPPCHANGEDONE_EN_SHIFT	prm-regbits-44xx.h	1521;"	d
OMAP4430_VP_IVA_OPPCHANGEDONE_ST_MASK	prm-regbits-44xx.h	1526;"	d
OMAP4430_VP_IVA_OPPCHANGEDONE_ST_SHIFT	prm-regbits-44xx.h	1525;"	d
OMAP4430_VP_IVA_TRANXDONE_EN_MASK	prm-regbits-44xx.h	1530;"	d
OMAP4430_VP_IVA_TRANXDONE_EN_SHIFT	prm-regbits-44xx.h	1529;"	d
OMAP4430_VP_IVA_TRANXDONE_ST_MASK	prm-regbits-44xx.h	1534;"	d
OMAP4430_VP_IVA_TRANXDONE_ST_SHIFT	prm-regbits-44xx.h	1533;"	d
OMAP4430_VP_MPU_EQVALUE_EN_MASK	prm-regbits-44xx.h	1538;"	d
OMAP4430_VP_MPU_EQVALUE_EN_SHIFT	prm-regbits-44xx.h	1537;"	d
OMAP4430_VP_MPU_EQVALUE_ST_MASK	prm-regbits-44xx.h	1542;"	d
OMAP4430_VP_MPU_EQVALUE_ST_SHIFT	prm-regbits-44xx.h	1541;"	d
OMAP4430_VP_MPU_MAXVDD_EN_MASK	prm-regbits-44xx.h	1546;"	d
OMAP4430_VP_MPU_MAXVDD_EN_SHIFT	prm-regbits-44xx.h	1545;"	d
OMAP4430_VP_MPU_MAXVDD_ST_MASK	prm-regbits-44xx.h	1550;"	d
OMAP4430_VP_MPU_MAXVDD_ST_SHIFT	prm-regbits-44xx.h	1549;"	d
OMAP4430_VP_MPU_MINVDD_EN_MASK	prm-regbits-44xx.h	1554;"	d
OMAP4430_VP_MPU_MINVDD_EN_SHIFT	prm-regbits-44xx.h	1553;"	d
OMAP4430_VP_MPU_MINVDD_ST_MASK	prm-regbits-44xx.h	1558;"	d
OMAP4430_VP_MPU_MINVDD_ST_SHIFT	prm-regbits-44xx.h	1557;"	d
OMAP4430_VP_MPU_NOSMPSACK_EN_MASK	prm-regbits-44xx.h	1562;"	d
OMAP4430_VP_MPU_NOSMPSACK_EN_SHIFT	prm-regbits-44xx.h	1561;"	d
OMAP4430_VP_MPU_NOSMPSACK_ST_MASK	prm-regbits-44xx.h	1566;"	d
OMAP4430_VP_MPU_NOSMPSACK_ST_SHIFT	prm-regbits-44xx.h	1565;"	d
OMAP4430_VP_MPU_OPPCHANGEDONE_EN_MASK	prm-regbits-44xx.h	1570;"	d
OMAP4430_VP_MPU_OPPCHANGEDONE_EN_SHIFT	prm-regbits-44xx.h	1569;"	d
OMAP4430_VP_MPU_OPPCHANGEDONE_ST_MASK	prm-regbits-44xx.h	1574;"	d
OMAP4430_VP_MPU_OPPCHANGEDONE_ST_SHIFT	prm-regbits-44xx.h	1573;"	d
OMAP4430_VP_MPU_TRANXDONE_EN_MASK	prm-regbits-44xx.h	1578;"	d
OMAP4430_VP_MPU_TRANXDONE_EN_SHIFT	prm-regbits-44xx.h	1577;"	d
OMAP4430_VP_MPU_TRANXDONE_ST_MASK	prm-regbits-44xx.h	1582;"	d
OMAP4430_VP_MPU_TRANXDONE_ST_SHIFT	prm-regbits-44xx.h	1581;"	d
OMAP4430_VSETUPCNT_VALUE_MASK	prm-regbits-44xx.h	1586;"	d
OMAP4430_VSETUPCNT_VALUE_SHIFT	prm-regbits-44xx.h	1585;"	d
OMAP4430_VSTEPMAX_MASK	prm-regbits-44xx.h	1590;"	d
OMAP4430_VSTEPMAX_SHIFT	prm-regbits-44xx.h	1589;"	d
OMAP4430_VSTEPMIN_MASK	prm-regbits-44xx.h	1594;"	d
OMAP4430_VSTEPMIN_SHIFT	prm-regbits-44xx.h	1593;"	d
OMAP4430_WAKE_MODEM_MASK	prm-regbits-44xx.h	1598;"	d
OMAP4430_WAKE_MODEM_SHIFT	prm-regbits-44xx.h	1597;"	d
OMAP4430_WINDOWSIZE_MASK	cm-regbits-44xx.h	1436;"	d
OMAP4430_WINDOWSIZE_SHIFT	cm-regbits-44xx.h	1435;"	d
OMAP4430_WKUPDEP_DISPC_DUCATI_MASK	prm-regbits-44xx.h	1602;"	d
OMAP4430_WKUPDEP_DISPC_DUCATI_SHIFT	prm-regbits-44xx.h	1601;"	d
OMAP4430_WKUPDEP_DISPC_MPU_MASK	prm-regbits-44xx.h	1606;"	d
OMAP4430_WKUPDEP_DISPC_MPU_SHIFT	prm-regbits-44xx.h	1605;"	d
OMAP4430_WKUPDEP_DISPC_SDMA_MASK	prm-regbits-44xx.h	1610;"	d
OMAP4430_WKUPDEP_DISPC_SDMA_SHIFT	prm-regbits-44xx.h	1609;"	d
OMAP4430_WKUPDEP_DISPC_TESLA_MASK	prm-regbits-44xx.h	1614;"	d
OMAP4430_WKUPDEP_DISPC_TESLA_SHIFT	prm-regbits-44xx.h	1613;"	d
OMAP4430_WKUPDEP_DMIC_DMA_SDMA_MASK	prm-regbits-44xx.h	1618;"	d
OMAP4430_WKUPDEP_DMIC_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1617;"	d
OMAP4430_WKUPDEP_DMIC_DMA_TESLA_MASK	prm-regbits-44xx.h	1622;"	d
OMAP4430_WKUPDEP_DMIC_DMA_TESLA_SHIFT	prm-regbits-44xx.h	1621;"	d
OMAP4430_WKUPDEP_DMIC_IRQ_MPU_MASK	prm-regbits-44xx.h	1626;"	d
OMAP4430_WKUPDEP_DMIC_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1625;"	d
OMAP4430_WKUPDEP_DMIC_IRQ_TESLA_MASK	prm-regbits-44xx.h	1630;"	d
OMAP4430_WKUPDEP_DMIC_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	1629;"	d
OMAP4430_WKUPDEP_DMTIMER10_MPU_MASK	prm-regbits-44xx.h	1634;"	d
OMAP4430_WKUPDEP_DMTIMER10_MPU_SHIFT	prm-regbits-44xx.h	1633;"	d
OMAP4430_WKUPDEP_DMTIMER11_DUCATI_MASK	prm-regbits-44xx.h	1638;"	d
OMAP4430_WKUPDEP_DMTIMER11_DUCATI_SHIFT	prm-regbits-44xx.h	1637;"	d
OMAP4430_WKUPDEP_DMTIMER11_MPU_MASK	prm-regbits-44xx.h	1642;"	d
OMAP4430_WKUPDEP_DMTIMER11_MPU_SHIFT	prm-regbits-44xx.h	1641;"	d
OMAP4430_WKUPDEP_DMTIMER2_MPU_MASK	prm-regbits-44xx.h	1646;"	d
OMAP4430_WKUPDEP_DMTIMER2_MPU_SHIFT	prm-regbits-44xx.h	1645;"	d
OMAP4430_WKUPDEP_DMTIMER3_DUCATI_MASK	prm-regbits-44xx.h	1650;"	d
OMAP4430_WKUPDEP_DMTIMER3_DUCATI_SHIFT	prm-regbits-44xx.h	1649;"	d
OMAP4430_WKUPDEP_DMTIMER3_MPU_MASK	prm-regbits-44xx.h	1654;"	d
OMAP4430_WKUPDEP_DMTIMER3_MPU_SHIFT	prm-regbits-44xx.h	1653;"	d
OMAP4430_WKUPDEP_DMTIMER4_DUCATI_MASK	prm-regbits-44xx.h	1658;"	d
OMAP4430_WKUPDEP_DMTIMER4_DUCATI_SHIFT	prm-regbits-44xx.h	1657;"	d
OMAP4430_WKUPDEP_DMTIMER4_MPU_MASK	prm-regbits-44xx.h	1662;"	d
OMAP4430_WKUPDEP_DMTIMER4_MPU_SHIFT	prm-regbits-44xx.h	1661;"	d
OMAP4430_WKUPDEP_DMTIMER9_DUCATI_MASK	prm-regbits-44xx.h	1666;"	d
OMAP4430_WKUPDEP_DMTIMER9_DUCATI_SHIFT	prm-regbits-44xx.h	1665;"	d
OMAP4430_WKUPDEP_DMTIMER9_MPU_MASK	prm-regbits-44xx.h	1670;"	d
OMAP4430_WKUPDEP_DMTIMER9_MPU_SHIFT	prm-regbits-44xx.h	1669;"	d
OMAP4430_WKUPDEP_DSI1_DUCATI_MASK	prm-regbits-44xx.h	1674;"	d
OMAP4430_WKUPDEP_DSI1_DUCATI_SHIFT	prm-regbits-44xx.h	1673;"	d
OMAP4430_WKUPDEP_DSI1_MPU_MASK	prm-regbits-44xx.h	1678;"	d
OMAP4430_WKUPDEP_DSI1_MPU_SHIFT	prm-regbits-44xx.h	1677;"	d
OMAP4430_WKUPDEP_DSI1_SDMA_MASK	prm-regbits-44xx.h	1682;"	d
OMAP4430_WKUPDEP_DSI1_SDMA_SHIFT	prm-regbits-44xx.h	1681;"	d
OMAP4430_WKUPDEP_DSI1_TESLA_MASK	prm-regbits-44xx.h	1686;"	d
OMAP4430_WKUPDEP_DSI1_TESLA_SHIFT	prm-regbits-44xx.h	1685;"	d
OMAP4430_WKUPDEP_DSI2_DUCATI_MASK	prm-regbits-44xx.h	1690;"	d
OMAP4430_WKUPDEP_DSI2_DUCATI_SHIFT	prm-regbits-44xx.h	1689;"	d
OMAP4430_WKUPDEP_DSI2_MPU_MASK	prm-regbits-44xx.h	1694;"	d
OMAP4430_WKUPDEP_DSI2_MPU_SHIFT	prm-regbits-44xx.h	1693;"	d
OMAP4430_WKUPDEP_DSI2_SDMA_MASK	prm-regbits-44xx.h	1698;"	d
OMAP4430_WKUPDEP_DSI2_SDMA_SHIFT	prm-regbits-44xx.h	1697;"	d
OMAP4430_WKUPDEP_DSI2_TESLA_MASK	prm-regbits-44xx.h	1702;"	d
OMAP4430_WKUPDEP_DSI2_TESLA_SHIFT	prm-regbits-44xx.h	1701;"	d
OMAP4430_WKUPDEP_GPIO1_IRQ1_DUCATI_MASK	prm-regbits-44xx.h	1706;"	d
OMAP4430_WKUPDEP_GPIO1_IRQ1_DUCATI_SHIFT	prm-regbits-44xx.h	1705;"	d
OMAP4430_WKUPDEP_GPIO1_IRQ1_MPU_MASK	prm-regbits-44xx.h	1710;"	d
OMAP4430_WKUPDEP_GPIO1_IRQ1_MPU_SHIFT	prm-regbits-44xx.h	1709;"	d
OMAP4430_WKUPDEP_GPIO1_IRQ2_TESLA_MASK	prm-regbits-44xx.h	1714;"	d
OMAP4430_WKUPDEP_GPIO1_IRQ2_TESLA_SHIFT	prm-regbits-44xx.h	1713;"	d
OMAP4430_WKUPDEP_GPIO2_IRQ1_DUCATI_MASK	prm-regbits-44xx.h	1718;"	d
OMAP4430_WKUPDEP_GPIO2_IRQ1_DUCATI_SHIFT	prm-regbits-44xx.h	1717;"	d
OMAP4430_WKUPDEP_GPIO2_IRQ1_MPU_MASK	prm-regbits-44xx.h	1722;"	d
OMAP4430_WKUPDEP_GPIO2_IRQ1_MPU_SHIFT	prm-regbits-44xx.h	1721;"	d
OMAP4430_WKUPDEP_GPIO2_IRQ2_TESLA_MASK	prm-regbits-44xx.h	1726;"	d
OMAP4430_WKUPDEP_GPIO2_IRQ2_TESLA_SHIFT	prm-regbits-44xx.h	1725;"	d
OMAP4430_WKUPDEP_GPIO3_IRQ1_MPU_MASK	prm-regbits-44xx.h	1730;"	d
OMAP4430_WKUPDEP_GPIO3_IRQ1_MPU_SHIFT	prm-regbits-44xx.h	1729;"	d
OMAP4430_WKUPDEP_GPIO3_IRQ2_TESLA_MASK	prm-regbits-44xx.h	1734;"	d
OMAP4430_WKUPDEP_GPIO3_IRQ2_TESLA_SHIFT	prm-regbits-44xx.h	1733;"	d
OMAP4430_WKUPDEP_GPIO4_IRQ1_MPU_MASK	prm-regbits-44xx.h	1738;"	d
OMAP4430_WKUPDEP_GPIO4_IRQ1_MPU_SHIFT	prm-regbits-44xx.h	1737;"	d
OMAP4430_WKUPDEP_GPIO4_IRQ2_TESLA_MASK	prm-regbits-44xx.h	1742;"	d
OMAP4430_WKUPDEP_GPIO4_IRQ2_TESLA_SHIFT	prm-regbits-44xx.h	1741;"	d
OMAP4430_WKUPDEP_GPIO5_IRQ1_MPU_MASK	prm-regbits-44xx.h	1746;"	d
OMAP4430_WKUPDEP_GPIO5_IRQ1_MPU_SHIFT	prm-regbits-44xx.h	1745;"	d
OMAP4430_WKUPDEP_GPIO5_IRQ2_TESLA_MASK	prm-regbits-44xx.h	1750;"	d
OMAP4430_WKUPDEP_GPIO5_IRQ2_TESLA_SHIFT	prm-regbits-44xx.h	1749;"	d
OMAP4430_WKUPDEP_GPIO6_IRQ1_MPU_MASK	prm-regbits-44xx.h	1754;"	d
OMAP4430_WKUPDEP_GPIO6_IRQ1_MPU_SHIFT	prm-regbits-44xx.h	1753;"	d
OMAP4430_WKUPDEP_GPIO6_IRQ2_TESLA_MASK	prm-regbits-44xx.h	1758;"	d
OMAP4430_WKUPDEP_GPIO6_IRQ2_TESLA_SHIFT	prm-regbits-44xx.h	1757;"	d
OMAP4430_WKUPDEP_HDMIDMA_SDMA_MASK	prm-regbits-44xx.h	1762;"	d
OMAP4430_WKUPDEP_HDMIDMA_SDMA_SHIFT	prm-regbits-44xx.h	1761;"	d
OMAP4430_WKUPDEP_HDMIIRQ_DUCATI_MASK	prm-regbits-44xx.h	1766;"	d
OMAP4430_WKUPDEP_HDMIIRQ_DUCATI_SHIFT	prm-regbits-44xx.h	1765;"	d
OMAP4430_WKUPDEP_HDMIIRQ_MPU_MASK	prm-regbits-44xx.h	1770;"	d
OMAP4430_WKUPDEP_HDMIIRQ_MPU_SHIFT	prm-regbits-44xx.h	1769;"	d
OMAP4430_WKUPDEP_HDMIIRQ_TESLA_MASK	prm-regbits-44xx.h	1774;"	d
OMAP4430_WKUPDEP_HDMIIRQ_TESLA_SHIFT	prm-regbits-44xx.h	1773;"	d
OMAP4430_WKUPDEP_HECC1_MPU_MASK	prm-regbits-44xx.h	1778;"	d
OMAP4430_WKUPDEP_HECC1_MPU_SHIFT	prm-regbits-44xx.h	1777;"	d
OMAP4430_WKUPDEP_HECC2_MPU_MASK	prm-regbits-44xx.h	1782;"	d
OMAP4430_WKUPDEP_HECC2_MPU_SHIFT	prm-regbits-44xx.h	1781;"	d
OMAP4430_WKUPDEP_HSI_DSP_TESLA_MASK	prm-regbits-44xx.h	1786;"	d
OMAP4430_WKUPDEP_HSI_DSP_TESLA_SHIFT	prm-regbits-44xx.h	1785;"	d
OMAP4430_WKUPDEP_HSI_MCU_DUCATI_MASK	prm-regbits-44xx.h	1790;"	d
OMAP4430_WKUPDEP_HSI_MCU_DUCATI_SHIFT	prm-regbits-44xx.h	1789;"	d
OMAP4430_WKUPDEP_HSI_MCU_MPU_MASK	prm-regbits-44xx.h	1794;"	d
OMAP4430_WKUPDEP_HSI_MCU_MPU_SHIFT	prm-regbits-44xx.h	1793;"	d
OMAP4430_WKUPDEP_I2C1_DMA_SDMA_MASK	prm-regbits-44xx.h	1798;"	d
OMAP4430_WKUPDEP_I2C1_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1797;"	d
OMAP4430_WKUPDEP_I2C1_IRQ_DUCATI_MASK	prm-regbits-44xx.h	1802;"	d
OMAP4430_WKUPDEP_I2C1_IRQ_DUCATI_SHIFT	prm-regbits-44xx.h	1801;"	d
OMAP4430_WKUPDEP_I2C1_IRQ_MPU_MASK	prm-regbits-44xx.h	1806;"	d
OMAP4430_WKUPDEP_I2C1_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1805;"	d
OMAP4430_WKUPDEP_I2C2_DMA_SDMA_MASK	prm-regbits-44xx.h	1810;"	d
OMAP4430_WKUPDEP_I2C2_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1809;"	d
OMAP4430_WKUPDEP_I2C2_IRQ_DUCATI_MASK	prm-regbits-44xx.h	1814;"	d
OMAP4430_WKUPDEP_I2C2_IRQ_DUCATI_SHIFT	prm-regbits-44xx.h	1813;"	d
OMAP4430_WKUPDEP_I2C2_IRQ_MPU_MASK	prm-regbits-44xx.h	1818;"	d
OMAP4430_WKUPDEP_I2C2_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1817;"	d
OMAP4430_WKUPDEP_I2C3_DMA_SDMA_MASK	prm-regbits-44xx.h	1822;"	d
OMAP4430_WKUPDEP_I2C3_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1821;"	d
OMAP4430_WKUPDEP_I2C3_IRQ_DUCATI_MASK	prm-regbits-44xx.h	1826;"	d
OMAP4430_WKUPDEP_I2C3_IRQ_DUCATI_SHIFT	prm-regbits-44xx.h	1825;"	d
OMAP4430_WKUPDEP_I2C3_IRQ_MPU_MASK	prm-regbits-44xx.h	1830;"	d
OMAP4430_WKUPDEP_I2C3_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1829;"	d
OMAP4430_WKUPDEP_I2C4_DMA_SDMA_MASK	prm-regbits-44xx.h	1834;"	d
OMAP4430_WKUPDEP_I2C4_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1833;"	d
OMAP4430_WKUPDEP_I2C4_IRQ_DUCATI_MASK	prm-regbits-44xx.h	1838;"	d
OMAP4430_WKUPDEP_I2C4_IRQ_DUCATI_SHIFT	prm-regbits-44xx.h	1837;"	d
OMAP4430_WKUPDEP_I2C4_IRQ_MPU_MASK	prm-regbits-44xx.h	1842;"	d
OMAP4430_WKUPDEP_I2C4_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1841;"	d
OMAP4430_WKUPDEP_I2C5_DMA_SDMA_MASK	prm-regbits-44xx.h	1846;"	d
OMAP4430_WKUPDEP_I2C5_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1845;"	d
OMAP4430_WKUPDEP_I2C5_IRQ_MPU_MASK	prm-regbits-44xx.h	1850;"	d
OMAP4430_WKUPDEP_I2C5_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1849;"	d
OMAP4430_WKUPDEP_KEYBOARD_MPU_MASK	prm-regbits-44xx.h	1854;"	d
OMAP4430_WKUPDEP_KEYBOARD_MPU_SHIFT	prm-regbits-44xx.h	1853;"	d
OMAP4430_WKUPDEP_MCASP1_DMA_SDMA_MASK	prm-regbits-44xx.h	1858;"	d
OMAP4430_WKUPDEP_MCASP1_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1857;"	d
OMAP4430_WKUPDEP_MCASP1_DMA_TESLA_MASK	prm-regbits-44xx.h	1862;"	d
OMAP4430_WKUPDEP_MCASP1_DMA_TESLA_SHIFT	prm-regbits-44xx.h	1861;"	d
OMAP4430_WKUPDEP_MCASP1_IRQ_MPU_MASK	prm-regbits-44xx.h	1866;"	d
OMAP4430_WKUPDEP_MCASP1_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1865;"	d
OMAP4430_WKUPDEP_MCASP1_IRQ_TESLA_MASK	prm-regbits-44xx.h	1870;"	d
OMAP4430_WKUPDEP_MCASP1_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	1869;"	d
OMAP4430_WKUPDEP_MCASP2_DMA_SDMA_MASK	prm-regbits-44xx.h	1874;"	d
OMAP4430_WKUPDEP_MCASP2_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1873;"	d
OMAP4430_WKUPDEP_MCASP2_DMA_TESLA_MASK	prm-regbits-44xx.h	1878;"	d
OMAP4430_WKUPDEP_MCASP2_DMA_TESLA_SHIFT	prm-regbits-44xx.h	1877;"	d
OMAP4430_WKUPDEP_MCASP2_IRQ_MPU_MASK	prm-regbits-44xx.h	1882;"	d
OMAP4430_WKUPDEP_MCASP2_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1881;"	d
OMAP4430_WKUPDEP_MCASP2_IRQ_TESLA_MASK	prm-regbits-44xx.h	1886;"	d
OMAP4430_WKUPDEP_MCASP2_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	1885;"	d
OMAP4430_WKUPDEP_MCASP3_DMA_SDMA_MASK	prm-regbits-44xx.h	1890;"	d
OMAP4430_WKUPDEP_MCASP3_DMA_SDMA_SHIFT	prm-regbits-44xx.h	1889;"	d
OMAP4430_WKUPDEP_MCASP3_DMA_TESLA_MASK	prm-regbits-44xx.h	1894;"	d
OMAP4430_WKUPDEP_MCASP3_DMA_TESLA_SHIFT	prm-regbits-44xx.h	1893;"	d
OMAP4430_WKUPDEP_MCASP3_IRQ_MPU_MASK	prm-regbits-44xx.h	1898;"	d
OMAP4430_WKUPDEP_MCASP3_IRQ_MPU_SHIFT	prm-regbits-44xx.h	1897;"	d
OMAP4430_WKUPDEP_MCASP3_IRQ_TESLA_MASK	prm-regbits-44xx.h	1902;"	d
OMAP4430_WKUPDEP_MCASP3_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	1901;"	d
OMAP4430_WKUPDEP_MCBSP1_MPU_MASK	prm-regbits-44xx.h	1906;"	d
OMAP4430_WKUPDEP_MCBSP1_MPU_SHIFT	prm-regbits-44xx.h	1905;"	d
OMAP4430_WKUPDEP_MCBSP1_SDMA_MASK	prm-regbits-44xx.h	1910;"	d
OMAP4430_WKUPDEP_MCBSP1_SDMA_SHIFT	prm-regbits-44xx.h	1909;"	d
OMAP4430_WKUPDEP_MCBSP1_TESLA_MASK	prm-regbits-44xx.h	1914;"	d
OMAP4430_WKUPDEP_MCBSP1_TESLA_SHIFT	prm-regbits-44xx.h	1913;"	d
OMAP4430_WKUPDEP_MCBSP2_MPU_MASK	prm-regbits-44xx.h	1918;"	d
OMAP4430_WKUPDEP_MCBSP2_MPU_SHIFT	prm-regbits-44xx.h	1917;"	d
OMAP4430_WKUPDEP_MCBSP2_SDMA_MASK	prm-regbits-44xx.h	1922;"	d
OMAP4430_WKUPDEP_MCBSP2_SDMA_SHIFT	prm-regbits-44xx.h	1921;"	d
OMAP4430_WKUPDEP_MCBSP2_TESLA_MASK	prm-regbits-44xx.h	1926;"	d
OMAP4430_WKUPDEP_MCBSP2_TESLA_SHIFT	prm-regbits-44xx.h	1925;"	d
OMAP4430_WKUPDEP_MCBSP3_MPU_MASK	prm-regbits-44xx.h	1930;"	d
OMAP4430_WKUPDEP_MCBSP3_MPU_SHIFT	prm-regbits-44xx.h	1929;"	d
OMAP4430_WKUPDEP_MCBSP3_SDMA_MASK	prm-regbits-44xx.h	1934;"	d
OMAP4430_WKUPDEP_MCBSP3_SDMA_SHIFT	prm-regbits-44xx.h	1933;"	d
OMAP4430_WKUPDEP_MCBSP3_TESLA_MASK	prm-regbits-44xx.h	1938;"	d
OMAP4430_WKUPDEP_MCBSP3_TESLA_SHIFT	prm-regbits-44xx.h	1937;"	d
OMAP4430_WKUPDEP_MCBSP4_MPU_MASK	prm-regbits-44xx.h	1942;"	d
OMAP4430_WKUPDEP_MCBSP4_MPU_SHIFT	prm-regbits-44xx.h	1941;"	d
OMAP4430_WKUPDEP_MCBSP4_SDMA_MASK	prm-regbits-44xx.h	1946;"	d
OMAP4430_WKUPDEP_MCBSP4_SDMA_SHIFT	prm-regbits-44xx.h	1945;"	d
OMAP4430_WKUPDEP_MCBSP4_TESLA_MASK	prm-regbits-44xx.h	1950;"	d
OMAP4430_WKUPDEP_MCBSP4_TESLA_SHIFT	prm-regbits-44xx.h	1949;"	d
OMAP4430_WKUPDEP_MCSPI1_DUCATI_MASK	prm-regbits-44xx.h	1954;"	d
OMAP4430_WKUPDEP_MCSPI1_DUCATI_SHIFT	prm-regbits-44xx.h	1953;"	d
OMAP4430_WKUPDEP_MCSPI1_MPU_MASK	prm-regbits-44xx.h	1958;"	d
OMAP4430_WKUPDEP_MCSPI1_MPU_SHIFT	prm-regbits-44xx.h	1957;"	d
OMAP4430_WKUPDEP_MCSPI1_SDMA_MASK	prm-regbits-44xx.h	1962;"	d
OMAP4430_WKUPDEP_MCSPI1_SDMA_SHIFT	prm-regbits-44xx.h	1961;"	d
OMAP4430_WKUPDEP_MCSPI1_TESLA_MASK	prm-regbits-44xx.h	1966;"	d
OMAP4430_WKUPDEP_MCSPI1_TESLA_SHIFT	prm-regbits-44xx.h	1965;"	d
OMAP4430_WKUPDEP_MCSPI2_DUCATI_MASK	prm-regbits-44xx.h	1970;"	d
OMAP4430_WKUPDEP_MCSPI2_DUCATI_SHIFT	prm-regbits-44xx.h	1969;"	d
OMAP4430_WKUPDEP_MCSPI2_MPU_MASK	prm-regbits-44xx.h	1974;"	d
OMAP4430_WKUPDEP_MCSPI2_MPU_SHIFT	prm-regbits-44xx.h	1973;"	d
OMAP4430_WKUPDEP_MCSPI2_SDMA_MASK	prm-regbits-44xx.h	1978;"	d
OMAP4430_WKUPDEP_MCSPI2_SDMA_SHIFT	prm-regbits-44xx.h	1977;"	d
OMAP4430_WKUPDEP_MCSPI3_MPU_MASK	prm-regbits-44xx.h	1982;"	d
OMAP4430_WKUPDEP_MCSPI3_MPU_SHIFT	prm-regbits-44xx.h	1981;"	d
OMAP4430_WKUPDEP_MCSPI3_SDMA_MASK	prm-regbits-44xx.h	1986;"	d
OMAP4430_WKUPDEP_MCSPI3_SDMA_SHIFT	prm-regbits-44xx.h	1985;"	d
OMAP4430_WKUPDEP_MCSPI4_MPU_MASK	prm-regbits-44xx.h	1990;"	d
OMAP4430_WKUPDEP_MCSPI4_MPU_SHIFT	prm-regbits-44xx.h	1989;"	d
OMAP4430_WKUPDEP_MCSPI4_SDMA_MASK	prm-regbits-44xx.h	1994;"	d
OMAP4430_WKUPDEP_MCSPI4_SDMA_SHIFT	prm-regbits-44xx.h	1993;"	d
OMAP4430_WKUPDEP_MMC1_DUCATI_MASK	prm-regbits-44xx.h	1998;"	d
OMAP4430_WKUPDEP_MMC1_DUCATI_SHIFT	prm-regbits-44xx.h	1997;"	d
OMAP4430_WKUPDEP_MMC1_MPU_MASK	prm-regbits-44xx.h	2002;"	d
OMAP4430_WKUPDEP_MMC1_MPU_SHIFT	prm-regbits-44xx.h	2001;"	d
OMAP4430_WKUPDEP_MMC1_SDMA_MASK	prm-regbits-44xx.h	2006;"	d
OMAP4430_WKUPDEP_MMC1_SDMA_SHIFT	prm-regbits-44xx.h	2005;"	d
OMAP4430_WKUPDEP_MMC1_TESLA_MASK	prm-regbits-44xx.h	2010;"	d
OMAP4430_WKUPDEP_MMC1_TESLA_SHIFT	prm-regbits-44xx.h	2009;"	d
OMAP4430_WKUPDEP_MMC2_DUCATI_MASK	prm-regbits-44xx.h	2014;"	d
OMAP4430_WKUPDEP_MMC2_DUCATI_SHIFT	prm-regbits-44xx.h	2013;"	d
OMAP4430_WKUPDEP_MMC2_MPU_MASK	prm-regbits-44xx.h	2018;"	d
OMAP4430_WKUPDEP_MMC2_MPU_SHIFT	prm-regbits-44xx.h	2017;"	d
OMAP4430_WKUPDEP_MMC2_SDMA_MASK	prm-regbits-44xx.h	2022;"	d
OMAP4430_WKUPDEP_MMC2_SDMA_SHIFT	prm-regbits-44xx.h	2021;"	d
OMAP4430_WKUPDEP_MMC2_TESLA_MASK	prm-regbits-44xx.h	2026;"	d
OMAP4430_WKUPDEP_MMC2_TESLA_SHIFT	prm-regbits-44xx.h	2025;"	d
OMAP4430_WKUPDEP_MMC6_DUCATI_MASK	prm-regbits-44xx.h	2030;"	d
OMAP4430_WKUPDEP_MMC6_DUCATI_SHIFT	prm-regbits-44xx.h	2029;"	d
OMAP4430_WKUPDEP_MMC6_MPU_MASK	prm-regbits-44xx.h	2034;"	d
OMAP4430_WKUPDEP_MMC6_MPU_SHIFT	prm-regbits-44xx.h	2033;"	d
OMAP4430_WKUPDEP_MMC6_TESLA_MASK	prm-regbits-44xx.h	2038;"	d
OMAP4430_WKUPDEP_MMC6_TESLA_SHIFT	prm-regbits-44xx.h	2037;"	d
OMAP4430_WKUPDEP_MMCSD3_DUCATI_MASK	prm-regbits-44xx.h	2042;"	d
OMAP4430_WKUPDEP_MMCSD3_DUCATI_SHIFT	prm-regbits-44xx.h	2041;"	d
OMAP4430_WKUPDEP_MMCSD3_MPU_MASK	prm-regbits-44xx.h	2046;"	d
OMAP4430_WKUPDEP_MMCSD3_MPU_SHIFT	prm-regbits-44xx.h	2045;"	d
OMAP4430_WKUPDEP_MMCSD3_SDMA_MASK	prm-regbits-44xx.h	2050;"	d
OMAP4430_WKUPDEP_MMCSD3_SDMA_SHIFT	prm-regbits-44xx.h	2049;"	d
OMAP4430_WKUPDEP_MMCSD4_DUCATI_MASK	prm-regbits-44xx.h	2054;"	d
OMAP4430_WKUPDEP_MMCSD4_DUCATI_SHIFT	prm-regbits-44xx.h	2053;"	d
OMAP4430_WKUPDEP_MMCSD4_MPU_MASK	prm-regbits-44xx.h	2058;"	d
OMAP4430_WKUPDEP_MMCSD4_MPU_SHIFT	prm-regbits-44xx.h	2057;"	d
OMAP4430_WKUPDEP_MMCSD4_SDMA_MASK	prm-regbits-44xx.h	2062;"	d
OMAP4430_WKUPDEP_MMCSD4_SDMA_SHIFT	prm-regbits-44xx.h	2061;"	d
OMAP4430_WKUPDEP_MMCSD5_DUCATI_MASK	prm-regbits-44xx.h	2066;"	d
OMAP4430_WKUPDEP_MMCSD5_DUCATI_SHIFT	prm-regbits-44xx.h	2065;"	d
OMAP4430_WKUPDEP_MMCSD5_MPU_MASK	prm-regbits-44xx.h	2070;"	d
OMAP4430_WKUPDEP_MMCSD5_MPU_SHIFT	prm-regbits-44xx.h	2069;"	d
OMAP4430_WKUPDEP_MMCSD5_SDMA_MASK	prm-regbits-44xx.h	2074;"	d
OMAP4430_WKUPDEP_MMCSD5_SDMA_SHIFT	prm-regbits-44xx.h	2073;"	d
OMAP4430_WKUPDEP_PCIESS_MPU_MASK	prm-regbits-44xx.h	2078;"	d
OMAP4430_WKUPDEP_PCIESS_MPU_SHIFT	prm-regbits-44xx.h	2077;"	d
OMAP4430_WKUPDEP_PCIESS_TESLA_MASK	prm-regbits-44xx.h	2082;"	d
OMAP4430_WKUPDEP_PCIESS_TESLA_SHIFT	prm-regbits-44xx.h	2081;"	d
OMAP4430_WKUPDEP_PDM_DMA_SDMA_MASK	prm-regbits-44xx.h	2086;"	d
OMAP4430_WKUPDEP_PDM_DMA_SDMA_SHIFT	prm-regbits-44xx.h	2085;"	d
OMAP4430_WKUPDEP_PDM_DMA_TESLA_MASK	prm-regbits-44xx.h	2090;"	d
OMAP4430_WKUPDEP_PDM_DMA_TESLA_SHIFT	prm-regbits-44xx.h	2089;"	d
OMAP4430_WKUPDEP_PDM_IRQ_MPU_MASK	prm-regbits-44xx.h	2094;"	d
OMAP4430_WKUPDEP_PDM_IRQ_MPU_SHIFT	prm-regbits-44xx.h	2093;"	d
OMAP4430_WKUPDEP_PDM_IRQ_TESLA_MASK	prm-regbits-44xx.h	2098;"	d
OMAP4430_WKUPDEP_PDM_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	2097;"	d
OMAP4430_WKUPDEP_RTC_MPU_MASK	prm-regbits-44xx.h	2102;"	d
OMAP4430_WKUPDEP_RTC_MPU_SHIFT	prm-regbits-44xx.h	2101;"	d
OMAP4430_WKUPDEP_SATA_MPU_MASK	prm-regbits-44xx.h	2106;"	d
OMAP4430_WKUPDEP_SATA_MPU_SHIFT	prm-regbits-44xx.h	2105;"	d
OMAP4430_WKUPDEP_SATA_TESLA_MASK	prm-regbits-44xx.h	2110;"	d
OMAP4430_WKUPDEP_SATA_TESLA_SHIFT	prm-regbits-44xx.h	2109;"	d
OMAP4430_WKUPDEP_SLIMBUS1_DMA_SDMA_MASK	prm-regbits-44xx.h	2114;"	d
OMAP4430_WKUPDEP_SLIMBUS1_DMA_SDMA_SHIFT	prm-regbits-44xx.h	2113;"	d
OMAP4430_WKUPDEP_SLIMBUS1_DMA_TESLA_MASK	prm-regbits-44xx.h	2118;"	d
OMAP4430_WKUPDEP_SLIMBUS1_DMA_TESLA_SHIFT	prm-regbits-44xx.h	2117;"	d
OMAP4430_WKUPDEP_SLIMBUS1_IRQ_MPU_MASK	prm-regbits-44xx.h	2122;"	d
OMAP4430_WKUPDEP_SLIMBUS1_IRQ_MPU_SHIFT	prm-regbits-44xx.h	2121;"	d
OMAP4430_WKUPDEP_SLIMBUS1_IRQ_TESLA_MASK	prm-regbits-44xx.h	2126;"	d
OMAP4430_WKUPDEP_SLIMBUS1_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	2125;"	d
OMAP4430_WKUPDEP_SLIMBUS2_DMA_SDMA_MASK	prm-regbits-44xx.h	2130;"	d
OMAP4430_WKUPDEP_SLIMBUS2_DMA_SDMA_SHIFT	prm-regbits-44xx.h	2129;"	d
OMAP4430_WKUPDEP_SLIMBUS2_DMA_TESLA_MASK	prm-regbits-44xx.h	2134;"	d
OMAP4430_WKUPDEP_SLIMBUS2_DMA_TESLA_SHIFT	prm-regbits-44xx.h	2133;"	d
OMAP4430_WKUPDEP_SLIMBUS2_IRQ_MPU_MASK	prm-regbits-44xx.h	2138;"	d
OMAP4430_WKUPDEP_SLIMBUS2_IRQ_MPU_SHIFT	prm-regbits-44xx.h	2137;"	d
OMAP4430_WKUPDEP_SLIMBUS2_IRQ_TESLA_MASK	prm-regbits-44xx.h	2142;"	d
OMAP4430_WKUPDEP_SLIMBUS2_IRQ_TESLA_SHIFT	prm-regbits-44xx.h	2141;"	d
OMAP4430_WKUPDEP_SR_CORE_DUCATI_MASK	prm-regbits-44xx.h	2146;"	d
OMAP4430_WKUPDEP_SR_CORE_DUCATI_SHIFT	prm-regbits-44xx.h	2145;"	d
OMAP4430_WKUPDEP_SR_CORE_MPU_MASK	prm-regbits-44xx.h	2150;"	d
OMAP4430_WKUPDEP_SR_CORE_MPU_SHIFT	prm-regbits-44xx.h	2149;"	d
OMAP4430_WKUPDEP_SR_IVA_DUCATI_MASK	prm-regbits-44xx.h	2154;"	d
OMAP4430_WKUPDEP_SR_IVA_DUCATI_SHIFT	prm-regbits-44xx.h	2153;"	d
OMAP4430_WKUPDEP_SR_IVA_MPU_MASK	prm-regbits-44xx.h	2158;"	d
OMAP4430_WKUPDEP_SR_IVA_MPU_SHIFT	prm-regbits-44xx.h	2157;"	d
OMAP4430_WKUPDEP_SR_MPU_MPU_MASK	prm-regbits-44xx.h	2162;"	d
OMAP4430_WKUPDEP_SR_MPU_MPU_SHIFT	prm-regbits-44xx.h	2161;"	d
OMAP4430_WKUPDEP_TIMER12_MPU_MASK	prm-regbits-44xx.h	2166;"	d
OMAP4430_WKUPDEP_TIMER12_MPU_SHIFT	prm-regbits-44xx.h	2165;"	d
OMAP4430_WKUPDEP_TIMER1_MPU_MASK	prm-regbits-44xx.h	2170;"	d
OMAP4430_WKUPDEP_TIMER1_MPU_SHIFT	prm-regbits-44xx.h	2169;"	d
OMAP4430_WKUPDEP_TIMER5_MPU_MASK	prm-regbits-44xx.h	2174;"	d
OMAP4430_WKUPDEP_TIMER5_MPU_SHIFT	prm-regbits-44xx.h	2173;"	d
OMAP4430_WKUPDEP_TIMER5_TESLA_MASK	prm-regbits-44xx.h	2178;"	d
OMAP4430_WKUPDEP_TIMER5_TESLA_SHIFT	prm-regbits-44xx.h	2177;"	d
OMAP4430_WKUPDEP_TIMER6_MPU_MASK	prm-regbits-44xx.h	2182;"	d
OMAP4430_WKUPDEP_TIMER6_MPU_SHIFT	prm-regbits-44xx.h	2181;"	d
OMAP4430_WKUPDEP_TIMER6_TESLA_MASK	prm-regbits-44xx.h	2186;"	d
OMAP4430_WKUPDEP_TIMER6_TESLA_SHIFT	prm-regbits-44xx.h	2185;"	d
OMAP4430_WKUPDEP_TIMER7_MPU_MASK	prm-regbits-44xx.h	2190;"	d
OMAP4430_WKUPDEP_TIMER7_MPU_SHIFT	prm-regbits-44xx.h	2189;"	d
OMAP4430_WKUPDEP_TIMER7_TESLA_MASK	prm-regbits-44xx.h	2194;"	d
OMAP4430_WKUPDEP_TIMER7_TESLA_SHIFT	prm-regbits-44xx.h	2193;"	d
OMAP4430_WKUPDEP_TIMER8_MPU_MASK	prm-regbits-44xx.h	2198;"	d
OMAP4430_WKUPDEP_TIMER8_MPU_SHIFT	prm-regbits-44xx.h	2197;"	d
OMAP4430_WKUPDEP_TIMER8_TESLA_MASK	prm-regbits-44xx.h	2202;"	d
OMAP4430_WKUPDEP_TIMER8_TESLA_SHIFT	prm-regbits-44xx.h	2201;"	d
OMAP4430_WKUPDEP_UART1_MPU_MASK	prm-regbits-44xx.h	2206;"	d
OMAP4430_WKUPDEP_UART1_MPU_SHIFT	prm-regbits-44xx.h	2205;"	d
OMAP4430_WKUPDEP_UART1_SDMA_MASK	prm-regbits-44xx.h	2210;"	d
OMAP4430_WKUPDEP_UART1_SDMA_SHIFT	prm-regbits-44xx.h	2209;"	d
OMAP4430_WKUPDEP_UART2_MPU_MASK	prm-regbits-44xx.h	2214;"	d
OMAP4430_WKUPDEP_UART2_MPU_SHIFT	prm-regbits-44xx.h	2213;"	d
OMAP4430_WKUPDEP_UART2_SDMA_MASK	prm-regbits-44xx.h	2218;"	d
OMAP4430_WKUPDEP_UART2_SDMA_SHIFT	prm-regbits-44xx.h	2217;"	d
OMAP4430_WKUPDEP_UART3_DUCATI_MASK	prm-regbits-44xx.h	2222;"	d
OMAP4430_WKUPDEP_UART3_DUCATI_SHIFT	prm-regbits-44xx.h	2221;"	d
OMAP4430_WKUPDEP_UART3_MPU_MASK	prm-regbits-44xx.h	2226;"	d
OMAP4430_WKUPDEP_UART3_MPU_SHIFT	prm-regbits-44xx.h	2225;"	d
OMAP4430_WKUPDEP_UART3_SDMA_MASK	prm-regbits-44xx.h	2230;"	d
OMAP4430_WKUPDEP_UART3_SDMA_SHIFT	prm-regbits-44xx.h	2229;"	d
OMAP4430_WKUPDEP_UART3_TESLA_MASK	prm-regbits-44xx.h	2234;"	d
OMAP4430_WKUPDEP_UART3_TESLA_SHIFT	prm-regbits-44xx.h	2233;"	d
OMAP4430_WKUPDEP_UART4_MPU_MASK	prm-regbits-44xx.h	2238;"	d
OMAP4430_WKUPDEP_UART4_MPU_SHIFT	prm-regbits-44xx.h	2237;"	d
OMAP4430_WKUPDEP_UART4_SDMA_MASK	prm-regbits-44xx.h	2242;"	d
OMAP4430_WKUPDEP_UART4_SDMA_SHIFT	prm-regbits-44xx.h	2241;"	d
OMAP4430_WKUPDEP_UNIPRO1_DUCATI_MASK	prm-regbits-44xx.h	2246;"	d
OMAP4430_WKUPDEP_UNIPRO1_DUCATI_SHIFT	prm-regbits-44xx.h	2245;"	d
OMAP4430_WKUPDEP_UNIPRO1_MPU_MASK	prm-regbits-44xx.h	2250;"	d
OMAP4430_WKUPDEP_UNIPRO1_MPU_SHIFT	prm-regbits-44xx.h	2249;"	d
OMAP4430_WKUPDEP_USB_HOST_DUCATI_MASK	prm-regbits-44xx.h	2254;"	d
OMAP4430_WKUPDEP_USB_HOST_DUCATI_SHIFT	prm-regbits-44xx.h	2253;"	d
OMAP4430_WKUPDEP_USB_HOST_FS_DUCATI_MASK	prm-regbits-44xx.h	2258;"	d
OMAP4430_WKUPDEP_USB_HOST_FS_DUCATI_SHIFT	prm-regbits-44xx.h	2257;"	d
OMAP4430_WKUPDEP_USB_HOST_FS_MPU_MASK	prm-regbits-44xx.h	2262;"	d
OMAP4430_WKUPDEP_USB_HOST_FS_MPU_SHIFT	prm-regbits-44xx.h	2261;"	d
OMAP4430_WKUPDEP_USB_HOST_MPU_MASK	prm-regbits-44xx.h	2266;"	d
OMAP4430_WKUPDEP_USB_HOST_MPU_SHIFT	prm-regbits-44xx.h	2265;"	d
OMAP4430_WKUPDEP_USB_OTG_DUCATI_MASK	prm-regbits-44xx.h	2270;"	d
OMAP4430_WKUPDEP_USB_OTG_DUCATI_SHIFT	prm-regbits-44xx.h	2269;"	d
OMAP4430_WKUPDEP_USB_OTG_MPU_MASK	prm-regbits-44xx.h	2274;"	d
OMAP4430_WKUPDEP_USB_OTG_MPU_SHIFT	prm-regbits-44xx.h	2273;"	d
OMAP4430_WKUPDEP_USB_TLL_DUCATI_MASK	prm-regbits-44xx.h	2278;"	d
OMAP4430_WKUPDEP_USB_TLL_DUCATI_SHIFT	prm-regbits-44xx.h	2277;"	d
OMAP4430_WKUPDEP_USB_TLL_MPU_MASK	prm-regbits-44xx.h	2282;"	d
OMAP4430_WKUPDEP_USB_TLL_MPU_SHIFT	prm-regbits-44xx.h	2281;"	d
OMAP4430_WKUPDEP_USIM_MPU_MASK	prm-regbits-44xx.h	2286;"	d
OMAP4430_WKUPDEP_USIM_MPU_SHIFT	prm-regbits-44xx.h	2285;"	d
OMAP4430_WKUPDEP_USIM_SDMA_MASK	prm-regbits-44xx.h	2290;"	d
OMAP4430_WKUPDEP_USIM_SDMA_SHIFT	prm-regbits-44xx.h	2289;"	d
OMAP4430_WKUPDEP_WDT2_DUCATI_MASK	prm-regbits-44xx.h	2294;"	d
OMAP4430_WKUPDEP_WDT2_DUCATI_SHIFT	prm-regbits-44xx.h	2293;"	d
OMAP4430_WKUPDEP_WDT2_MPU_MASK	prm-regbits-44xx.h	2298;"	d
OMAP4430_WKUPDEP_WDT2_MPU_SHIFT	prm-regbits-44xx.h	2297;"	d
OMAP4430_WKUPDEP_WDT3_MPU_MASK	prm-regbits-44xx.h	2302;"	d
OMAP4430_WKUPDEP_WDT3_MPU_SHIFT	prm-regbits-44xx.h	2301;"	d
OMAP4430_WKUPDEP_WGM_HSI_WAKE_MPU_MASK	prm-regbits-44xx.h	2306;"	d
OMAP4430_WKUPDEP_WGM_HSI_WAKE_MPU_SHIFT	prm-regbits-44xx.h	2305;"	d
OMAP4430_WKUPDEP_XHPI_DUCATI_MASK	prm-regbits-44xx.h	2310;"	d
OMAP4430_WKUPDEP_XHPI_DUCATI_SHIFT	prm-regbits-44xx.h	2309;"	d
OMAP4430_WUCLK_CTRL_MASK	prm-regbits-44xx.h	2314;"	d
OMAP4430_WUCLK_CTRL_SHIFT	prm-regbits-44xx.h	2313;"	d
OMAP4430_WUCLK_STATUS_MASK	prm-regbits-44xx.h	2318;"	d
OMAP4430_WUCLK_STATUS_SHIFT	prm-regbits-44xx.h	2317;"	d
OMAP4430_X_MAJOR_MASK	cm-regbits-44xx.h	1440;"	d
OMAP4430_X_MAJOR_MASK	prm-regbits-44xx.h	2322;"	d
OMAP4430_X_MAJOR_SHIFT	cm-regbits-44xx.h	1439;"	d
OMAP4430_X_MAJOR_SHIFT	prm-regbits-44xx.h	2321;"	d
OMAP4430_Y_MINOR_MASK	cm-regbits-44xx.h	1444;"	d
OMAP4430_Y_MINOR_MASK	prm-regbits-44xx.h	2326;"	d
OMAP4430_Y_MINOR_SHIFT	cm-regbits-44xx.h	1443;"	d
OMAP4430_Y_MINOR_SHIFT	prm-regbits-44xx.h	2325;"	d
OMAP443X_CLASS	plat/cpu.h	414;"	d
OMAP443X_CTRL_BASE	plat/omap44xx.h	36;"	d
OMAP443X_SCM_BASE	plat/omap44xx.h	35;"	d
OMAP4460_CLKACTIVITY_CORE_TS_GFCLK_MASK	cm-regbits-44xx.h	106;"	d
OMAP4460_CLKACTIVITY_CORE_TS_GFCLK_SHIFT	cm-regbits-44xx.h	105;"	d
OMAP4460_CLKACTIVITY_WKUP_TS_GFCLK_MASK	cm-regbits-44xx.h	422;"	d
OMAP4460_CLKACTIVITY_WKUP_TS_GFCLK_SHIFT	cm-regbits-44xx.h	421;"	d
OMAP4460_CLKSEL_ABE_DIV_MODE_MASK	cm-regbits-44xx.h	457;"	d
OMAP4460_CLKSEL_ABE_DIV_MODE_SHIFT	cm-regbits-44xx.h	456;"	d
OMAP4460_CLKSEL_EMIF_DIV_MODE_MASK	cm-regbits-44xx.h	477;"	d
OMAP4460_CLKSEL_EMIF_DIV_MODE_SHIFT	cm-regbits-44xx.h	476;"	d
OMAP4460_DCC_COUNT_MAX_MASK	cm-regbits-44xx.h	576;"	d
OMAP4460_DCC_COUNT_MAX_SHIFT	cm-regbits-44xx.h	575;"	d
OMAP4460_DCC_EN_MASK	cm-regbits-44xx.h	580;"	d
OMAP4460_DCC_EN_SHIFT	cm-regbits-44xx.h	579;"	d
OMAP4460_DELTAMSTEP_0_20_MASK	cm-regbits-44xx.h	593;"	d
OMAP4460_DELTAMSTEP_0_20_SHIFT	cm-regbits-44xx.h	592;"	d
OMAP4460_EMIF1_OFFWKUP_DISABLE_MASK	prm-regbits-44xx.h	288;"	d
OMAP4460_EMIF1_OFFWKUP_DISABLE_SHIFT	prm-regbits-44xx.h	287;"	d
OMAP4460_EMIF2_OFFWKUP_DISABLE_MASK	prm-regbits-44xx.h	292;"	d
OMAP4460_EMIF2_OFFWKUP_DISABLE_SHIFT	prm-regbits-44xx.h	291;"	d
OMAP4460_MPU_DYNDEP_MASK	cm-regbits-44xx.h	1139;"	d
OMAP4460_MPU_DYNDEP_SHIFT	cm-regbits-44xx.h	1138;"	d
OMAP4460_OPTFCLKEN_TS_FCLK_MASK	cm-regbits-44xx.h	1235;"	d
OMAP4460_OPTFCLKEN_TS_FCLK_SHIFT	cm-regbits-44xx.h	1234;"	d
OMAP4460_REV_ES1_0	plat/cpu.h	422;"	d
OMAP4460_REV_ES1_1	plat/cpu.h	423;"	d
OMAP446X_CLASS	plat/cpu.h	421;"	d
OMAP4470_REV_ES1_0	plat/cpu.h	426;"	d
OMAP447X_CLASS	plat/cpu.h	425;"	d
OMAP44XX_CM1_REGADDR	cm1_44xx.h	31;"	d
OMAP44XX_CM2_REGADDR	cm2_44xx.h	31;"	d
OMAP44XX_CONTROL_FUSE_CORE_OPP100	control.h	203;"	d
OMAP44XX_CONTROL_FUSE_CORE_OPP50	control.h	202;"	d
OMAP44XX_CONTROL_FUSE_IVA_OPP100	control.h	195;"	d
OMAP44XX_CONTROL_FUSE_IVA_OPP50	control.h	194;"	d
OMAP44XX_CONTROL_FUSE_IVA_OPPNITRO	control.h	197;"	d
OMAP44XX_CONTROL_FUSE_IVA_OPPTURBO	control.h	196;"	d
OMAP44XX_CONTROL_FUSE_MPU_OPP100	control.h	199;"	d
OMAP44XX_CONTROL_FUSE_MPU_OPP50	control.h	198;"	d
OMAP44XX_CONTROL_FUSE_MPU_OPPNITRO	control.h	201;"	d
OMAP44XX_CONTROL_FUSE_MPU_OPPTURBO	control.h	200;"	d
OMAP44XX_DMA_ABE_REQ_0	plat/dma-44xx.h	122;"	d
OMAP44XX_DMA_ABE_REQ_1	plat/dma-44xx.h	123;"	d
OMAP44XX_DMA_ABE_REQ_2	plat/dma-44xx.h	124;"	d
OMAP44XX_DMA_ABE_REQ_3	plat/dma-44xx.h	125;"	d
OMAP44XX_DMA_ABE_REQ_4	plat/dma-44xx.h	126;"	d
OMAP44XX_DMA_ABE_REQ_5	plat/dma-44xx.h	127;"	d
OMAP44XX_DMA_ABE_REQ_6	plat/dma-44xx.h	128;"	d
OMAP44XX_DMA_ABE_REQ_7	plat/dma-44xx.h	129;"	d
OMAP44XX_DMA_AES1_P_CONTEXT_OUT_REQ	plat/dma-44xx.h	142;"	d
OMAP44XX_DMA_AES1_P_CTX_IN_REQ	plat/dma-44xx.h	130;"	d
OMAP44XX_DMA_AES1_P_DATA_IN_REQ	plat/dma-44xx.h	131;"	d
OMAP44XX_DMA_AES1_P_DATA_OUT_REQ	plat/dma-44xx.h	132;"	d
OMAP44XX_DMA_AES2_P_CONTEXT_OUT_REQ	plat/dma-44xx.h	143;"	d
OMAP44XX_DMA_AES2_P_CTX_IN_REQ	plat/dma-44xx.h	133;"	d
OMAP44XX_DMA_AES2_P_DATA_IN_REQ	plat/dma-44xx.h	134;"	d
OMAP44XX_DMA_AES2_P_DATA_OUT_REQ	plat/dma-44xx.h	135;"	d
OMAP44XX_DMA_C2C_SSCM_GPO0	plat/dma-44xx.h	43;"	d
OMAP44XX_DMA_C2C_SSCM_GPO1	plat/dma-44xx.h	44;"	d
OMAP44XX_DMA_C2C_SSCM_GPO2	plat/dma-44xx.h	89;"	d
OMAP44XX_DMA_C2C_SSCM_GPO3	plat/dma-44xx.h	90;"	d
OMAP44XX_DMA_DES_P_CTX_IN_REQ	plat/dma-44xx.h	136;"	d
OMAP44XX_DMA_DES_P_DATA_IN_REQ	plat/dma-44xx.h	137;"	d
OMAP44XX_DMA_DES_P_DATA_OUT_REQ	plat/dma-44xx.h	138;"	d
OMAP44XX_DMA_DMIC_REQ	plat/dma-44xx.h	88;"	d
OMAP44XX_DMA_DSS_DISPC_REQ	plat/dma-44xx.h	28;"	d
OMAP44XX_DMA_DSS_DSI1_REQ0	plat/dma-44xx.h	93;"	d
OMAP44XX_DMA_DSS_DSI1_REQ1	plat/dma-44xx.h	94;"	d
OMAP44XX_DMA_DSS_DSI1_REQ2	plat/dma-44xx.h	95;"	d
OMAP44XX_DMA_DSS_DSI1_REQ3	plat/dma-44xx.h	96;"	d
OMAP44XX_DMA_DSS_DSI2_REQ0	plat/dma-44xx.h	102;"	d
OMAP44XX_DMA_DSS_DSI2_REQ1	plat/dma-44xx.h	103;"	d
OMAP44XX_DMA_DSS_DSI2_REQ2	plat/dma-44xx.h	104;"	d
OMAP44XX_DMA_DSS_DSI2_REQ3	plat/dma-44xx.h	105;"	d
OMAP44XX_DMA_DSS_HDMI_REQ	plat/dma-44xx.h	97;"	d
OMAP44XX_DMA_DSS_RFBI_REQ	plat/dma-44xx.h	36;"	d
OMAP44XX_DMA_GPMC	plat/dma-44xx.h	27;"	d
OMAP44XX_DMA_I2C1_RX	plat/dma-44xx.h	50;"	d
OMAP44XX_DMA_I2C1_TX	plat/dma-44xx.h	49;"	d
OMAP44XX_DMA_I2C2_RX	plat/dma-44xx.h	52;"	d
OMAP44XX_DMA_I2C2_TX	plat/dma-44xx.h	51;"	d
OMAP44XX_DMA_I2C3_RX	plat/dma-44xx.h	48;"	d
OMAP44XX_DMA_I2C3_TX	plat/dma-44xx.h	47;"	d
OMAP44XX_DMA_I2C4_RX	plat/dma-44xx.h	145;"	d
OMAP44XX_DMA_I2C4_TX	plat/dma-44xx.h	144;"	d
OMAP44XX_DMA_ISS_REQ1	plat/dma-44xx.h	31;"	d
OMAP44XX_DMA_ISS_REQ2	plat/dma-44xx.h	32;"	d
OMAP44XX_DMA_ISS_REQ3	plat/dma-44xx.h	34;"	d
OMAP44XX_DMA_ISS_REQ4	plat/dma-44xx.h	35;"	d
OMAP44XX_DMA_MCASP1_AREVT	plat/dma-44xx.h	33;"	d
OMAP44XX_DMA_MCASP1_AXEVT	plat/dma-44xx.h	30;"	d
OMAP44XX_DMA_MCBSP1_RX	plat/dma-44xx.h	56;"	d
OMAP44XX_DMA_MCBSP1_TX	plat/dma-44xx.h	55;"	d
OMAP44XX_DMA_MCBSP2_RX	plat/dma-44xx.h	40;"	d
OMAP44XX_DMA_MCBSP2_TX	plat/dma-44xx.h	39;"	d
OMAP44XX_DMA_MCBSP3_RX	plat/dma-44xx.h	42;"	d
OMAP44XX_DMA_MCBSP3_TX	plat/dma-44xx.h	41;"	d
OMAP44XX_DMA_MCBSP4_RX	plat/dma-44xx.h	54;"	d
OMAP44XX_DMA_MCBSP4_TX	plat/dma-44xx.h	53;"	d
OMAP44XX_DMA_MCPDM_DL	plat/dma-44xx.h	87;"	d
OMAP44XX_DMA_MCPDM_UP	plat/dma-44xx.h	86;"	d
OMAP44XX_DMA_MMC1_RX	plat/dma-44xx.h	84;"	d
OMAP44XX_DMA_MMC1_TX	plat/dma-44xx.h	83;"	d
OMAP44XX_DMA_MMC2_RX	plat/dma-44xx.h	70;"	d
OMAP44XX_DMA_MMC2_TX	plat/dma-44xx.h	69;"	d
OMAP44XX_DMA_MMC3_RX	plat/dma-44xx.h	99;"	d
OMAP44XX_DMA_MMC3_TX	plat/dma-44xx.h	98;"	d
OMAP44XX_DMA_MMC4_RX	plat/dma-44xx.h	80;"	d
OMAP44XX_DMA_MMC4_TX	plat/dma-44xx.h	79;"	d
OMAP44XX_DMA_MMC5_RX	plat/dma-44xx.h	82;"	d
OMAP44XX_DMA_MMC5_TX	plat/dma-44xx.h	81;"	d
OMAP44XX_DMA_SHA2_CTXIN_P	plat/dma-44xx.h	139;"	d
OMAP44XX_DMA_SHA2_CTXOUT_P	plat/dma-44xx.h	141;"	d
OMAP44XX_DMA_SHA2_DIN_P	plat/dma-44xx.h	140;"	d
OMAP44XX_DMA_SLIMBUS1_RX0	plat/dma-44xx.h	110;"	d
OMAP44XX_DMA_SLIMBUS1_RX1	plat/dma-44xx.h	111;"	d
OMAP44XX_DMA_SLIMBUS1_RX2	plat/dma-44xx.h	112;"	d
OMAP44XX_DMA_SLIMBUS1_RX3	plat/dma-44xx.h	113;"	d
OMAP44XX_DMA_SLIMBUS1_TX0	plat/dma-44xx.h	106;"	d
OMAP44XX_DMA_SLIMBUS1_TX1	plat/dma-44xx.h	107;"	d
OMAP44XX_DMA_SLIMBUS1_TX2	plat/dma-44xx.h	108;"	d
OMAP44XX_DMA_SLIMBUS1_TX3	plat/dma-44xx.h	109;"	d
OMAP44XX_DMA_SLIMBUS2_RX0	plat/dma-44xx.h	118;"	d
OMAP44XX_DMA_SLIMBUS2_RX1	plat/dma-44xx.h	119;"	d
OMAP44XX_DMA_SLIMBUS2_RX2	plat/dma-44xx.h	120;"	d
OMAP44XX_DMA_SLIMBUS2_RX3	plat/dma-44xx.h	121;"	d
OMAP44XX_DMA_SLIMBUS2_TX0	plat/dma-44xx.h	114;"	d
OMAP44XX_DMA_SLIMBUS2_TX1	plat/dma-44xx.h	115;"	d
OMAP44XX_DMA_SLIMBUS2_TX2	plat/dma-44xx.h	116;"	d
OMAP44XX_DMA_SLIMBUS2_TX3	plat/dma-44xx.h	117;"	d
OMAP44XX_DMA_SPI1_RX0	plat/dma-44xx.h	58;"	d
OMAP44XX_DMA_SPI1_RX1	plat/dma-44xx.h	60;"	d
OMAP44XX_DMA_SPI1_RX2	plat/dma-44xx.h	62;"	d
OMAP44XX_DMA_SPI1_RX3	plat/dma-44xx.h	64;"	d
OMAP44XX_DMA_SPI1_TX0	plat/dma-44xx.h	57;"	d
OMAP44XX_DMA_SPI1_TX1	plat/dma-44xx.h	59;"	d
OMAP44XX_DMA_SPI1_TX2	plat/dma-44xx.h	61;"	d
OMAP44XX_DMA_SPI1_TX3	plat/dma-44xx.h	63;"	d
OMAP44XX_DMA_SPI2_RX0	plat/dma-44xx.h	66;"	d
OMAP44XX_DMA_SPI2_RX1	plat/dma-44xx.h	68;"	d
OMAP44XX_DMA_SPI2_TX0	plat/dma-44xx.h	65;"	d
OMAP44XX_DMA_SPI2_TX1	plat/dma-44xx.h	67;"	d
OMAP44XX_DMA_SPI3_RX0	plat/dma-44xx.h	38;"	d
OMAP44XX_DMA_SPI3_RX1	plat/dma-44xx.h	46;"	d
OMAP44XX_DMA_SPI3_TX0	plat/dma-44xx.h	37;"	d
OMAP44XX_DMA_SPI3_TX1	plat/dma-44xx.h	45;"	d
OMAP44XX_DMA_SPI4_RX0	plat/dma-44xx.h	92;"	d
OMAP44XX_DMA_SPI4_TX0	plat/dma-44xx.h	91;"	d
OMAP44XX_DMA_SYS_REQ0	plat/dma-44xx.h	25;"	d
OMAP44XX_DMA_SYS_REQ1	plat/dma-44xx.h	26;"	d
OMAP44XX_DMA_SYS_REQ2	plat/dma-44xx.h	29;"	d
OMAP44XX_DMA_SYS_REQ3	plat/dma-44xx.h	85;"	d
OMAP44XX_DMA_UART1_RX	plat/dma-44xx.h	72;"	d
OMAP44XX_DMA_UART1_TX	plat/dma-44xx.h	71;"	d
OMAP44XX_DMA_UART2_RX	plat/dma-44xx.h	74;"	d
OMAP44XX_DMA_UART2_TX	plat/dma-44xx.h	73;"	d
OMAP44XX_DMA_UART3_RX	plat/dma-44xx.h	76;"	d
OMAP44XX_DMA_UART3_TX	plat/dma-44xx.h	75;"	d
OMAP44XX_DMA_UART4_RX	plat/dma-44xx.h	78;"	d
OMAP44XX_DMA_UART4_TX	plat/dma-44xx.h	77;"	d
OMAP44XX_DMA_USIM_RX	plat/dma-44xx.h	101;"	d
OMAP44XX_DMA_USIM_TX	plat/dma-44xx.h	100;"	d
OMAP44XX_DMM_BASE	plat/omap44xx.h	27;"	d
OMAP44XX_EMIF1_BASE	plat/omap44xx.h	25;"	d
OMAP44XX_EMIF2_BASE	plat/omap44xx.h	26;"	d
OMAP44XX_GIC_CPU_BASE	plat/omap44xx.h	41;"	d
OMAP44XX_GIC_DIST_BASE	plat/omap44xx.h	40;"	d
OMAP44XX_GPMC_BASE	plat/omap44xx.h	34;"	d
OMAP44XX_HSUSB_EHCI_BASE	plat/omap44xx.h	59;"	d
OMAP44XX_HSUSB_OHCI_BASE	plat/omap44xx.h	58;"	d
OMAP44XX_HSUSB_OTG_BASE	plat/omap44xx.h	51;"	d
OMAP44XX_IC_BASE	plat/omap44xx.h	37;"	d
OMAP44XX_IRQ_ABE	plat/irqs-44xx.h	122;"	d
OMAP44XX_IRQ_AES1_P	plat/irqs-44xx.h	108;"	d
OMAP44XX_IRQ_AES1_S	plat/irqs-44xx.h	102;"	d
OMAP44XX_IRQ_AES2_P	plat/irqs-44xx.h	87;"	d
OMAP44XX_IRQ_AES2_S	plat/irqs-44xx.h	86;"	d
OMAP44XX_IRQ_C2C_SSCM_0	plat/irqs-44xx.h	53;"	d
OMAP44XX_IRQ_C2C_SSCM_1	plat/irqs-44xx.h	111;"	d
OMAP44XX_IRQ_CDMA_0	plat/irqs-44xx.h	136;"	d
OMAP44XX_IRQ_CDMA_1	plat/irqs-44xx.h	137;"	d
OMAP44XX_IRQ_CDMA_2	plat/irqs-44xx.h	138;"	d
OMAP44XX_IRQ_CDMA_3	plat/irqs-44xx.h	139;"	d
OMAP44XX_IRQ_CTI0	plat/irqs-44xx.h	30;"	d
OMAP44XX_IRQ_CTI1	plat/irqs-44xx.h	31;"	d
OMAP44XX_IRQ_DES_P	plat/irqs-44xx.h	105;"	d
OMAP44XX_IRQ_DES_S	plat/irqs-44xx.h	104;"	d
OMAP44XX_IRQ_DMIC	plat/irqs-44xx.h	135;"	d
OMAP44XX_IRQ_DMM	plat/irqs-44xx.h	134;"	d
OMAP44XX_IRQ_DSS_DISPC	plat/irqs-44xx.h	51;"	d
OMAP44XX_IRQ_DSS_DSI1	plat/irqs-44xx.h	79;"	d
OMAP44XX_IRQ_DSS_DSI2	plat/irqs-44xx.h	107;"	d
OMAP44XX_IRQ_DSS_HDMI	plat/irqs-44xx.h	124;"	d
OMAP44XX_IRQ_DUCATI_MMU	plat/irqs-44xx.h	123;"	d
OMAP44XX_IRQ_EHCI	plat/irqs-44xx.h	100;"	d
OMAP44XX_IRQ_ELM	plat/irqs-44xx.h	32;"	d
OMAP44XX_IRQ_EMIF4_1	plat/irqs-44xx.h	131;"	d
OMAP44XX_IRQ_EMIF4_2	plat/irqs-44xx.h	132;"	d
OMAP44XX_IRQ_FDIF_3	plat/irqs-44xx.h	92;"	d
OMAP44XX_IRQ_FPKA_SINTREQUEST_S	plat/irqs-44xx.h	76;"	d
OMAP44XX_IRQ_FSUSB	plat/irqs-44xx.h	112;"	d
OMAP44XX_IRQ_FSUSB_SMI	plat/irqs-44xx.h	113;"	d
OMAP44XX_IRQ_GFX	plat/irqs-44xx.h	47;"	d
OMAP44XX_IRQ_GIC_START	plat/irqs-44xx.h	27;"	d
OMAP44XX_IRQ_GPIO1	plat/irqs-44xx.h	55;"	d
OMAP44XX_IRQ_GPIO2	plat/irqs-44xx.h	56;"	d
OMAP44XX_IRQ_GPIO3	plat/irqs-44xx.h	57;"	d
OMAP44XX_IRQ_GPIO4	plat/irqs-44xx.h	58;"	d
OMAP44XX_IRQ_GPIO5	plat/irqs-44xx.h	59;"	d
OMAP44XX_IRQ_GPIO6	plat/irqs-44xx.h	60;"	d
OMAP44XX_IRQ_GPMC	plat/irqs-44xx.h	46;"	d
OMAP44XX_IRQ_GPT1	plat/irqs-44xx.h	63;"	d
OMAP44XX_IRQ_GPT10	plat/irqs-44xx.h	72;"	d
OMAP44XX_IRQ_GPT11	plat/irqs-44xx.h	73;"	d
OMAP44XX_IRQ_GPT12	plat/irqs-44xx.h	118;"	d
OMAP44XX_IRQ_GPT2	plat/irqs-44xx.h	64;"	d
OMAP44XX_IRQ_GPT3	plat/irqs-44xx.h	65;"	d
OMAP44XX_IRQ_GPT4	plat/irqs-44xx.h	66;"	d
OMAP44XX_IRQ_GPT5	plat/irqs-44xx.h	67;"	d
OMAP44XX_IRQ_GPT6	plat/irqs-44xx.h	68;"	d
OMAP44XX_IRQ_GPT7	plat/irqs-44xx.h	69;"	d
OMAP44XX_IRQ_GPT8	plat/irqs-44xx.h	70;"	d
OMAP44XX_IRQ_GPT9	plat/irqs-44xx.h	71;"	d
OMAP44XX_IRQ_HDQ	plat/irqs-44xx.h	82;"	d
OMAP44XX_IRQ_HSI_DMA	plat/irqs-44xx.h	94;"	d
OMAP44XX_IRQ_HSI_P1	plat/irqs-44xx.h	90;"	d
OMAP44XX_IRQ_HSI_P2	plat/irqs-44xx.h	91;"	d
OMAP44XX_IRQ_HS_USB_DMA_N	plat/irqs-44xx.h	116;"	d
OMAP44XX_IRQ_HS_USB_MC_N	plat/irqs-44xx.h	115;"	d
OMAP44XX_IRQ_I2C1	plat/irqs-44xx.h	80;"	d
OMAP44XX_IRQ_I2C2	plat/irqs-44xx.h	81;"	d
OMAP44XX_IRQ_I2C3	plat/irqs-44xx.h	84;"	d
OMAP44XX_IRQ_I2C4	plat/irqs-44xx.h	85;"	d
OMAP44XX_IRQ_ISS_5	plat/irqs-44xx.h	50;"	d
OMAP44XX_IRQ_IVA_HD_POMBINTRPEND_0	plat/irqs-44xx.h	128;"	d
OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_0	plat/irqs-44xx.h	127;"	d
OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_1	plat/irqs-44xx.h	126;"	d
OMAP44XX_IRQ_KBD_CTL	plat/irqs-44xx.h	141;"	d
OMAP44XX_IRQ_L3_APP	plat/irqs-44xx.h	36;"	d
OMAP44XX_IRQ_L3_DBG	plat/irqs-44xx.h	35;"	d
OMAP44XX_IRQ_LOCALTIMER	plat/irqs-44xx.h	24;"	d
OMAP44XX_IRQ_LOCALWDT	plat/irqs-44xx.h	25;"	d
OMAP44XX_IRQ_MAIL_U0	plat/irqs-44xx.h	52;"	d
OMAP44XX_IRQ_MCASP1_AR	plat/irqs-44xx.h	129;"	d
OMAP44XX_IRQ_MCASP1_AX	plat/irqs-44xx.h	130;"	d
OMAP44XX_IRQ_MCBSP1	plat/irqs-44xx.h	43;"	d
OMAP44XX_IRQ_MCBSP2	plat/irqs-44xx.h	48;"	d
OMAP44XX_IRQ_MCBSP3	plat/irqs-44xx.h	49;"	d
OMAP44XX_IRQ_MCBSP4	plat/irqs-44xx.h	42;"	d
OMAP44XX_IRQ_MCPDM	plat/irqs-44xx.h	133;"	d
OMAP44XX_IRQ_MMC1	plat/irqs-44xx.h	106;"	d
OMAP44XX_IRQ_MMC2	plat/irqs-44xx.h	109;"	d
OMAP44XX_IRQ_MMC3	plat/irqs-44xx.h	117;"	d
OMAP44XX_IRQ_MMC4	plat/irqs-44xx.h	119;"	d
OMAP44XX_IRQ_MMC5	plat/irqs-44xx.h	83;"	d
OMAP44XX_IRQ_MPU_ICR	plat/irqs-44xx.h	110;"	d
OMAP44XX_IRQ_OHCI	plat/irqs-44xx.h	99;"	d
OMAP44XX_IRQ_PBIAS	plat/irqs-44xx.h	98;"	d
OMAP44XX_IRQ_PL310	plat/irqs-44xx.h	29;"	d
OMAP44XX_IRQ_PRCM	plat/irqs-44xx.h	37;"	d
OMAP44XX_IRQ_RNG	plat/irqs-44xx.h	78;"	d
OMAP44XX_IRQ_SDMA_0	plat/irqs-44xx.h	38;"	d
OMAP44XX_IRQ_SDMA_1	plat/irqs-44xx.h	39;"	d
OMAP44XX_IRQ_SDMA_2	plat/irqs-44xx.h	40;"	d
OMAP44XX_IRQ_SDMA_3	plat/irqs-44xx.h	41;"	d
OMAP44XX_IRQ_SECURITY_EVENTS	plat/irqs-44xx.h	34;"	d
OMAP44XX_IRQ_SHA1_P	plat/irqs-44xx.h	77;"	d
OMAP44XX_IRQ_SHA1_S	plat/irqs-44xx.h	75;"	d
OMAP44XX_IRQ_SLIMBUS1	plat/irqs-44xx.h	120;"	d
OMAP44XX_IRQ_SLIMBUS2	plat/irqs-44xx.h	121;"	d
OMAP44XX_IRQ_SPI1	plat/irqs-44xx.h	88;"	d
OMAP44XX_IRQ_SPI2	plat/irqs-44xx.h	89;"	d
OMAP44XX_IRQ_SPI3	plat/irqs-44xx.h	114;"	d
OMAP44XX_IRQ_SPI4	plat/irqs-44xx.h	74;"	d
OMAP44XX_IRQ_SR_CORE	plat/irqs-44xx.h	45;"	d
OMAP44XX_IRQ_SR_IVA	plat/irqs-44xx.h	125;"	d
OMAP44XX_IRQ_SR_MCU	plat/irqs-44xx.h	44;"	d
OMAP44XX_IRQ_SYS_1N	plat/irqs-44xx.h	33;"	d
OMAP44XX_IRQ_SYS_2N	plat/irqs-44xx.h	140;"	d
OMAP44XX_IRQ_TESLA_MMU	plat/irqs-44xx.h	54;"	d
OMAP44XX_IRQ_TLL	plat/irqs-44xx.h	101;"	d
OMAP44XX_IRQ_UART1	plat/irqs-44xx.h	95;"	d
OMAP44XX_IRQ_UART2	plat/irqs-44xx.h	96;"	d
OMAP44XX_IRQ_UART3	plat/irqs-44xx.h	97;"	d
OMAP44XX_IRQ_UART4	plat/irqs-44xx.h	93;"	d
OMAP44XX_IRQ_UNIPRO1	plat/irqs-44xx.h	142;"	d
OMAP44XX_IRQ_USIM	plat/irqs-44xx.h	61;"	d
OMAP44XX_IRQ_WDT2	plat/irqs-44xx.h	103;"	d
OMAP44XX_IRQ_WDT3	plat/irqs-44xx.h	62;"	d
OMAP44XX_IVA_INTC_BASE	plat/omap44xx.h	38;"	d
OMAP44XX_L2CACHE_BASE	plat/omap44xx.h	44;"	d
OMAP44XX_LOCAL_TWD_BASE	plat/omap44xx.h	43;"	d
OMAP44XX_MAILBOX_BASE	plat/omap44xx.h	50;"	d
OMAP44XX_MCPDM_BASE	plat/omap44xx.h	46;"	d
OMAP44XX_MCPDM_L3_BASE	plat/omap44xx.h	47;"	d
OMAP44XX_PRCM_MPU_REGADDR	prcm_mpu44xx.h	30;"	d
OMAP44XX_PRM_REGADDR	prm44xx.h	33;"	d
OMAP44XX_SAR_RAM_BASE	plat/omap44xx.h	48;"	d
OMAP44XX_SCRM_REGADDR	scrm44xx.h	24;"	d
OMAP44XX_SCU_BASE	plat/omap44xx.h	42;"	d
OMAP44XX_UHH_CONFIG_BASE	plat/omap44xx.h	57;"	d
OMAP44XX_USBTLL_BASE	plat/omap44xx.h	56;"	d
OMAP44XX_WKUPGEN_BASE	plat/omap44xx.h	45;"	d
OMAP4UART1	plat/serial.h	100;"	d
OMAP4UART2	plat/serial.h	101;"	d
OMAP4UART3	plat/serial.h	102;"	d
OMAP4UART4	plat/serial.h	103;"	d
OMAP4XXX_EN_DPLL_FRBYPASS	clock.h	41;"	d
OMAP4XXX_EN_DPLL_LOCKED	clock.h	42;"	d
OMAP4XXX_EN_DPLL_LPBYPASS	clock.h	40;"	d
OMAP4XXX_EN_DPLL_MNBYPASS	clock.h	39;"	d
OMAP4_ABE_CLKS_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	353;"	d
OMAP4_ABE_CLKS_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	352;"	d
OMAP4_ABE_DMIC_CLK1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	351;"	d
OMAP4_ABE_DMIC_CLK1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	350;"	d
OMAP4_ABE_DMIC_DIN1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	349;"	d
OMAP4_ABE_DMIC_DIN1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	348;"	d
OMAP4_ABE_DMIC_DIN2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	347;"	d
OMAP4_ABE_DMIC_DIN2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	346;"	d
OMAP4_ABE_DMIC_DIN3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	345;"	d
OMAP4_ABE_DMIC_DIN3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	344;"	d
OMAP4_ABE_DMIC_DIN3_EN_MASK	mach/ctrl_module_pad_core_44xx.h	1305;"	d
OMAP4_ABE_DMIC_DIN3_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1304;"	d
OMAP4_ABE_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	581;"	d
OMAP4_ABE_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	580;"	d
OMAP4_ABE_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	547;"	d
OMAP4_ABE_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	546;"	d
OMAP4_ABE_MCBSP1_CLKX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	239;"	d
OMAP4_ABE_MCBSP1_CLKX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	238;"	d
OMAP4_ABE_MCBSP1_DR_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	367;"	d
OMAP4_ABE_MCBSP1_DR_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	366;"	d
OMAP4_ABE_MCBSP1_DR_EN_MASK	mach/ctrl_module_pad_core_44xx.h	955;"	d
OMAP4_ABE_MCBSP1_DR_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	954;"	d
OMAP4_ABE_MCBSP1_DX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	365;"	d
OMAP4_ABE_MCBSP1_DX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	364;"	d
OMAP4_ABE_MCBSP1_FSX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	363;"	d
OMAP4_ABE_MCBSP1_FSX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	362;"	d
OMAP4_ABE_MCBSP2_CLKX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	247;"	d
OMAP4_ABE_MCBSP2_CLKX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	246;"	d
OMAP4_ABE_MCBSP2_DR_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	245;"	d
OMAP4_ABE_MCBSP2_DR_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	244;"	d
OMAP4_ABE_MCBSP2_DX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	243;"	d
OMAP4_ABE_MCBSP2_DX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	242;"	d
OMAP4_ABE_MCBSP2_FSX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	241;"	d
OMAP4_ABE_MCBSP2_FSX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	240;"	d
OMAP4_ABE_PDM_DL_DATA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	359;"	d
OMAP4_ABE_PDM_DL_DATA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	358;"	d
OMAP4_ABE_PDM_FRAME_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	357;"	d
OMAP4_ABE_PDM_FRAME_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	356;"	d
OMAP4_ABE_PDM_LB_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	355;"	d
OMAP4_ABE_PDM_LB_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	354;"	d
OMAP4_ABE_PDM_UL_DATA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	361;"	d
OMAP4_ABE_PDM_UL_DATA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	360;"	d
OMAP4_ACCURACY_MASK	scrm44xx.h	131;"	d
OMAP4_ACCURACY_SHIFT	scrm44xx.h	130;"	d
OMAP4_ALBCTRLRX_CLKX_MASK	mach/ctrl_module_pad_core_44xx.h	953;"	d
OMAP4_ALBCTRLRX_CLKX_SHIFT	mach/ctrl_module_pad_core_44xx.h	952;"	d
OMAP4_ALBCTRLRX_FSX_MASK	mach/ctrl_module_pad_core_44xx.h	951;"	d
OMAP4_ALBCTRLRX_FSX_SHIFT	mach/ctrl_module_pad_core_44xx.h	950;"	d
OMAP4_ALTCLKSRC_MODE_MASK	scrm44xx.h	113;"	d
OMAP4_ALTCLKSRC_MODE_SHIFT	scrm44xx.h	112;"	d
OMAP4_APEWARMRSTST_MASK	scrm44xx.h	165;"	d
OMAP4_APEWARMRSTST_SHIFT	scrm44xx.h	164;"	d
OMAP4_ATTILA_CONF_MASK	mach/ctrl_module_core_44xx.h	178;"	d
OMAP4_ATTILA_CONF_SHIFT	mach/ctrl_module_core_44xx.h	177;"	d
OMAP4_AVALID_MASK	mach/ctrl_module_core_44xx.h	336;"	d
OMAP4_AVALID_SHIFT	mach/ctrl_module_core_44xx.h	335;"	d
OMAP4_AVDAC_ACEN_MASK	mach/ctrl_module_pad_core_44xx.h	915;"	d
OMAP4_AVDAC_ACEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	914;"	d
OMAP4_AVDAC_CTL_MASK	mach/ctrl_module_pad_core_44xx.h	921;"	d
OMAP4_AVDAC_CTL_SHIFT	mach/ctrl_module_pad_core_44xx.h	920;"	d
OMAP4_AVDAC_CTL_WR_ACK_MASK	mach/ctrl_module_pad_core_44xx.h	923;"	d
OMAP4_AVDAC_CTL_WR_ACK_SHIFT	mach/ctrl_module_pad_core_44xx.h	922;"	d
OMAP4_AVDAC_INPUTINV_MASK	mach/ctrl_module_pad_core_44xx.h	919;"	d
OMAP4_AVDAC_INPUTINV_SHIFT	mach/ctrl_module_pad_core_44xx.h	918;"	d
OMAP4_AVDAC_TRIM_BYTE0_MASK	mach/ctrl_module_pad_core_44xx.h	1349;"	d
OMAP4_AVDAC_TRIM_BYTE0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1348;"	d
OMAP4_AVDAC_TRIM_BYTE1_MASK	mach/ctrl_module_pad_core_44xx.h	1347;"	d
OMAP4_AVDAC_TRIM_BYTE1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1346;"	d
OMAP4_AVDAC_TRIM_BYTE2_MASK	mach/ctrl_module_pad_core_44xx.h	1345;"	d
OMAP4_AVDAC_TRIM_BYTE2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1344;"	d
OMAP4_AVDAC_TRIM_BYTE3_MASK	mach/ctrl_module_pad_core_44xx.h	1343;"	d
OMAP4_AVDAC_TRIM_BYTE3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1342;"	d
OMAP4_AVDAC_TVOUTBYPASS_MASK	mach/ctrl_module_pad_core_44xx.h	917;"	d
OMAP4_AVDAC_TVOUTBYPASS_SHIFT	mach/ctrl_module_pad_core_44xx.h	916;"	d
OMAP4_BGAP_TEMPSOFF_MASK	mach/ctrl_module_core_44xx.h	262;"	d
OMAP4_BGAP_TEMPSOFF_SHIFT	mach/ctrl_module_core_44xx.h	261;"	d
OMAP4_BGAP_TEMP_SENSOR_CONTCONV_MASK	mach/ctrl_module_core_44xx.h	266;"	d
OMAP4_BGAP_TEMP_SENSOR_CONTCONV_SHIFT	mach/ctrl_module_core_44xx.h	265;"	d
OMAP4_BGAP_TEMP_SENSOR_DTEMP_MASK	mach/ctrl_module_core_44xx.h	272;"	d
OMAP4_BGAP_TEMP_SENSOR_DTEMP_SHIFT	mach/ctrl_module_core_44xx.h	271;"	d
OMAP4_BGAP_TEMP_SENSOR_EOCZ_MASK	mach/ctrl_module_core_44xx.h	270;"	d
OMAP4_BGAP_TEMP_SENSOR_EOCZ_SHIFT	mach/ctrl_module_core_44xx.h	269;"	d
OMAP4_BGAP_TEMP_SENSOR_SOC_MASK	mach/ctrl_module_core_44xx.h	268;"	d
OMAP4_BGAP_TEMP_SENSOR_SOC_SHIFT	mach/ctrl_module_core_44xx.h	267;"	d
OMAP4_BGAP_TSHUT_MASK	mach/ctrl_module_core_44xx.h	264;"	d
OMAP4_BGAP_TSHUT_SHIFT	mach/ctrl_module_core_44xx.h	263;"	d
OMAP4_BVALID_MASK	mach/ctrl_module_core_44xx.h	334;"	d
OMAP4_BVALID_SHIFT	mach/ctrl_module_core_44xx.h	333;"	d
OMAP4_C2C_DATA11_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	221;"	d
OMAP4_C2C_DATA11_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	220;"	d
OMAP4_C2C_DATA12_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	219;"	d
OMAP4_C2C_DATA12_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	218;"	d
OMAP4_C2C_DATA13_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	217;"	d
OMAP4_C2C_DATA13_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	216;"	d
OMAP4_C2C_DATA14_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	215;"	d
OMAP4_C2C_DATA14_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	214;"	d
OMAP4_C2C_DATA15_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	213;"	d
OMAP4_C2C_DATA15_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	212;"	d
OMAP4_C2C_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	615;"	d
OMAP4_C2C_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	614;"	d
OMAP4_C2C_SPARE_MASK	mach/ctrl_module_pad_core_44xx.h	1313;"	d
OMAP4_C2C_SPARE_SHIFT	mach/ctrl_module_pad_core_44xx.h	1312;"	d
OMAP4_CAMERARX_CSI21_CAMMODE_MASK	mach/ctrl_module_pad_core_44xx.h	911;"	d
OMAP4_CAMERARX_CSI21_CAMMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	910;"	d
OMAP4_CAMERARX_CSI21_CTRLCLKEN_MASK	mach/ctrl_module_pad_core_44xx.h	909;"	d
OMAP4_CAMERARX_CSI21_CTRLCLKEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	908;"	d
OMAP4_CAMERARX_CSI21_LANEENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	901;"	d
OMAP4_CAMERARX_CSI21_LANEENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	900;"	d
OMAP4_CAMERARX_CSI22_CAMMODE_MASK	mach/ctrl_module_pad_core_44xx.h	907;"	d
OMAP4_CAMERARX_CSI22_CAMMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	906;"	d
OMAP4_CAMERARX_CSI22_CTRLCLKEN_MASK	mach/ctrl_module_pad_core_44xx.h	905;"	d
OMAP4_CAMERARX_CSI22_CTRLCLKEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	904;"	d
OMAP4_CAMERARX_CSI22_LANEENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	899;"	d
OMAP4_CAMERARX_CSI22_LANEENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	898;"	d
OMAP4_CAMERARX_UNIPRO_CAMMODE_MASK	mach/ctrl_module_pad_core_44xx.h	903;"	d
OMAP4_CAMERARX_UNIPRO_CAMMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	902;"	d
OMAP4_CAMERARX_UNIPRO_CTRLCLKEN_MASK	mach/ctrl_module_pad_core_44xx.h	897;"	d
OMAP4_CAMERARX_UNIPRO_CTRLCLKEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	896;"	d
OMAP4_CAM_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	583;"	d
OMAP4_CAM_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	582;"	d
OMAP4_CAM_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	549;"	d
OMAP4_CAM_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	548;"	d
OMAP4_CAM_GLOBALRESET_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	301;"	d
OMAP4_CAM_GLOBALRESET_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	300;"	d
OMAP4_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	175;"	d
OMAP4_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	174;"	d
OMAP4_CAM_STROBE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	173;"	d
OMAP4_CAM_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	172;"	d
OMAP4_CARKIT_USBA0_ULPIPHY_DAT0_AUTO_EN_MASK	mach/ctrl_module_pad_core_44xx.h	1067;"	d
OMAP4_CARKIT_USBA0_ULPIPHY_DAT0_AUTO_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1066;"	d
OMAP4_CARKIT_USBA0_ULPIPHY_DAT1_AUTO_EN_MASK	mach/ctrl_module_pad_core_44xx.h	1069;"	d
OMAP4_CARKIT_USBA0_ULPIPHY_DAT1_AUTO_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1068;"	d
OMAP4_CHRGVBUS_MASK	mach/ctrl_module_core_44xx.h	322;"	d
OMAP4_CHRGVBUS_SHIFT	mach/ctrl_module_core_44xx.h	321;"	d
OMAP4_CLKDIV_MASK	scrm44xx.h	135;"	d
OMAP4_CLKDIV_SHIFT	scrm44xx.h	134;"	d
OMAP4_CLK_32KHZ_MASK	scrm44xx.h	117;"	d
OMAP4_CLK_32KHZ_SHIFT	scrm44xx.h	116;"	d
OMAP4_CM1_ABE_AESS_CLKCTRL_OFFSET	cm1_44xx.h	193;"	d
OMAP4_CM1_ABE_CLKSTCTRL_OFFSET	cm1_44xx.h	189;"	d
OMAP4_CM1_ABE_DMIC_CLKCTRL_OFFSET	cm1_44xx.h	197;"	d
OMAP4_CM1_ABE_L4ABE_CLKCTRL_OFFSET	cm1_44xx.h	191;"	d
OMAP4_CM1_ABE_MCASP_CLKCTRL_OFFSET	cm1_44xx.h	199;"	d
OMAP4_CM1_ABE_MCBSP1_CLKCTRL_OFFSET	cm1_44xx.h	201;"	d
OMAP4_CM1_ABE_MCBSP2_CLKCTRL_OFFSET	cm1_44xx.h	203;"	d
OMAP4_CM1_ABE_MCBSP3_CLKCTRL_OFFSET	cm1_44xx.h	205;"	d
OMAP4_CM1_ABE_PDM_CLKCTRL_OFFSET	cm1_44xx.h	195;"	d
OMAP4_CM1_ABE_SLIMBUS_CLKCTRL_OFFSET	cm1_44xx.h	207;"	d
OMAP4_CM1_ABE_TIMER5_CLKCTRL_OFFSET	cm1_44xx.h	209;"	d
OMAP4_CM1_ABE_TIMER6_CLKCTRL_OFFSET	cm1_44xx.h	211;"	d
OMAP4_CM1_ABE_TIMER7_CLKCTRL_OFFSET	cm1_44xx.h	213;"	d
OMAP4_CM1_ABE_TIMER8_CLKCTRL_OFFSET	cm1_44xx.h	215;"	d
OMAP4_CM1_ABE_WDT3_CLKCTRL_OFFSET	cm1_44xx.h	217;"	d
OMAP4_CM_ABE_DSS_SYS_CLKSEL_OFFSET	prm44xx.h	96;"	d
OMAP4_CM_ABE_PLL_REF_CLKSEL_OFFSET	prm44xx.h	100;"	d
OMAP4_CM_ALWON_CLKSTCTRL_OFFSET	cm2_44xx.h	157;"	d
OMAP4_CM_ALWON_MDMINTC_CLKCTRL_OFFSET	cm2_44xx.h	159;"	d
OMAP4_CM_ALWON_SR_CORE_CLKCTRL_OFFSET	cm2_44xx.h	165;"	d
OMAP4_CM_ALWON_SR_IVA_CLKCTRL_OFFSET	cm2_44xx.h	163;"	d
OMAP4_CM_ALWON_SR_MPU_CLKCTRL_OFFSET	cm2_44xx.h	161;"	d
OMAP4_CM_ALWON_USBPHY_CLKCTRL_OFFSET	cm2_44xx.h	167;"	d
OMAP4_CM_AUTOIDLE_DPLL_ABE_OFFSET	cm1_44xx.h	127;"	d
OMAP4_CM_AUTOIDLE_DPLL_CORE_OFFSET	cm1_44xx.h	67;"	d
OMAP4_CM_AUTOIDLE_DPLL_DDRPHY_OFFSET	cm1_44xx.h	143;"	d
OMAP4_CM_AUTOIDLE_DPLL_IVA_OFFSET	cm1_44xx.h	109;"	d
OMAP4_CM_AUTOIDLE_DPLL_MPU_OFFSET	cm1_44xx.h	93;"	d
OMAP4_CM_AUTOIDLE_DPLL_PER_OFFSET	cm2_44xx.h	105;"	d
OMAP4_CM_AUTOIDLE_DPLL_UNIPRO_OFFSET	cm2_44xx.h	145;"	d
OMAP4_CM_AUTOIDLE_DPLL_USB_OFFSET	cm2_44xx.h	129;"	d
OMAP4_CM_BYPCLK_DPLL_IVA_OFFSET	cm1_44xx.h	121;"	d
OMAP4_CM_BYPCLK_DPLL_MPU_OFFSET	cm1_44xx.h	103;"	d
OMAP4_CM_CAM_CLKSTCTRL_OFFSET	cm2_44xx.h	267;"	d
OMAP4_CM_CAM_DYNAMICDEP_OFFSET	cm2_44xx.h	271;"	d
OMAP4_CM_CAM_FDIF_CLKCTRL_OFFSET	cm2_44xx.h	275;"	d
OMAP4_CM_CAM_ISS_CLKCTRL_OFFSET	cm2_44xx.h	273;"	d
OMAP4_CM_CAM_STATICDEP_OFFSET	cm2_44xx.h	269;"	d
OMAP4_CM_CEFUSE_CEFUSE_CLKCTRL_OFFSET	cm2_44xx.h	449;"	d
OMAP4_CM_CEFUSE_CLKSTCTRL_OFFSET	cm2_44xx.h	447;"	d
OMAP4_CM_CLKDCOLDO_DPLL_USB_OFFSET	cm2_44xx.h	139;"	d
OMAP4_CM_CLKMODE_DPLL_ABE_OFFSET	cm1_44xx.h	123;"	d
OMAP4_CM_CLKMODE_DPLL_CORE_OFFSET	cm1_44xx.h	63;"	d
OMAP4_CM_CLKMODE_DPLL_DDRPHY_OFFSET	cm1_44xx.h	139;"	d
OMAP4_CM_CLKMODE_DPLL_IVA_OFFSET	cm1_44xx.h	105;"	d
OMAP4_CM_CLKMODE_DPLL_MPU_OFFSET	cm1_44xx.h	89;"	d
OMAP4_CM_CLKMODE_DPLL_PER_OFFSET	cm2_44xx.h	101;"	d
OMAP4_CM_CLKMODE_DPLL_UNIPRO_OFFSET	cm2_44xx.h	141;"	d
OMAP4_CM_CLKMODE_DPLL_USB_OFFSET	cm2_44xx.h	125;"	d
OMAP4_CM_CLKSEL_ABE_OFFSET	cm1_44xx.h	59;"	d
OMAP4_CM_CLKSEL_CORE_OFFSET	cm1_44xx.h	57;"	d
OMAP4_CM_CLKSEL_DPLL_ABE_OFFSET	cm1_44xx.h	129;"	d
OMAP4_CM_CLKSEL_DPLL_CORE_OFFSET	cm1_44xx.h	69;"	d
OMAP4_CM_CLKSEL_DPLL_DDRPHY_OFFSET	cm1_44xx.h	145;"	d
OMAP4_CM_CLKSEL_DPLL_IVA_OFFSET	cm1_44xx.h	111;"	d
OMAP4_CM_CLKSEL_DPLL_MPU_OFFSET	cm1_44xx.h	95;"	d
OMAP4_CM_CLKSEL_DPLL_PER_OFFSET	cm2_44xx.h	107;"	d
OMAP4_CM_CLKSEL_DPLL_UNIPRO_OFFSET	cm2_44xx.h	147;"	d
OMAP4_CM_CLKSEL_DPLL_USB_OFFSET	cm2_44xx.h	131;"	d
OMAP4_CM_CLKSEL_DUCATI_ISS_ROOT_OFFSET	cm2_44xx.h	77;"	d
OMAP4_CM_CLKSEL_USB_60MHZ_OFFSET	cm2_44xx.h	79;"	d
OMAP4_CM_CLKSTCTRL	cm44xx.h	23;"	d
OMAP4_CM_CM1_PROFILING_CLKCTRL_OFFSET	cm1_44xx.h	53;"	d
OMAP4_CM_CM2_PROFILING_CLKCTRL_OFFSET	cm2_44xx.h	73;"	d
OMAP4_CM_CORE_DVFS_CURRENT_OFFSET	cm2_44xx.h	91;"	d
OMAP4_CM_CORE_DVFS_PERF1_OFFSET	cm2_44xx.h	83;"	d
OMAP4_CM_CORE_DVFS_PERF2_OFFSET	cm2_44xx.h	85;"	d
OMAP4_CM_CORE_DVFS_PERF3_OFFSET	cm2_44xx.h	87;"	d
OMAP4_CM_CORE_DVFS_PERF4_OFFSET	cm2_44xx.h	89;"	d
OMAP4_CM_CPU0_CLKSTCTRL_OFFSET	prcm_mpu44xx.h	76;"	d
OMAP4_CM_CPU0_CPU0_CLKCTRL_OFFSET	prcm_mpu44xx.h	74;"	d
OMAP4_CM_CPU1_CLKSTCTRL_OFFSET	prcm_mpu44xx.h	92;"	d
OMAP4_CM_CPU1_CPU1_CLKCTRL_OFFSET	prcm_mpu44xx.h	90;"	d
OMAP4_CM_D2D_CLKSTCTRL_OFFSET	cm2_44xx.h	221;"	d
OMAP4_CM_D2D_DYNAMICDEP_OFFSET	cm2_44xx.h	225;"	d
OMAP4_CM_D2D_MODEM_ICR_CLKCTRL_OFFSET	cm2_44xx.h	229;"	d
OMAP4_CM_D2D_SAD2D_CLKCTRL_OFFSET	cm2_44xx.h	227;"	d
OMAP4_CM_D2D_SAD2D_FW_CLKCTRL_OFFSET	cm2_44xx.h	231;"	d
OMAP4_CM_D2D_STATICDEP_OFFSET	cm2_44xx.h	223;"	d
OMAP4_CM_DIV_M2_DPLL_ABE_OFFSET	cm1_44xx.h	131;"	d
OMAP4_CM_DIV_M2_DPLL_CORE_OFFSET	cm1_44xx.h	71;"	d
OMAP4_CM_DIV_M2_DPLL_DDRPHY_OFFSET	cm1_44xx.h	147;"	d
OMAP4_CM_DIV_M2_DPLL_MPU_OFFSET	cm1_44xx.h	97;"	d
OMAP4_CM_DIV_M2_DPLL_PER_OFFSET	cm2_44xx.h	109;"	d
OMAP4_CM_DIV_M2_DPLL_UNIPRO_OFFSET	cm2_44xx.h	149;"	d
OMAP4_CM_DIV_M2_DPLL_USB_OFFSET	cm2_44xx.h	133;"	d
OMAP4_CM_DIV_M3_DPLL_ABE_OFFSET	cm1_44xx.h	133;"	d
OMAP4_CM_DIV_M3_DPLL_CORE_OFFSET	cm1_44xx.h	73;"	d
OMAP4_CM_DIV_M3_DPLL_PER_OFFSET	cm2_44xx.h	111;"	d
OMAP4_CM_DIV_M4_DPLL_CORE_OFFSET	cm1_44xx.h	75;"	d
OMAP4_CM_DIV_M4_DPLL_DDRPHY_OFFSET	cm1_44xx.h	149;"	d
OMAP4_CM_DIV_M4_DPLL_IVA_OFFSET	cm1_44xx.h	113;"	d
OMAP4_CM_DIV_M4_DPLL_PER_OFFSET	cm2_44xx.h	113;"	d
OMAP4_CM_DIV_M5_DPLL_CORE_OFFSET	cm1_44xx.h	77;"	d
OMAP4_CM_DIV_M5_DPLL_DDRPHY_OFFSET	cm1_44xx.h	151;"	d
OMAP4_CM_DIV_M5_DPLL_IVA_OFFSET	cm1_44xx.h	115;"	d
OMAP4_CM_DIV_M5_DPLL_PER_OFFSET	cm2_44xx.h	115;"	d
OMAP4_CM_DIV_M6_DPLL_CORE_OFFSET	cm1_44xx.h	79;"	d
OMAP4_CM_DIV_M6_DPLL_DDRPHY_OFFSET	cm1_44xx.h	153;"	d
OMAP4_CM_DIV_M6_DPLL_PER_OFFSET	cm2_44xx.h	117;"	d
OMAP4_CM_DIV_M7_DPLL_CORE_OFFSET	cm1_44xx.h	81;"	d
OMAP4_CM_DIV_M7_DPLL_PER_OFFSET	cm2_44xx.h	119;"	d
OMAP4_CM_DLL_CTRL_OFFSET	cm1_44xx.h	61;"	d
OMAP4_CM_DSS_CLKSTCTRL_OFFSET	cm2_44xx.h	279;"	d
OMAP4_CM_DSS_DEISS_CLKCTRL_OFFSET	cm2_44xx.h	287;"	d
OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET	cm2_44xx.h	285;"	d
OMAP4_CM_DSS_DYNAMICDEP_OFFSET	cm2_44xx.h	283;"	d
OMAP4_CM_DSS_STATICDEP_OFFSET	cm2_44xx.h	281;"	d
OMAP4_CM_DUCATI_CLKSTCTRL_OFFSET	cm2_44xx.h	187;"	d
OMAP4_CM_DUCATI_DUCATI_CLKCTRL_OFFSET	cm2_44xx.h	193;"	d
OMAP4_CM_DUCATI_DYNAMICDEP_OFFSET	cm2_44xx.h	191;"	d
OMAP4_CM_DUCATI_STATICDEP_OFFSET	cm2_44xx.h	189;"	d
OMAP4_CM_DYN_DEP_PRESCAL_OFFSET	cm1_44xx.h	163;"	d
OMAP4_CM_EMU_CLKSTCTRL_OFFSET	prm44xx.h	612;"	d
OMAP4_CM_EMU_DEBUGSS_CLKCTRL_OFFSET	prm44xx.h	616;"	d
OMAP4_CM_EMU_DYNAMICDEP_OFFSET	prm44xx.h	614;"	d
OMAP4_CM_EMU_OVERRIDE_DPLL_CORE_OFFSET	cm1_44xx.h	87;"	d
OMAP4_CM_GFX_CLKSTCTRL_OFFSET	cm2_44xx.h	291;"	d
OMAP4_CM_GFX_DYNAMICDEP_OFFSET	cm2_44xx.h	295;"	d
OMAP4_CM_GFX_GFX_CLKCTRL_OFFSET	cm2_44xx.h	297;"	d
OMAP4_CM_GFX_STATICDEP_OFFSET	cm2_44xx.h	293;"	d
OMAP4_CM_IDLEST_DPLL_ABE_OFFSET	cm1_44xx.h	125;"	d
OMAP4_CM_IDLEST_DPLL_CORE_OFFSET	cm1_44xx.h	65;"	d
OMAP4_CM_IDLEST_DPLL_DDRPHY_OFFSET	cm1_44xx.h	141;"	d
OMAP4_CM_IDLEST_DPLL_IVA_OFFSET	cm1_44xx.h	107;"	d
OMAP4_CM_IDLEST_DPLL_MPU_OFFSET	cm1_44xx.h	91;"	d
OMAP4_CM_IDLEST_DPLL_PER_OFFSET	cm2_44xx.h	103;"	d
OMAP4_CM_IDLEST_DPLL_UNIPRO_OFFSET	cm2_44xx.h	143;"	d
OMAP4_CM_IDLEST_DPLL_USB_OFFSET	cm2_44xx.h	127;"	d
OMAP4_CM_IVAHD_CLKSTCTRL_OFFSET	cm2_44xx.h	255;"	d
OMAP4_CM_IVAHD_DYNAMICDEP_OFFSET	cm2_44xx.h	259;"	d
OMAP4_CM_IVAHD_IVAHD_CLKCTRL_OFFSET	cm2_44xx.h	261;"	d
OMAP4_CM_IVAHD_SL2_CLKCTRL_OFFSET	cm2_44xx.h	263;"	d
OMAP4_CM_IVAHD_STATICDEP_OFFSET	cm2_44xx.h	257;"	d
OMAP4_CM_IVA_DVFS_CURRENT_OFFSET	cm2_44xx.h	99;"	d
OMAP4_CM_IVA_DVFS_PERF_ABE_OFFSET	cm2_44xx.h	97;"	d
OMAP4_CM_IVA_DVFS_PERF_IVAHD_OFFSET	cm2_44xx.h	95;"	d
OMAP4_CM_IVA_DVFS_PERF_TESLA_OFFSET	cm2_44xx.h	93;"	d
OMAP4_CM_L3INIT_CCPTX_CLKCTRL_OFFSET	cm2_44xx.h	331;"	d
OMAP4_CM_L3INIT_CLKSTCTRL_OFFSET	cm2_44xx.h	301;"	d
OMAP4_CM_L3INIT_DYNAMICDEP_OFFSET	cm2_44xx.h	305;"	d
OMAP4_CM_L3INIT_EMAC_CLKCTRL_OFFSET	cm2_44xx.h	323;"	d
OMAP4_CM_L3INIT_HSI_CLKCTRL_OFFSET	cm2_44xx.h	311;"	d
OMAP4_CM_L3INIT_MMC1_CLKCTRL_OFFSET	cm2_44xx.h	307;"	d
OMAP4_CM_L3INIT_MMC2_CLKCTRL_OFFSET	cm2_44xx.h	309;"	d
OMAP4_CM_L3INIT_MMC6_CLKCTRL_OFFSET	cm2_44xx.h	335;"	d
OMAP4_CM_L3INIT_P1500_CLKCTRL_OFFSET	cm2_44xx.h	321;"	d
OMAP4_CM_L3INIT_PCIESS_CLKCTRL_OFFSET	cm2_44xx.h	329;"	d
OMAP4_CM_L3INIT_SATA_CLKCTRL_OFFSET	cm2_44xx.h	325;"	d
OMAP4_CM_L3INIT_STATICDEP_OFFSET	cm2_44xx.h	303;"	d
OMAP4_CM_L3INIT_TPPSS_CLKCTRL_OFFSET	cm2_44xx.h	327;"	d
OMAP4_CM_L3INIT_UNIPRO1_CLKCTRL_OFFSET	cm2_44xx.h	313;"	d
OMAP4_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL_OFFSET	cm2_44xx.h	339;"	d
OMAP4_CM_L3INIT_USB_HOST_CLKCTRL_OFFSET	cm2_44xx.h	315;"	d
OMAP4_CM_L3INIT_USB_HOST_FS_CLKCTRL_OFFSET	cm2_44xx.h	337;"	d
OMAP4_CM_L3INIT_USB_OTG_CLKCTRL_OFFSET	cm2_44xx.h	317;"	d
OMAP4_CM_L3INIT_USB_TLL_CLKCTRL_OFFSET	cm2_44xx.h	319;"	d
OMAP4_CM_L3INIT_XHPI_CLKCTRL_OFFSET	cm2_44xx.h	333;"	d
OMAP4_CM_L3INSTR_CLKSTCTRL_OFFSET	cm2_44xx.h	245;"	d
OMAP4_CM_L3INSTR_L3_3_CLKCTRL_OFFSET	cm2_44xx.h	247;"	d
OMAP4_CM_L3INSTR_L3_INSTR_CLKCTRL_OFFSET	cm2_44xx.h	249;"	d
OMAP4_CM_L3INSTR_OCP_WP1_CLKCTRL_OFFSET	cm2_44xx.h	251;"	d
OMAP4_CM_L3_1_CLKSTCTRL_OFFSET	cm2_44xx.h	171;"	d
OMAP4_CM_L3_1_DYNAMICDEP_OFFSET	cm2_44xx.h	173;"	d
OMAP4_CM_L3_1_L3_1_CLKCTRL_OFFSET	cm2_44xx.h	175;"	d
OMAP4_CM_L3_2_CLKSTCTRL_OFFSET	cm2_44xx.h	177;"	d
OMAP4_CM_L3_2_DYNAMICDEP_OFFSET	cm2_44xx.h	179;"	d
OMAP4_CM_L3_2_GPMC_CLKCTRL_OFFSET	cm2_44xx.h	183;"	d
OMAP4_CM_L3_2_L3_2_CLKCTRL_OFFSET	cm2_44xx.h	181;"	d
OMAP4_CM_L3_2_OCMC_RAM_CLKCTRL_OFFSET	cm2_44xx.h	185;"	d
OMAP4_CM_L4CFG_CLKSTCTRL_OFFSET	cm2_44xx.h	233;"	d
OMAP4_CM_L4CFG_DYNAMICDEP_OFFSET	cm2_44xx.h	235;"	d
OMAP4_CM_L4CFG_HW_SEM_CLKCTRL_OFFSET	cm2_44xx.h	239;"	d
OMAP4_CM_L4CFG_L4_CFG_CLKCTRL_OFFSET	cm2_44xx.h	237;"	d
OMAP4_CM_L4CFG_MAILBOX_CLKCTRL_OFFSET	cm2_44xx.h	241;"	d
OMAP4_CM_L4CFG_SAR_ROM_CLKCTRL_OFFSET	cm2_44xx.h	243;"	d
OMAP4_CM_L4PER_ADC_CLKCTRL_OFFSET	cm2_44xx.h	347;"	d
OMAP4_CM_L4PER_CLKSTCTRL_OFFSET	cm2_44xx.h	343;"	d
OMAP4_CM_L4PER_DMTIMER10_CLKCTRL_OFFSET	cm2_44xx.h	349;"	d
OMAP4_CM_L4PER_DMTIMER11_CLKCTRL_OFFSET	cm2_44xx.h	351;"	d
OMAP4_CM_L4PER_DMTIMER2_CLKCTRL_OFFSET	cm2_44xx.h	353;"	d
OMAP4_CM_L4PER_DMTIMER3_CLKCTRL_OFFSET	cm2_44xx.h	355;"	d
OMAP4_CM_L4PER_DMTIMER4_CLKCTRL_OFFSET	cm2_44xx.h	357;"	d
OMAP4_CM_L4PER_DMTIMER9_CLKCTRL_OFFSET	cm2_44xx.h	359;"	d
OMAP4_CM_L4PER_DYNAMICDEP_OFFSET	cm2_44xx.h	345;"	d
OMAP4_CM_L4PER_ELM_CLKCTRL_OFFSET	cm2_44xx.h	361;"	d
OMAP4_CM_L4PER_GPIO2_CLKCTRL_OFFSET	cm2_44xx.h	363;"	d
OMAP4_CM_L4PER_GPIO3_CLKCTRL_OFFSET	cm2_44xx.h	365;"	d
OMAP4_CM_L4PER_GPIO4_CLKCTRL_OFFSET	cm2_44xx.h	367;"	d
OMAP4_CM_L4PER_GPIO5_CLKCTRL_OFFSET	cm2_44xx.h	369;"	d
OMAP4_CM_L4PER_GPIO6_CLKCTRL_OFFSET	cm2_44xx.h	371;"	d
OMAP4_CM_L4PER_HDQ1W_CLKCTRL_OFFSET	cm2_44xx.h	373;"	d
OMAP4_CM_L4PER_HECC1_CLKCTRL_OFFSET	cm2_44xx.h	375;"	d
OMAP4_CM_L4PER_HECC2_CLKCTRL_OFFSET	cm2_44xx.h	377;"	d
OMAP4_CM_L4PER_I2C1_CLKCTRL_OFFSET	cm2_44xx.h	379;"	d
OMAP4_CM_L4PER_I2C2_CLKCTRL_OFFSET	cm2_44xx.h	381;"	d
OMAP4_CM_L4PER_I2C3_CLKCTRL_OFFSET	cm2_44xx.h	383;"	d
OMAP4_CM_L4PER_I2C4_CLKCTRL_OFFSET	cm2_44xx.h	385;"	d
OMAP4_CM_L4PER_I2C5_CLKCTRL_OFFSET	cm2_44xx.h	423;"	d
OMAP4_CM_L4PER_L4PER_CLKCTRL_OFFSET	cm2_44xx.h	387;"	d
OMAP4_CM_L4PER_MCASP2_CLKCTRL_OFFSET	cm2_44xx.h	389;"	d
OMAP4_CM_L4PER_MCASP3_CLKCTRL_OFFSET	cm2_44xx.h	391;"	d
OMAP4_CM_L4PER_MCBSP4_CLKCTRL_OFFSET	cm2_44xx.h	393;"	d
OMAP4_CM_L4PER_MCSPI1_CLKCTRL_OFFSET	cm2_44xx.h	397;"	d
OMAP4_CM_L4PER_MCSPI2_CLKCTRL_OFFSET	cm2_44xx.h	399;"	d
OMAP4_CM_L4PER_MCSPI3_CLKCTRL_OFFSET	cm2_44xx.h	401;"	d
OMAP4_CM_L4PER_MCSPI4_CLKCTRL_OFFSET	cm2_44xx.h	403;"	d
OMAP4_CM_L4PER_MGATE_CLKCTRL_OFFSET	cm2_44xx.h	395;"	d
OMAP4_CM_L4PER_MMCSD3_CLKCTRL_OFFSET	cm2_44xx.h	405;"	d
OMAP4_CM_L4PER_MMCSD4_CLKCTRL_OFFSET	cm2_44xx.h	407;"	d
OMAP4_CM_L4PER_MMCSD5_CLKCTRL_OFFSET	cm2_44xx.h	421;"	d
OMAP4_CM_L4PER_MSPROHG_CLKCTRL_OFFSET	cm2_44xx.h	409;"	d
OMAP4_CM_L4PER_SLIMBUS2_CLKCTRL_OFFSET	cm2_44xx.h	411;"	d
OMAP4_CM_L4PER_UART1_CLKCTRL_OFFSET	cm2_44xx.h	413;"	d
OMAP4_CM_L4PER_UART2_CLKCTRL_OFFSET	cm2_44xx.h	415;"	d
OMAP4_CM_L4PER_UART3_CLKCTRL_OFFSET	cm2_44xx.h	417;"	d
OMAP4_CM_L4PER_UART4_CLKCTRL_OFFSET	cm2_44xx.h	419;"	d
OMAP4_CM_L4SEC_AES1_CLKCTRL_OFFSET	cm2_44xx.h	431;"	d
OMAP4_CM_L4SEC_AES2_CLKCTRL_OFFSET	cm2_44xx.h	433;"	d
OMAP4_CM_L4SEC_CLKSTCTRL_OFFSET	cm2_44xx.h	425;"	d
OMAP4_CM_L4SEC_CRYPTODMA_CLKCTRL_OFFSET	cm2_44xx.h	443;"	d
OMAP4_CM_L4SEC_DES3DES_CLKCTRL_OFFSET	cm2_44xx.h	435;"	d
OMAP4_CM_L4SEC_DYNAMICDEP_OFFSET	cm2_44xx.h	429;"	d
OMAP4_CM_L4SEC_PKAEIP29_CLKCTRL_OFFSET	cm2_44xx.h	437;"	d
OMAP4_CM_L4SEC_RNG_CLKCTRL_OFFSET	cm2_44xx.h	439;"	d
OMAP4_CM_L4SEC_SHA2MD51_CLKCTRL_OFFSET	cm2_44xx.h	441;"	d
OMAP4_CM_L4SEC_STATICDEP_OFFSET	cm2_44xx.h	427;"	d
OMAP4_CM_L4_WKUP_CLKSEL_OFFSET	prm44xx.h	98;"	d
OMAP4_CM_MEMIF_CLKSTCTRL_OFFSET	cm2_44xx.h	203;"	d
OMAP4_CM_MEMIF_DLL_CLKCTRL_OFFSET	cm2_44xx.h	213;"	d
OMAP4_CM_MEMIF_DLL_H_CLKCTRL_OFFSET	cm2_44xx.h	219;"	d
OMAP4_CM_MEMIF_DMM_CLKCTRL_OFFSET	cm2_44xx.h	205;"	d
OMAP4_CM_MEMIF_EMIF_1_CLKCTRL_OFFSET	cm2_44xx.h	209;"	d
OMAP4_CM_MEMIF_EMIF_2_CLKCTRL_OFFSET	cm2_44xx.h	211;"	d
OMAP4_CM_MEMIF_EMIF_FW_CLKCTRL_OFFSET	cm2_44xx.h	207;"	d
OMAP4_CM_MEMIF_EMIF_H1_CLKCTRL_OFFSET	cm2_44xx.h	215;"	d
OMAP4_CM_MEMIF_EMIF_H2_CLKCTRL_OFFSET	cm2_44xx.h	217;"	d
OMAP4_CM_MPU_CLKSTCTRL_OFFSET	cm1_44xx.h	169;"	d
OMAP4_CM_MPU_DYNAMICDEP_OFFSET	cm1_44xx.h	173;"	d
OMAP4_CM_MPU_MPU_CLKCTRL_OFFSET	cm1_44xx.h	175;"	d
OMAP4_CM_MPU_STATICDEP_OFFSET	cm1_44xx.h	171;"	d
OMAP4_CM_PRM_PROFILING_CLKCTRL_OFFSET	prm44xx.h	92;"	d
OMAP4_CM_RESTORE_ST_OFFSET	cm1_44xx.h	165;"	d
OMAP4_CM_SCALE_FCLK_OFFSET	cm2_44xx.h	81;"	d
OMAP4_CM_SDMA_CLKSTCTRL_OFFSET	cm2_44xx.h	195;"	d
OMAP4_CM_SDMA_DYNAMICDEP_OFFSET	cm2_44xx.h	199;"	d
OMAP4_CM_SDMA_SDMA_CLKCTRL_OFFSET	cm2_44xx.h	201;"	d
OMAP4_CM_SDMA_STATICDEP_OFFSET	cm2_44xx.h	197;"	d
OMAP4_CM_SHADOW_FREQ_CONFIG1_OFFSET	cm1_44xx.h	159;"	d
OMAP4_CM_SHADOW_FREQ_CONFIG2_OFFSET	cm1_44xx.h	161;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_ABE_OFFSET	cm1_44xx.h	135;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_CORE_OFFSET	cm1_44xx.h	83;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_DDRPHY_OFFSET	cm1_44xx.h	155;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_IVA_OFFSET	cm1_44xx.h	117;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_MPU_OFFSET	cm1_44xx.h	99;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_PER_OFFSET	cm2_44xx.h	121;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_UNIPRO_OFFSET	cm2_44xx.h	151;"	d
OMAP4_CM_SSC_DELTAMSTEP_DPLL_USB_OFFSET	cm2_44xx.h	135;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_ABE_OFFSET	cm1_44xx.h	137;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_CORE_OFFSET	cm1_44xx.h	85;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_DDRPHY_OFFSET	cm1_44xx.h	157;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_IVA_OFFSET	cm1_44xx.h	119;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_MPU_OFFSET	cm1_44xx.h	101;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_PER_OFFSET	cm2_44xx.h	123;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_UNIPRO_OFFSET	cm2_44xx.h	153;"	d
OMAP4_CM_SSC_MODFREQDIV_DPLL_USB_OFFSET	cm2_44xx.h	137;"	d
OMAP4_CM_STATICDEP	cm44xx.h	24;"	d
OMAP4_CM_SYS_CLKSEL_OFFSET	prm44xx.h	102;"	d
OMAP4_CM_TESLA_CLKSTCTRL_OFFSET	cm1_44xx.h	179;"	d
OMAP4_CM_TESLA_DYNAMICDEP_OFFSET	cm1_44xx.h	183;"	d
OMAP4_CM_TESLA_STATICDEP_OFFSET	cm1_44xx.h	181;"	d
OMAP4_CM_TESLA_TESLA_CLKCTRL_OFFSET	cm1_44xx.h	185;"	d
OMAP4_CM_WKUP_BANDGAP_CLKCTRL_OFFSET	prm44xx.h	600;"	d
OMAP4_CM_WKUP_CLKSTCTRL_OFFSET	prm44xx.h	576;"	d
OMAP4_CM_WKUP_GPIO1_CLKCTRL_OFFSET	prm44xx.h	584;"	d
OMAP4_CM_WKUP_KEYBOARD_CLKCTRL_OFFSET	prm44xx.h	596;"	d
OMAP4_CM_WKUP_L4WKUP_CLKCTRL_OFFSET	prm44xx.h	578;"	d
OMAP4_CM_WKUP_RTC_CLKCTRL_OFFSET	prm44xx.h	598;"	d
OMAP4_CM_WKUP_SARRAM_CLKCTRL_OFFSET	prm44xx.h	594;"	d
OMAP4_CM_WKUP_SYNCTIMER_CLKCTRL_OFFSET	prm44xx.h	590;"	d
OMAP4_CM_WKUP_TIMER12_CLKCTRL_OFFSET	prm44xx.h	588;"	d
OMAP4_CM_WKUP_TIMER1_CLKCTRL_OFFSET	prm44xx.h	586;"	d
OMAP4_CM_WKUP_USIM_CLKCTRL_OFFSET	prm44xx.h	592;"	d
OMAP4_CM_WKUP_WDT1_CLKCTRL_OFFSET	prm44xx.h	580;"	d
OMAP4_CM_WKUP_WDT2_CLKCTRL_OFFSET	prm44xx.h	582;"	d
OMAP4_COLDRST_MASK	scrm44xx.h	151;"	d
OMAP4_COLDRST_SHIFT	scrm44xx.h	150;"	d
OMAP4_CORE_CONTROL_SPARE_RW_MASK	mach/ctrl_module_pad_core_44xx.h	1317;"	d
OMAP4_CORE_CONTROL_SPARE_RW_SHIFT	mach/ctrl_module_pad_core_44xx.h	1316;"	d
OMAP4_CORE_CONTROL_SPARE_R_C0_MASK	mach/ctrl_module_pad_core_44xx.h	1325;"	d
OMAP4_CORE_CONTROL_SPARE_R_C0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1324;"	d
OMAP4_CORE_CONTROL_SPARE_R_C1_MASK	mach/ctrl_module_pad_core_44xx.h	1327;"	d
OMAP4_CORE_CONTROL_SPARE_R_C1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1326;"	d
OMAP4_CORE_CONTROL_SPARE_R_C2_MASK	mach/ctrl_module_pad_core_44xx.h	1329;"	d
OMAP4_CORE_CONTROL_SPARE_R_C2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1328;"	d
OMAP4_CORE_CONTROL_SPARE_R_C3_MASK	mach/ctrl_module_pad_core_44xx.h	1331;"	d
OMAP4_CORE_CONTROL_SPARE_R_C3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1330;"	d
OMAP4_CORE_CONTROL_SPARE_R_C4_MASK	mach/ctrl_module_pad_core_44xx.h	1333;"	d
OMAP4_CORE_CONTROL_SPARE_R_C4_SHIFT	mach/ctrl_module_pad_core_44xx.h	1332;"	d
OMAP4_CORE_CONTROL_SPARE_R_C5_MASK	mach/ctrl_module_pad_core_44xx.h	1335;"	d
OMAP4_CORE_CONTROL_SPARE_R_C5_SHIFT	mach/ctrl_module_pad_core_44xx.h	1334;"	d
OMAP4_CORE_CONTROL_SPARE_R_C6_MASK	mach/ctrl_module_pad_core_44xx.h	1337;"	d
OMAP4_CORE_CONTROL_SPARE_R_C6_SHIFT	mach/ctrl_module_pad_core_44xx.h	1336;"	d
OMAP4_CORE_CONTROL_SPARE_R_C7_MASK	mach/ctrl_module_pad_core_44xx.h	1339;"	d
OMAP4_CORE_CONTROL_SPARE_R_C7_SHIFT	mach/ctrl_module_pad_core_44xx.h	1338;"	d
OMAP4_CORE_CONTROL_SPARE_R_MASK	mach/ctrl_module_pad_core_44xx.h	1321;"	d
OMAP4_CORE_CONTROL_SPARE_R_SHIFT	mach/ctrl_module_pad_core_44xx.h	1320;"	d
OMAP4_CSI21_DX0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	203;"	d
OMAP4_CSI21_DX0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	202;"	d
OMAP4_CSI21_DX1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	199;"	d
OMAP4_CSI21_DX1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	198;"	d
OMAP4_CSI21_DX2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	195;"	d
OMAP4_CSI21_DX2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	194;"	d
OMAP4_CSI21_DX3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	191;"	d
OMAP4_CSI21_DX3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	190;"	d
OMAP4_CSI21_DX4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	187;"	d
OMAP4_CSI21_DX4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	186;"	d
OMAP4_CSI21_DY0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	201;"	d
OMAP4_CSI21_DY0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	200;"	d
OMAP4_CSI21_DY1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	197;"	d
OMAP4_CSI21_DY1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	196;"	d
OMAP4_CSI21_DY2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	193;"	d
OMAP4_CSI21_DY2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	192;"	d
OMAP4_CSI21_DY3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	189;"	d
OMAP4_CSI21_DY3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	188;"	d
OMAP4_CSI21_DY4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	185;"	d
OMAP4_CSI21_DY4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	184;"	d
OMAP4_CSI22_DX0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	183;"	d
OMAP4_CSI22_DX0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	182;"	d
OMAP4_CSI22_DX1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	179;"	d
OMAP4_CSI22_DX1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	178;"	d
OMAP4_CSI22_DY0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	181;"	d
OMAP4_CSI22_DY0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	180;"	d
OMAP4_CSI22_DY1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	177;"	d
OMAP4_CSI22_DY1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	176;"	d
OMAP4_CTRL_MODULE_CORE	mach/ctrl_module_core_44xx.h	25;"	d
OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL0	mach/ctrl_module_core_44xx.h	63;"	d
OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL1	mach/ctrl_module_core_44xx.h	64;"	d
OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL2	mach/ctrl_module_core_44xx.h	65;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_0	mach/ctrl_module_core_44xx.h	69;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_1	mach/ctrl_module_core_44xx.h	70;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_10	mach/ctrl_module_core_44xx.h	79;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_11	mach/ctrl_module_core_44xx.h	80;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_12	mach/ctrl_module_core_44xx.h	81;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_13	mach/ctrl_module_core_44xx.h	82;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_14	mach/ctrl_module_core_44xx.h	83;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_15	mach/ctrl_module_core_44xx.h	84;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_16	mach/ctrl_module_core_44xx.h	85;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_17	mach/ctrl_module_core_44xx.h	86;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_18	mach/ctrl_module_core_44xx.h	87;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_19	mach/ctrl_module_core_44xx.h	88;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_2	mach/ctrl_module_core_44xx.h	71;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_20	mach/ctrl_module_core_44xx.h	89;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_21	mach/ctrl_module_core_44xx.h	90;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_22	mach/ctrl_module_core_44xx.h	91;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_23	mach/ctrl_module_core_44xx.h	92;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_24	mach/ctrl_module_core_44xx.h	93;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_25	mach/ctrl_module_core_44xx.h	94;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_26	mach/ctrl_module_core_44xx.h	95;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_27	mach/ctrl_module_core_44xx.h	96;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_28	mach/ctrl_module_core_44xx.h	97;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_29	mach/ctrl_module_core_44xx.h	98;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_3	mach/ctrl_module_core_44xx.h	72;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_30	mach/ctrl_module_core_44xx.h	99;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_31	mach/ctrl_module_core_44xx.h	100;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_4	mach/ctrl_module_core_44xx.h	73;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_5	mach/ctrl_module_core_44xx.h	74;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_6	mach/ctrl_module_core_44xx.h	75;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_7	mach/ctrl_module_core_44xx.h	76;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_8	mach/ctrl_module_core_44xx.h	77;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_9	mach/ctrl_module_core_44xx.h	78;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DPLL_FREQLOCK_SEL	mach/ctrl_module_core_44xx.h	66;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DPLL_PHASELOCK_SEL	mach/ctrl_module_core_44xx.h	68;"	d
OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TINITZ_SEL	mach/ctrl_module_core_44xx.h	67;"	d
OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL0	mach/ctrl_module_core_44xx.h	59;"	d
OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL1	mach/ctrl_module_core_44xx.h	60;"	d
OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL2	mach/ctrl_module_core_44xx.h	61;"	d
OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL3	mach/ctrl_module_core_44xx.h	62;"	d
OMAP4_CTRL_MODULE_CORE_DEBOBS_FINAL_MUX_SEL	mach/ctrl_module_core_44xx.h	57;"	d
OMAP4_CTRL_MODULE_CORE_DEBOBS_MMR_MPU	mach/ctrl_module_core_44xx.h	58;"	d
OMAP4_CTRL_MODULE_CORE_DEV_CONF	mach/ctrl_module_core_44xx.h	44;"	d
OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_0	mach/ctrl_module_core_44xx.h	52;"	d
OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_1	mach/ctrl_module_core_44xx.h	53;"	d
OMAP4_CTRL_MODULE_CORE_DSP_BOOTADDR	mach/ctrl_module_core_44xx.h	45;"	d
OMAP4_CTRL_MODULE_CORE_DSS_CONTROL	mach/ctrl_module_core_44xx.h	55;"	d
OMAP4_CTRL_MODULE_CORE_HWOBS_CONTROL	mach/ctrl_module_core_44xx.h	56;"	d
OMAP4_CTRL_MODULE_CORE_ID_CODE	mach/ctrl_module_core_44xx.h	32;"	d
OMAP4_CTRL_MODULE_CORE_IP_HWINFO	mach/ctrl_module_core_44xx.h	29;"	d
OMAP4_CTRL_MODULE_CORE_IP_REVISION	mach/ctrl_module_core_44xx.h	28;"	d
OMAP4_CTRL_MODULE_CORE_IP_SYSCONFIG	mach/ctrl_module_core_44xx.h	30;"	d
OMAP4_CTRL_MODULE_CORE_LDOSRAM_CORE_VOLTAGE_CTRL	mach/ctrl_module_core_44xx.h	50;"	d
OMAP4_CTRL_MODULE_CORE_LDOSRAM_IVA_VOLTAGE_CTRL	mach/ctrl_module_core_44xx.h	48;"	d
OMAP4_CTRL_MODULE_CORE_LDOSRAM_MPU_VOLTAGE_CTRL	mach/ctrl_module_core_44xx.h	49;"	d
OMAP4_CTRL_MODULE_CORE_LDOVBB_IVA_VOLTAGE_CTRL	mach/ctrl_module_core_44xx.h	46;"	d
OMAP4_CTRL_MODULE_CORE_LDOVBB_MPU_VOLTAGE_CTRL	mach/ctrl_module_core_44xx.h	47;"	d
OMAP4_CTRL_MODULE_CORE_STATUS	mach/ctrl_module_core_44xx.h	43;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_0	mach/ctrl_module_core_44xx.h	31;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_1	mach/ctrl_module_core_44xx.h	33;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_2	mach/ctrl_module_core_44xx.h	34;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_3	mach/ctrl_module_core_44xx.h	35;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP	mach/ctrl_module_core_44xx.h	40;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_0	mach/ctrl_module_core_44xx.h	41;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_1	mach/ctrl_module_core_44xx.h	42;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_WKUP	mach/ctrl_module_core_44xx.h	39;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_0	mach/ctrl_module_core_44xx.h	36;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_1	mach/ctrl_module_core_44xx.h	37;"	d
OMAP4_CTRL_MODULE_CORE_STD_FUSE_USB_CONF	mach/ctrl_module_core_44xx.h	38;"	d
OMAP4_CTRL_MODULE_CORE_TEMP_SENSOR	mach/ctrl_module_core_44xx.h	51;"	d
OMAP4_CTRL_MODULE_CORE_USBOTGHS_CONTROL	mach/ctrl_module_core_44xx.h	54;"	d
OMAP4_CTRL_MODULE_PAD_ABE_CLKS_OFFSET	mux44xx.h	135;"	d
OMAP4_CTRL_MODULE_PAD_ABE_DMIC_CLK1_OFFSET	mux44xx.h	136;"	d
OMAP4_CTRL_MODULE_PAD_ABE_DMIC_DIN1_OFFSET	mux44xx.h	137;"	d
OMAP4_CTRL_MODULE_PAD_ABE_DMIC_DIN2_OFFSET	mux44xx.h	138;"	d
OMAP4_CTRL_MODULE_PAD_ABE_DMIC_DIN3_OFFSET	mux44xx.h	139;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP1_CLKX_OFFSET	mux44xx.h	127;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP1_DR_OFFSET	mux44xx.h	128;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP1_DX_OFFSET	mux44xx.h	129;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP1_FSX_OFFSET	mux44xx.h	130;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_CLKX_OFFSET	mux44xx.h	123;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_DR_OFFSET	mux44xx.h	124;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_DX_OFFSET	mux44xx.h	125;"	d
OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_FSX_OFFSET	mux44xx.h	126;"	d
OMAP4_CTRL_MODULE_PAD_ABE_PDM_DL_DATA_OFFSET	mux44xx.h	132;"	d
OMAP4_CTRL_MODULE_PAD_ABE_PDM_FRAME_OFFSET	mux44xx.h	133;"	d
OMAP4_CTRL_MODULE_PAD_ABE_PDM_LB_CLK_OFFSET	mux44xx.h	134;"	d
OMAP4_CTRL_MODULE_PAD_ABE_PDM_UL_DATA_OFFSET	mux44xx.h	131;"	d
OMAP4_CTRL_MODULE_PAD_C2C_DATA11_OFFSET	mux44xx.h	71;"	d
OMAP4_CTRL_MODULE_PAD_C2C_DATA12_OFFSET	mux44xx.h	72;"	d
OMAP4_CTRL_MODULE_PAD_C2C_DATA13_OFFSET	mux44xx.h	73;"	d
OMAP4_CTRL_MODULE_PAD_C2C_DATA14_OFFSET	mux44xx.h	74;"	d
OMAP4_CTRL_MODULE_PAD_C2C_DATA15_OFFSET	mux44xx.h	75;"	d
OMAP4_CTRL_MODULE_PAD_CAM_GLOBALRESET_OFFSET	mux44xx.h	96;"	d
OMAP4_CTRL_MODULE_PAD_CAM_SHUTTER_OFFSET	mux44xx.h	94;"	d
OMAP4_CTRL_MODULE_PAD_CAM_STROBE_OFFSET	mux44xx.h	95;"	d
OMAP4_CTRL_MODULE_PAD_CORE	mach/ctrl_module_pad_core_44xx.h	25;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_AVDAC	mach/ctrl_module_pad_core_44xx.h	52;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_BUS_HOLD	mach/ctrl_module_pad_core_44xx.h	71;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_C2C	mach/ctrl_module_pad_core_44xx.h	72;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_CAMERA_RX	mach/ctrl_module_pad_core_44xx.h	51;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_DSIPHY	mach/ctrl_module_pad_core_44xx.h	55;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_1	mach/ctrl_module_pad_core_44xx.h	76;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_2	mach/ctrl_module_pad_core_44xx.h	77;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_3	mach/ctrl_module_pad_core_44xx.h	78;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_4	mach/ctrl_module_pad_core_44xx.h	79;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_HDMI_TX_PHY	mach/ctrl_module_pad_core_44xx.h	53;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_HDQ	mach/ctrl_module_pad_core_44xx.h	62;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_HSI	mach/ctrl_module_pad_core_44xx.h	60;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_I2C_0	mach/ctrl_module_pad_core_44xx.h	50;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_I2C_1	mach/ctrl_module_pad_core_44xx.h	58;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_0	mach/ctrl_module_pad_core_44xx.h	63;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_1	mach/ctrl_module_pad_core_44xx.h	64;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_2	mach/ctrl_module_pad_core_44xx.h	65;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_3	mach/ctrl_module_pad_core_44xx.h	66;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_0	mach/ctrl_module_pad_core_44xx.h	67;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_1	mach/ctrl_module_pad_core_44xx.h	68;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_2	mach/ctrl_module_pad_core_44xx.h	69;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_3	mach/ctrl_module_pad_core_44xx.h	70;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_MCBSPLP	mach/ctrl_module_pad_core_44xx.h	56;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_MMC1	mach/ctrl_module_pad_core_44xx.h	59;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_MMC2	mach/ctrl_module_pad_core_44xx.h	54;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_PADCONF_GLOBAL	mach/ctrl_module_pad_core_44xx.h	38;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_PADCONF_MODE	mach/ctrl_module_pad_core_44xx.h	39;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_PBIASLITE	mach/ctrl_module_pad_core_44xx.h	49;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SLIMBUS	mach/ctrl_module_pad_core_44xx.h	48;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART1IO_PADCONF_0	mach/ctrl_module_pad_core_44xx.h	40;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART1IO_PADCONF_1	mach/ctrl_module_pad_core_44xx.h	41;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART2IO_PADCONF_0	mach/ctrl_module_pad_core_44xx.h	42;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART2IO_PADCONF_1	mach/ctrl_module_pad_core_44xx.h	43;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART3IO_PADCONF_0	mach/ctrl_module_pad_core_44xx.h	44;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART3IO_PADCONF_1	mach/ctrl_module_pad_core_44xx.h	45;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART3IO_PADCONF_2	mach/ctrl_module_pad_core_44xx.h	46;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_USB	mach/ctrl_module_pad_core_44xx.h	61;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_USB2PHYCORE	mach/ctrl_module_pad_core_44xx.h	57;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_USBB_HSIC	mach/ctrl_module_pad_core_44xx.h	47;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CORE_CONTROL_SPARE_R	mach/ctrl_module_pad_core_44xx.h	74;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CORE_CONTROL_SPARE_RW	mach/ctrl_module_pad_core_44xx.h	73;"	d
OMAP4_CTRL_MODULE_PAD_CORE_CORE_CONTROL_SPARE_R_C0	mach/ctrl_module_pad_core_44xx.h	75;"	d
OMAP4_CTRL_MODULE_PAD_CORE_IP_HWINFO	mach/ctrl_module_pad_core_44xx.h	29;"	d
OMAP4_CTRL_MODULE_PAD_CORE_IP_REVISION	mach/ctrl_module_pad_core_44xx.h	28;"	d
OMAP4_CTRL_MODULE_PAD_CORE_IP_SYSCONFIG	mach/ctrl_module_pad_core_44xx.h	30;"	d
OMAP4_CTRL_MODULE_PAD_CORE_MUX_PBASE	mux44xx.h	29;"	d
OMAP4_CTRL_MODULE_PAD_CORE_MUX_SIZE	mux44xx.h	257;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_0	mach/ctrl_module_pad_core_44xx.h	31;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_1	mach/ctrl_module_pad_core_44xx.h	32;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_2	mach/ctrl_module_pad_core_44xx.h	33;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_3	mach/ctrl_module_pad_core_44xx.h	34;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_4	mach/ctrl_module_pad_core_44xx.h	35;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_5	mach/ctrl_module_pad_core_44xx.h	36;"	d
OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_6	mach/ctrl_module_pad_core_44xx.h	37;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DX0_OFFSET	mux44xx.h	80;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DX1_OFFSET	mux44xx.h	82;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DX2_OFFSET	mux44xx.h	84;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DX3_OFFSET	mux44xx.h	86;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DX4_OFFSET	mux44xx.h	88;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DY0_OFFSET	mux44xx.h	81;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DY1_OFFSET	mux44xx.h	83;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DY2_OFFSET	mux44xx.h	85;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DY3_OFFSET	mux44xx.h	87;"	d
OMAP4_CTRL_MODULE_PAD_CSI21_DY4_OFFSET	mux44xx.h	89;"	d
OMAP4_CTRL_MODULE_PAD_CSI22_DX0_OFFSET	mux44xx.h	90;"	d
OMAP4_CTRL_MODULE_PAD_CSI22_DX1_OFFSET	mux44xx.h	92;"	d
OMAP4_CTRL_MODULE_PAD_CSI22_DY0_OFFSET	mux44xx.h	91;"	d
OMAP4_CTRL_MODULE_PAD_CSI22_DY1_OFFSET	mux44xx.h	93;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU0_OFFSET	mux44xx.h	215;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU10_OFFSET	mux44xx.h	225;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU11_OFFSET	mux44xx.h	226;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU12_OFFSET	mux44xx.h	227;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU13_OFFSET	mux44xx.h	228;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU14_OFFSET	mux44xx.h	229;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU15_OFFSET	mux44xx.h	230;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU16_OFFSET	mux44xx.h	231;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU17_OFFSET	mux44xx.h	232;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU18_OFFSET	mux44xx.h	233;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU19_OFFSET	mux44xx.h	234;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU1_OFFSET	mux44xx.h	216;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU2_OFFSET	mux44xx.h	217;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU3_OFFSET	mux44xx.h	218;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU4_OFFSET	mux44xx.h	219;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU5_OFFSET	mux44xx.h	220;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU6_OFFSET	mux44xx.h	221;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU7_OFFSET	mux44xx.h	222;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU8_OFFSET	mux44xx.h	223;"	d
OMAP4_CTRL_MODULE_PAD_DPM_EMU9_OFFSET	mux44xx.h	224;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK0_OUT_OFFSET	mux44xx.h	275;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK1_OUT_OFFSET	mux44xx.h	205;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK2_OUT_OFFSET	mux44xx.h	206;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK3_OUT_OFFSET	mux44xx.h	277;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK3_REQ_OFFSET	mux44xx.h	276;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK4_OUT_OFFSET	mux44xx.h	279;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK4_REQ_OFFSET	mux44xx.h	278;"	d
OMAP4_CTRL_MODULE_PAD_FREF_CLK_IOREQ_OFFSET	mux44xx.h	274;"	d
OMAP4_CTRL_MODULE_PAD_FREF_SLICER_IN_OFFSET	mux44xx.h	273;"	d
OMAP4_CTRL_MODULE_PAD_FREF_XTAL_IN_OFFSET	mux44xx.h	272;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A16_OFFSET	mux44xx.h	48;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A17_OFFSET	mux44xx.h	49;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A18_OFFSET	mux44xx.h	50;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A19_OFFSET	mux44xx.h	51;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A20_OFFSET	mux44xx.h	52;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A21_OFFSET	mux44xx.h	53;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A22_OFFSET	mux44xx.h	54;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A23_OFFSET	mux44xx.h	55;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A24_OFFSET	mux44xx.h	56;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_A25_OFFSET	mux44xx.h	57;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD0_OFFSET	mux44xx.h	32;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD10_OFFSET	mux44xx.h	42;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD11_OFFSET	mux44xx.h	43;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD12_OFFSET	mux44xx.h	44;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD13_OFFSET	mux44xx.h	45;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD14_OFFSET	mux44xx.h	46;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD15_OFFSET	mux44xx.h	47;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD1_OFFSET	mux44xx.h	33;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD2_OFFSET	mux44xx.h	34;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD3_OFFSET	mux44xx.h	35;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD4_OFFSET	mux44xx.h	36;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD5_OFFSET	mux44xx.h	37;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD6_OFFSET	mux44xx.h	38;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD7_OFFSET	mux44xx.h	39;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD8_OFFSET	mux44xx.h	40;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_AD9_OFFSET	mux44xx.h	41;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_CLK_OFFSET	mux44xx.h	63;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NADV_ALE_OFFSET	mux44xx.h	64;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NBE0_CLE_OFFSET	mux44xx.h	67;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NBE1_OFFSET	mux44xx.h	68;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS0_OFFSET	mux44xx.h	58;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS1_OFFSET	mux44xx.h	59;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS2_OFFSET	mux44xx.h	60;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS3_OFFSET	mux44xx.h	61;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS4_OFFSET	mux44xx.h	238;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS5_OFFSET	mux44xx.h	239;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS6_OFFSET	mux44xx.h	240;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NCS7_OFFSET	mux44xx.h	241;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NOE_OFFSET	mux44xx.h	65;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NWE_OFFSET	mux44xx.h	66;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_NWP_OFFSET	mux44xx.h	62;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_WAIT0_OFFSET	mux44xx.h	69;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_WAIT1_OFFSET	mux44xx.h	70;"	d
OMAP4_CTRL_MODULE_PAD_GPMC_WAIT2_OFFSET	mux44xx.h	237;"	d
OMAP4_CTRL_MODULE_PAD_HDMI_CEC_OFFSET	mux44xx.h	77;"	d
OMAP4_CTRL_MODULE_PAD_HDMI_DDC_SCL_OFFSET	mux44xx.h	78;"	d
OMAP4_CTRL_MODULE_PAD_HDMI_DDC_SDA_OFFSET	mux44xx.h	79;"	d
OMAP4_CTRL_MODULE_PAD_HDMI_HPD_OFFSET	mux44xx.h	76;"	d
OMAP4_CTRL_MODULE_PAD_HDQ_SIO_OFFSET	mux44xx.h	144;"	d
OMAP4_CTRL_MODULE_PAD_I2C1_SCL_OFFSET	mux44xx.h	145;"	d
OMAP4_CTRL_MODULE_PAD_I2C1_SDA_OFFSET	mux44xx.h	146;"	d
OMAP4_CTRL_MODULE_PAD_I2C2_SCL_OFFSET	mux44xx.h	147;"	d
OMAP4_CTRL_MODULE_PAD_I2C2_SDA_OFFSET	mux44xx.h	148;"	d
OMAP4_CTRL_MODULE_PAD_I2C3_SCL_OFFSET	mux44xx.h	149;"	d
OMAP4_CTRL_MODULE_PAD_I2C3_SDA_OFFSET	mux44xx.h	150;"	d
OMAP4_CTRL_MODULE_PAD_I2C4_SCL_OFFSET	mux44xx.h	151;"	d
OMAP4_CTRL_MODULE_PAD_I2C4_SDA_OFFSET	mux44xx.h	152;"	d
OMAP4_CTRL_MODULE_PAD_JTAG_NTRST_OFFSET	mux44xx.h	287;"	d
OMAP4_CTRL_MODULE_PAD_JTAG_RTCK_OFFSET	mux44xx.h	289;"	d
OMAP4_CTRL_MODULE_PAD_JTAG_TCK_OFFSET	mux44xx.h	288;"	d
OMAP4_CTRL_MODULE_PAD_JTAG_TDI_OFFSET	mux44xx.h	291;"	d
OMAP4_CTRL_MODULE_PAD_JTAG_TDO_OFFSET	mux44xx.h	292;"	d
OMAP4_CTRL_MODULE_PAD_JTAG_TMS_TMSC_OFFSET	mux44xx.h	290;"	d
OMAP4_CTRL_MODULE_PAD_KPD_COL0_OFFSET	mux44xx.h	246;"	d
OMAP4_CTRL_MODULE_PAD_KPD_COL1_OFFSET	mux44xx.h	247;"	d
OMAP4_CTRL_MODULE_PAD_KPD_COL2_OFFSET	mux44xx.h	248;"	d
OMAP4_CTRL_MODULE_PAD_KPD_COL3_OFFSET	mux44xx.h	243;"	d
OMAP4_CTRL_MODULE_PAD_KPD_COL4_OFFSET	mux44xx.h	244;"	d
OMAP4_CTRL_MODULE_PAD_KPD_COL5_OFFSET	mux44xx.h	245;"	d
OMAP4_CTRL_MODULE_PAD_KPD_ROW0_OFFSET	mux44xx.h	252;"	d
OMAP4_CTRL_MODULE_PAD_KPD_ROW1_OFFSET	mux44xx.h	253;"	d
OMAP4_CTRL_MODULE_PAD_KPD_ROW2_OFFSET	mux44xx.h	254;"	d
OMAP4_CTRL_MODULE_PAD_KPD_ROW3_OFFSET	mux44xx.h	249;"	d
OMAP4_CTRL_MODULE_PAD_KPD_ROW4_OFFSET	mux44xx.h	250;"	d
OMAP4_CTRL_MODULE_PAD_KPD_ROW5_OFFSET	mux44xx.h	251;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_CLK_OFFSET	mux44xx.h	153;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_CS0_OFFSET	mux44xx.h	156;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_CS1_OFFSET	mux44xx.h	157;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_CS2_OFFSET	mux44xx.h	158;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_CS3_OFFSET	mux44xx.h	159;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_SIMO_OFFSET	mux44xx.h	155;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI1_SOMI_OFFSET	mux44xx.h	154;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI4_CLK_OFFSET	mux44xx.h	170;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI4_CS0_OFFSET	mux44xx.h	173;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI4_SIMO_OFFSET	mux44xx.h	171;"	d
OMAP4_CTRL_MODULE_PAD_MCSPI4_SOMI_OFFSET	mux44xx.h	172;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_CLK_OFFSET	mux44xx.h	113;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_CMD_OFFSET	mux44xx.h	114;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT0_OFFSET	mux44xx.h	115;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT1_OFFSET	mux44xx.h	116;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT2_OFFSET	mux44xx.h	117;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT3_OFFSET	mux44xx.h	118;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT4_OFFSET	mux44xx.h	119;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT5_OFFSET	mux44xx.h	120;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT6_OFFSET	mux44xx.h	121;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT7_OFFSET	mux44xx.h	122;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC5_CLK_OFFSET	mux44xx.h	164;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC5_CMD_OFFSET	mux44xx.h	165;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC5_DAT0_OFFSET	mux44xx.h	166;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC5_DAT1_OFFSET	mux44xx.h	167;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC5_DAT2_OFFSET	mux44xx.h	168;"	d
OMAP4_CTRL_MODULE_PAD_SDMMC5_DAT3_OFFSET	mux44xx.h	169;"	d
OMAP4_CTRL_MODULE_PAD_SIM_CD_OFFSET	mux44xx.h	268;"	d
OMAP4_CTRL_MODULE_PAD_SIM_CLK_OFFSET	mux44xx.h	266;"	d
OMAP4_CTRL_MODULE_PAD_SIM_IO_OFFSET	mux44xx.h	265;"	d
OMAP4_CTRL_MODULE_PAD_SIM_PWRCTRL_OFFSET	mux44xx.h	269;"	d
OMAP4_CTRL_MODULE_PAD_SIM_RESET_OFFSET	mux44xx.h	267;"	d
OMAP4_CTRL_MODULE_PAD_SR_SCL_OFFSET	mux44xx.h	270;"	d
OMAP4_CTRL_MODULE_PAD_SR_SDA_OFFSET	mux44xx.h	271;"	d
OMAP4_CTRL_MODULE_PAD_SYS_32K_OFFSET	mux44xx.h	280;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT0_OFFSET	mux44xx.h	209;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT1_OFFSET	mux44xx.h	210;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT2_OFFSET	mux44xx.h	211;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT3_OFFSET	mux44xx.h	212;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT4_OFFSET	mux44xx.h	213;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT5_OFFSET	mux44xx.h	214;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT6_OFFSET	mux44xx.h	285;"	d
OMAP4_CTRL_MODULE_PAD_SYS_BOOT7_OFFSET	mux44xx.h	286;"	d
OMAP4_CTRL_MODULE_PAD_SYS_NIRQ1_OFFSET	mux44xx.h	207;"	d
OMAP4_CTRL_MODULE_PAD_SYS_NIRQ2_OFFSET	mux44xx.h	208;"	d
OMAP4_CTRL_MODULE_PAD_SYS_NRESPWRON_OFFSET	mux44xx.h	281;"	d
OMAP4_CTRL_MODULE_PAD_SYS_NRESWARM_OFFSET	mux44xx.h	282;"	d
OMAP4_CTRL_MODULE_PAD_SYS_PWRON_RESET_OUT_OFFSET	mux44xx.h	284;"	d
OMAP4_CTRL_MODULE_PAD_SYS_PWR_REQ_OFFSET	mux44xx.h	283;"	d
OMAP4_CTRL_MODULE_PAD_UART2_CTS_OFFSET	mux44xx.h	140;"	d
OMAP4_CTRL_MODULE_PAD_UART2_RTS_OFFSET	mux44xx.h	141;"	d
OMAP4_CTRL_MODULE_PAD_UART2_RX_OFFSET	mux44xx.h	142;"	d
OMAP4_CTRL_MODULE_PAD_UART2_TX_OFFSET	mux44xx.h	143;"	d
OMAP4_CTRL_MODULE_PAD_UART3_CTS_RCTX_OFFSET	mux44xx.h	160;"	d
OMAP4_CTRL_MODULE_PAD_UART3_RTS_SD_OFFSET	mux44xx.h	161;"	d
OMAP4_CTRL_MODULE_PAD_UART3_RX_IRRX_OFFSET	mux44xx.h	162;"	d
OMAP4_CTRL_MODULE_PAD_UART3_TX_IRTX_OFFSET	mux44xx.h	163;"	d
OMAP4_CTRL_MODULE_PAD_UART4_RX_OFFSET	mux44xx.h	174;"	d
OMAP4_CTRL_MODULE_PAD_UART4_TX_OFFSET	mux44xx.h	175;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_RX0_OFFSET	mux44xx.h	196;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_RX1_OFFSET	mux44xx.h	198;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_RX2_OFFSET	mux44xx.h	200;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_RY0_OFFSET	mux44xx.h	197;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_RY1_OFFSET	mux44xx.h	199;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_RY2_OFFSET	mux44xx.h	201;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_TX0_OFFSET	mux44xx.h	190;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_TX1_OFFSET	mux44xx.h	192;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_TX2_OFFSET	mux44xx.h	194;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_TY0_OFFSET	mux44xx.h	191;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_TY1_OFFSET	mux44xx.h	193;"	d
OMAP4_CTRL_MODULE_PAD_UNIPRO_TY2_OFFSET	mux44xx.h	195;"	d
OMAP4_CTRL_MODULE_PAD_USBA0_OTG_CE_OFFSET	mux44xx.h	202;"	d
OMAP4_CTRL_MODULE_PAD_USBA0_OTG_DM_OFFSET	mux44xx.h	204;"	d
OMAP4_CTRL_MODULE_PAD_USBA0_OTG_DP_OFFSET	mux44xx.h	203;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_HSIC_DATA_OFFSET	mux44xx.h	109;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_HSIC_STROBE_OFFSET	mux44xx.h	110;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_CLK_OFFSET	mux44xx.h	97;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT0_OFFSET	mux44xx.h	101;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT1_OFFSET	mux44xx.h	102;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT2_OFFSET	mux44xx.h	103;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT3_OFFSET	mux44xx.h	104;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT4_OFFSET	mux44xx.h	105;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT5_OFFSET	mux44xx.h	106;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT6_OFFSET	mux44xx.h	107;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT7_OFFSET	mux44xx.h	108;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DIR_OFFSET	mux44xx.h	99;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_NXT_OFFSET	mux44xx.h	100;"	d
OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_STP_OFFSET	mux44xx.h	98;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_HSIC_DATA_OFFSET	mux44xx.h	188;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_HSIC_STROBE_OFFSET	mux44xx.h	189;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_CLK_OFFSET	mux44xx.h	176;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT0_OFFSET	mux44xx.h	180;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT1_OFFSET	mux44xx.h	181;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT2_OFFSET	mux44xx.h	182;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT3_OFFSET	mux44xx.h	183;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT4_OFFSET	mux44xx.h	184;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT5_OFFSET	mux44xx.h	185;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT6_OFFSET	mux44xx.h	186;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DAT7_OFFSET	mux44xx.h	187;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_DIR_OFFSET	mux44xx.h	178;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_NXT_OFFSET	mux44xx.h	179;"	d
OMAP4_CTRL_MODULE_PAD_USBB2_ULPITLL_STP_OFFSET	mux44xx.h	177;"	d
OMAP4_CTRL_MODULE_PAD_USBC1_ICUSB_DM_OFFSET	mux44xx.h	112;"	d
OMAP4_CTRL_MODULE_PAD_USBC1_ICUSB_DP_OFFSET	mux44xx.h	111;"	d
OMAP4_CTRL_MODULE_PAD_WKUP	mach/ctrl_module_pad_wkup_44xx.h	25;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_I2C_2	mach/ctrl_module_pad_wkup_44xx.h	37;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_JTAG	mach/ctrl_module_pad_wkup_44xx.h	38;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_PADCONF_MODE	mach/ctrl_module_pad_wkup_44xx.h	34;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_SMART1NOPMIO_PADCONF_0	mach/ctrl_module_pad_wkup_44xx.h	32;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_SMART1NOPMIO_PADCONF_1	mach/ctrl_module_pad_wkup_44xx.h	33;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_SYS	mach/ctrl_module_pad_wkup_44xx.h	39;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_USIMIO	mach/ctrl_module_pad_wkup_44xx.h	36;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_XTAL_OSCILLATOR	mach/ctrl_module_pad_wkup_44xx.h	35;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_IP_HWINFO	mach/ctrl_module_pad_wkup_44xx.h	29;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_IP_REVISION	mach/ctrl_module_pad_wkup_44xx.h	28;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_IP_SYSCONFIG	mach/ctrl_module_pad_wkup_44xx.h	30;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_MUX_PBASE	mux44xx.h	262;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_MUX_SIZE	mux44xx.h	294;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_PADCONF_WAKEUPEVENT_0	mach/ctrl_module_pad_wkup_44xx.h	31;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_WKUP_CONTROL_SPARE_R	mach/ctrl_module_pad_wkup_44xx.h	41;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_WKUP_CONTROL_SPARE_RW	mach/ctrl_module_pad_wkup_44xx.h	40;"	d
OMAP4_CTRL_MODULE_PAD_WKUP_WKUP_CONTROL_SPARE_R_C0	mach/ctrl_module_pad_wkup_44xx.h	42;"	d
OMAP4_CTRL_MODULE_WKUP	mach/ctrl_module_wkup_44xx.h	25;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_0	mach/ctrl_module_wkup_44xx.h	31;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_1	mach/ctrl_module_wkup_44xx.h	32;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_10	mach/ctrl_module_wkup_44xx.h	41;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_11	mach/ctrl_module_wkup_44xx.h	42;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_12	mach/ctrl_module_wkup_44xx.h	43;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_13	mach/ctrl_module_wkup_44xx.h	44;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_14	mach/ctrl_module_wkup_44xx.h	45;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_15	mach/ctrl_module_wkup_44xx.h	46;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_16	mach/ctrl_module_wkup_44xx.h	47;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_17	mach/ctrl_module_wkup_44xx.h	48;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_18	mach/ctrl_module_wkup_44xx.h	49;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_19	mach/ctrl_module_wkup_44xx.h	50;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_2	mach/ctrl_module_wkup_44xx.h	33;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_20	mach/ctrl_module_wkup_44xx.h	51;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_21	mach/ctrl_module_wkup_44xx.h	52;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_22	mach/ctrl_module_wkup_44xx.h	53;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_23	mach/ctrl_module_wkup_44xx.h	54;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_24	mach/ctrl_module_wkup_44xx.h	55;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_25	mach/ctrl_module_wkup_44xx.h	56;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_26	mach/ctrl_module_wkup_44xx.h	57;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_27	mach/ctrl_module_wkup_44xx.h	58;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_28	mach/ctrl_module_wkup_44xx.h	59;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_29	mach/ctrl_module_wkup_44xx.h	60;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_3	mach/ctrl_module_wkup_44xx.h	34;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_30	mach/ctrl_module_wkup_44xx.h	61;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_31	mach/ctrl_module_wkup_44xx.h	62;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_4	mach/ctrl_module_wkup_44xx.h	35;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_5	mach/ctrl_module_wkup_44xx.h	36;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_6	mach/ctrl_module_wkup_44xx.h	37;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_7	mach/ctrl_module_wkup_44xx.h	38;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_8	mach/ctrl_module_wkup_44xx.h	39;"	d
OMAP4_CTRL_MODULE_WKUP_CONF_DEBUG_SEL_TST_9	mach/ctrl_module_wkup_44xx.h	40;"	d
OMAP4_CTRL_MODULE_WKUP_IP_HWINFO	mach/ctrl_module_wkup_44xx.h	29;"	d
OMAP4_CTRL_MODULE_WKUP_IP_REVISION	mach/ctrl_module_wkup_44xx.h	28;"	d
OMAP4_CTRL_MODULE_WKUP_IP_SYSCONFIG	mach/ctrl_module_wkup_44xx.h	30;"	d
OMAP4_D2DWARMRSTST_MASK	scrm44xx.h	173;"	d
OMAP4_D2DWARMRSTST_SHIFT	scrm44xx.h	172;"	d
OMAP4_DEVICE_TYPE_MASK	mach/ctrl_module_core_44xx.h	180;"	d
OMAP4_DEVICE_TYPE_SHIFT	mach/ctrl_module_core_44xx.h	179;"	d
OMAP4_DEV_CONF_MASK	mach/ctrl_module_core_44xx.h	186;"	d
OMAP4_DEV_CONF_SHIFT	mach/ctrl_module_core_44xx.h	185;"	d
OMAP4_DISABLECLK_MASK	scrm44xx.h	137;"	d
OMAP4_DISABLECLK_SHIFT	scrm44xx.h	136;"	d
OMAP4_DISCHRGVBUS_MASK	mach/ctrl_module_core_44xx.h	320;"	d
OMAP4_DISCHRGVBUS_SHIFT	mach/ctrl_module_core_44xx.h	319;"	d
OMAP4_DMIC_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	729;"	d
OMAP4_DMIC_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	728;"	d
OMAP4_DMIC_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	687;"	d
OMAP4_DMIC_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	686;"	d
OMAP4_DOWNTIME_MASK	scrm44xx.h	97;"	d
OMAP4_DOWNTIME_SHIFT	scrm44xx.h	96;"	d
OMAP4_DPLL_ABE_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	278;"	d
OMAP4_DPLL_ABE_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	276;"	d
OMAP4_DPLL_ABE_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	275;"	d
OMAP4_DPLL_ABE_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	277;"	d
OMAP4_DPLL_CORE_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	286;"	d
OMAP4_DPLL_CORE_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	284;"	d
OMAP4_DPLL_CORE_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	283;"	d
OMAP4_DPLL_CORE_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	285;"	d
OMAP4_DPLL_DSI1_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	316;"	d
OMAP4_DPLL_DSI1_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	314;"	d
OMAP4_DPLL_DSI1_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	313;"	d
OMAP4_DPLL_DSI1_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	315;"	d
OMAP4_DPLL_DSI2_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	312;"	d
OMAP4_DPLL_DSI2_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	310;"	d
OMAP4_DPLL_DSI2_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	309;"	d
OMAP4_DPLL_DSI2_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	311;"	d
OMAP4_DPLL_HDMI_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	308;"	d
OMAP4_DPLL_HDMI_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	306;"	d
OMAP4_DPLL_HDMI_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	305;"	d
OMAP4_DPLL_HDMI_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	307;"	d
OMAP4_DPLL_IVA_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	290;"	d
OMAP4_DPLL_IVA_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	288;"	d
OMAP4_DPLL_IVA_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	287;"	d
OMAP4_DPLL_IVA_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	289;"	d
OMAP4_DPLL_MPU_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	294;"	d
OMAP4_DPLL_MPU_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	292;"	d
OMAP4_DPLL_MPU_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	291;"	d
OMAP4_DPLL_MPU_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	293;"	d
OMAP4_DPLL_PER_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	282;"	d
OMAP4_DPLL_PER_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	280;"	d
OMAP4_DPLL_PER_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	279;"	d
OMAP4_DPLL_PER_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	281;"	d
OMAP4_DPLL_UNIPRO_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	300;"	d
OMAP4_DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	298;"	d
OMAP4_DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	297;"	d
OMAP4_DPLL_UNIPRO_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	299;"	d
OMAP4_DPLL_USB_NWELL_TRIM_MASK	mach/ctrl_module_core_44xx.h	304;"	d
OMAP4_DPLL_USB_NWELL_TRIM_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	302;"	d
OMAP4_DPLL_USB_NWELL_TRIM_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	301;"	d
OMAP4_DPLL_USB_NWELL_TRIM_SHIFT	mach/ctrl_module_core_44xx.h	303;"	d
OMAP4_DPM_DR0_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	156;"	d
OMAP4_DPM_DR0_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	155;"	d
OMAP4_DPM_DR0_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	136;"	d
OMAP4_DPM_DR0_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	135;"	d
OMAP4_DPM_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	617;"	d
OMAP4_DPM_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	616;"	d
OMAP4_DPM_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	619;"	d
OMAP4_DPM_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	618;"	d
OMAP4_DPM_DR3_LB_MASK	mach/ctrl_module_pad_core_44xx.h	621;"	d
OMAP4_DPM_DR3_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	620;"	d
OMAP4_DPM_EMU0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	459;"	d
OMAP4_DPM_EMU0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	458;"	d
OMAP4_DPM_EMU10_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	439;"	d
OMAP4_DPM_EMU10_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	438;"	d
OMAP4_DPM_EMU11_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	437;"	d
OMAP4_DPM_EMU11_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	436;"	d
OMAP4_DPM_EMU12_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	517;"	d
OMAP4_DPM_EMU12_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	516;"	d
OMAP4_DPM_EMU13_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	515;"	d
OMAP4_DPM_EMU13_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	514;"	d
OMAP4_DPM_EMU14_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	513;"	d
OMAP4_DPM_EMU14_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	512;"	d
OMAP4_DPM_EMU15_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	511;"	d
OMAP4_DPM_EMU15_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	510;"	d
OMAP4_DPM_EMU16_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	509;"	d
OMAP4_DPM_EMU16_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	508;"	d
OMAP4_DPM_EMU17_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	507;"	d
OMAP4_DPM_EMU17_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	506;"	d
OMAP4_DPM_EMU18_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	505;"	d
OMAP4_DPM_EMU18_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	504;"	d
OMAP4_DPM_EMU19_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	503;"	d
OMAP4_DPM_EMU19_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	502;"	d
OMAP4_DPM_EMU1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	457;"	d
OMAP4_DPM_EMU1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	456;"	d
OMAP4_DPM_EMU2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	455;"	d
OMAP4_DPM_EMU2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	454;"	d
OMAP4_DPM_EMU3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	453;"	d
OMAP4_DPM_EMU3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	452;"	d
OMAP4_DPM_EMU4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	451;"	d
OMAP4_DPM_EMU4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	450;"	d
OMAP4_DPM_EMU5_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	449;"	d
OMAP4_DPM_EMU5_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	448;"	d
OMAP4_DPM_EMU6_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	447;"	d
OMAP4_DPM_EMU6_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	446;"	d
OMAP4_DPM_EMU7_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	445;"	d
OMAP4_DPM_EMU7_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	444;"	d
OMAP4_DPM_EMU8_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	443;"	d
OMAP4_DPM_EMU8_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	442;"	d
OMAP4_DPM_EMU9_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	441;"	d
OMAP4_DPM_EMU9_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	440;"	d
OMAP4_DRVVBUS_MASK	mach/ctrl_module_core_44xx.h	324;"	d
OMAP4_DRVVBUS_SHIFT	mach/ctrl_module_core_44xx.h	323;"	d
OMAP4_DSI1_LANEENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	943;"	d
OMAP4_DSI1_LANEENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	942;"	d
OMAP4_DSI1_PIPD_MASK	mach/ctrl_module_pad_core_44xx.h	945;"	d
OMAP4_DSI1_PIPD_SHIFT	mach/ctrl_module_pad_core_44xx.h	944;"	d
OMAP4_DSI2_LANEENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	941;"	d
OMAP4_DSI2_LANEENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	940;"	d
OMAP4_DSI2_PIPD_MASK	mach/ctrl_module_pad_core_44xx.h	947;"	d
OMAP4_DSI2_PIPD_SHIFT	mach/ctrl_module_pad_core_44xx.h	946;"	d
OMAP4_DSS_MUX6_SELECT_MASK	mach/ctrl_module_core_44xx.h	340;"	d
OMAP4_DSS_MUX6_SELECT_SHIFT	mach/ctrl_module_core_44xx.h	339;"	d
OMAP4_EFUSE_SMART2TEST_N0_MASK	mach/ctrl_module_pad_core_44xx.h	1361;"	d
OMAP4_EFUSE_SMART2TEST_N0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1360;"	d
OMAP4_EFUSE_SMART2TEST_N1_MASK	mach/ctrl_module_pad_core_44xx.h	1363;"	d
OMAP4_EFUSE_SMART2TEST_N1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1362;"	d
OMAP4_EFUSE_SMART2TEST_N2_MASK	mach/ctrl_module_pad_core_44xx.h	1365;"	d
OMAP4_EFUSE_SMART2TEST_N2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1364;"	d
OMAP4_EFUSE_SMART2TEST_N3_MASK	mach/ctrl_module_pad_core_44xx.h	1367;"	d
OMAP4_EFUSE_SMART2TEST_N3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1366;"	d
OMAP4_EFUSE_SMART2TEST_P0_MASK	mach/ctrl_module_pad_core_44xx.h	1353;"	d
OMAP4_EFUSE_SMART2TEST_P0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1352;"	d
OMAP4_EFUSE_SMART2TEST_P1_MASK	mach/ctrl_module_pad_core_44xx.h	1355;"	d
OMAP4_EFUSE_SMART2TEST_P1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1354;"	d
OMAP4_EFUSE_SMART2TEST_P2_MASK	mach/ctrl_module_pad_core_44xx.h	1357;"	d
OMAP4_EFUSE_SMART2TEST_P2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1356;"	d
OMAP4_EFUSE_SMART2TEST_P3_MASK	mach/ctrl_module_pad_core_44xx.h	1359;"	d
OMAP4_EFUSE_SMART2TEST_P3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1358;"	d
OMAP4_ENABLE_EXTPWRONRSTCTRL_MASK	scrm44xx.h	157;"	d
OMAP4_ENABLE_EXTPWRONRSTCTRL_SHIFT	scrm44xx.h	156;"	d
OMAP4_ENABLE_EXT_MASK	scrm44xx.h	109;"	d
OMAP4_ENABLE_EXT_SHIFT	scrm44xx.h	108;"	d
OMAP4_ENABLE_INT_MASK	scrm44xx.h	111;"	d
OMAP4_ENABLE_INT_SHIFT	scrm44xx.h	110;"	d
OMAP4_ENABLE_MASK	scrm44xx.h	139;"	d
OMAP4_ENABLE_SHIFT	scrm44xx.h	138;"	d
OMAP4_EXTWARMRSTST_MASK	scrm44xx.h	161;"	d
OMAP4_EXTWARMRSTST_SHIFT	scrm44xx.h	160;"	d
OMAP4_FORCE_OFFMODE_EN_MASK	mach/ctrl_module_pad_core_44xx.h	521;"	d
OMAP4_FORCE_OFFMODE_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	520;"	d
OMAP4_FREF_CLK0_OUT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	102;"	d
OMAP4_FREF_CLK0_OUT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	101;"	d
OMAP4_FREF_CLK1_OUT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	479;"	d
OMAP4_FREF_CLK1_OUT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	478;"	d
OMAP4_FREF_CLK2_OUT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	477;"	d
OMAP4_FREF_CLK2_OUT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	476;"	d
OMAP4_FREF_CLK3_OUT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	98;"	d
OMAP4_FREF_CLK3_OUT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	97;"	d
OMAP4_FREF_CLK3_REQ_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	100;"	d
OMAP4_FREF_CLK3_REQ_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	99;"	d
OMAP4_FREF_CLK4_OUT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	94;"	d
OMAP4_FREF_CLK4_OUT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	93;"	d
OMAP4_FREF_CLK4_REQ_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	96;"	d
OMAP4_FREF_CLK4_REQ_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	95;"	d
OMAP4_FREF_CLK_IOREQ_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	104;"	d
OMAP4_FREF_CLK_IOREQ_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	103;"	d
OMAP4_FREF_DR0_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	142;"	d
OMAP4_FREF_DR0_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	141;"	d
OMAP4_FREF_DR0_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	122;"	d
OMAP4_FREF_DR0_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	121;"	d
OMAP4_FREF_DR1_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	144;"	d
OMAP4_FREF_DR1_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	143;"	d
OMAP4_FREF_DR1_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	124;"	d
OMAP4_FREF_DR1_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	123;"	d
OMAP4_FREF_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	585;"	d
OMAP4_FREF_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	584;"	d
OMAP4_FREF_DR2_SC_MASK	mach/ctrl_module_pad_core_44xx.h	551;"	d
OMAP4_FREF_DR2_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	550;"	d
OMAP4_FREF_DR3_LB_MASK	mach/ctrl_module_pad_core_44xx.h	587;"	d
OMAP4_FREF_DR3_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	586;"	d
OMAP4_FREF_DR3_SC_MASK	mach/ctrl_module_pad_core_44xx.h	553;"	d
OMAP4_FREF_DR3_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	552;"	d
OMAP4_FREF_DR4_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	146;"	d
OMAP4_FREF_DR4_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	145;"	d
OMAP4_FREF_DR4_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	126;"	d
OMAP4_FREF_DR4_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	125;"	d
OMAP4_FREF_DR5_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	148;"	d
OMAP4_FREF_DR5_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	147;"	d
OMAP4_FREF_DR5_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	128;"	d
OMAP4_FREF_DR5_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	127;"	d
OMAP4_FREF_DR6_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	150;"	d
OMAP4_FREF_DR6_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	149;"	d
OMAP4_FREF_DR6_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	130;"	d
OMAP4_FREF_DR6_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	129;"	d
OMAP4_FREF_DR7_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	152;"	d
OMAP4_FREF_DR7_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	151;"	d
OMAP4_FREF_DR7_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	132;"	d
OMAP4_FREF_DR7_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	131;"	d
OMAP4_GPIO_CLEARDATAOUT	plat/gpio.h	155;"	d
OMAP4_GPIO_CLEARIRQENABLE1	plat/gpio.h	151;"	d
OMAP4_GPIO_CLEARWKUENA	plat/gpio.h	153;"	d
OMAP4_GPIO_CTRL	plat/gpio.h	141;"	d
OMAP4_GPIO_DATAIN	plat/gpio.h	143;"	d
OMAP4_GPIO_DATAOUT	plat/gpio.h	144;"	d
OMAP4_GPIO_DEBOUNCENABLE	plat/gpio.h	149;"	d
OMAP4_GPIO_DEBOUNCINGTIME	plat/gpio.h	150;"	d
OMAP4_GPIO_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	623;"	d
OMAP4_GPIO_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	622;"	d
OMAP4_GPIO_DR10_LB_MASK	mach/ctrl_module_pad_core_44xx.h	627;"	d
OMAP4_GPIO_DR10_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	626;"	d
OMAP4_GPIO_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	625;"	d
OMAP4_GPIO_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	624;"	d
OMAP4_GPIO_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	629;"	d
OMAP4_GPIO_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	628;"	d
OMAP4_GPIO_DR3_LB_MASK	mach/ctrl_module_pad_core_44xx.h	731;"	d
OMAP4_GPIO_DR3_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	730;"	d
OMAP4_GPIO_DR3_MB_MASK	mach/ctrl_module_pad_core_44xx.h	689;"	d
OMAP4_GPIO_DR3_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	688;"	d
OMAP4_GPIO_DR4_LB_MASK	mach/ctrl_module_pad_core_44xx.h	733;"	d
OMAP4_GPIO_DR4_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	732;"	d
OMAP4_GPIO_DR4_MB_MASK	mach/ctrl_module_pad_core_44xx.h	691;"	d
OMAP4_GPIO_DR4_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	690;"	d
OMAP4_GPIO_DR5_LB_MASK	mach/ctrl_module_pad_core_44xx.h	735;"	d
OMAP4_GPIO_DR5_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	734;"	d
OMAP4_GPIO_DR5_MB_MASK	mach/ctrl_module_pad_core_44xx.h	693;"	d
OMAP4_GPIO_DR5_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	692;"	d
OMAP4_GPIO_DR6_LB_MASK	mach/ctrl_module_pad_core_44xx.h	737;"	d
OMAP4_GPIO_DR6_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	736;"	d
OMAP4_GPIO_DR6_MB_MASK	mach/ctrl_module_pad_core_44xx.h	695;"	d
OMAP4_GPIO_DR6_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	694;"	d
OMAP4_GPIO_DR7_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	154;"	d
OMAP4_GPIO_DR7_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	153;"	d
OMAP4_GPIO_DR7_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	134;"	d
OMAP4_GPIO_DR7_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	133;"	d
OMAP4_GPIO_DR8_LB_MASK	mach/ctrl_module_pad_core_44xx.h	589;"	d
OMAP4_GPIO_DR8_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	588;"	d
OMAP4_GPIO_DR8_SC_MASK	mach/ctrl_module_pad_core_44xx.h	555;"	d
OMAP4_GPIO_DR8_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	554;"	d
OMAP4_GPIO_DR9_LB_MASK	mach/ctrl_module_pad_core_44xx.h	591;"	d
OMAP4_GPIO_DR9_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	590;"	d
OMAP4_GPIO_DR9_SC_MASK	mach/ctrl_module_pad_core_44xx.h	557;"	d
OMAP4_GPIO_DR9_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	556;"	d
OMAP4_GPIO_EOI	plat/gpio.h	126;"	d
OMAP4_GPIO_FALLINGDETECT	plat/gpio.h	148;"	d
OMAP4_GPIO_IRQENABLE1	plat/gpio.h	137;"	d
OMAP4_GPIO_IRQENABLE2	plat/gpio.h	140;"	d
OMAP4_GPIO_IRQSTATUS0	plat/gpio.h	129;"	d
OMAP4_GPIO_IRQSTATUS1	plat/gpio.h	130;"	d
OMAP4_GPIO_IRQSTATUS2	plat/gpio.h	139;"	d
OMAP4_GPIO_IRQSTATUSCLR0	plat/gpio.h	133;"	d
OMAP4_GPIO_IRQSTATUSCLR1	plat/gpio.h	134;"	d
OMAP4_GPIO_IRQSTATUSRAW0	plat/gpio.h	127;"	d
OMAP4_GPIO_IRQSTATUSRAW1	plat/gpio.h	128;"	d
OMAP4_GPIO_IRQSTATUSSET0	plat/gpio.h	131;"	d
OMAP4_GPIO_IRQSTATUSSET1	plat/gpio.h	132;"	d
OMAP4_GPIO_IRQWAKEN0	plat/gpio.h	135;"	d
OMAP4_GPIO_IRQWAKEN1	plat/gpio.h	136;"	d
OMAP4_GPIO_LEVELDETECT0	plat/gpio.h	145;"	d
OMAP4_GPIO_LEVELDETECT1	plat/gpio.h	146;"	d
OMAP4_GPIO_OE	plat/gpio.h	142;"	d
OMAP4_GPIO_REVISION	plat/gpio.h	125;"	d
OMAP4_GPIO_RISINGDETECT	plat/gpio.h	147;"	d
OMAP4_GPIO_SETDATAOUT	plat/gpio.h	156;"	d
OMAP4_GPIO_SETIRQENABLE1	plat/gpio.h	152;"	d
OMAP4_GPIO_SETWKUENA	plat/gpio.h	154;"	d
OMAP4_GPIO_WAKE_EN	plat/gpio.h	138;"	d
OMAP4_GPMC_A16_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	137;"	d
OMAP4_GPMC_A16_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	136;"	d
OMAP4_GPMC_A17_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	135;"	d
OMAP4_GPMC_A17_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	134;"	d
OMAP4_GPMC_A18_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	133;"	d
OMAP4_GPMC_A18_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	132;"	d
OMAP4_GPMC_A19_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	131;"	d
OMAP4_GPMC_A19_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	130;"	d
OMAP4_GPMC_A20_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	129;"	d
OMAP4_GPMC_A20_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	128;"	d
OMAP4_GPMC_A21_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	127;"	d
OMAP4_GPMC_A21_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	126;"	d
OMAP4_GPMC_A22_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	125;"	d
OMAP4_GPMC_A22_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	124;"	d
OMAP4_GPMC_A23_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	123;"	d
OMAP4_GPMC_A23_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	122;"	d
OMAP4_GPMC_A24_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	121;"	d
OMAP4_GPMC_A24_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	120;"	d
OMAP4_GPMC_A25_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	119;"	d
OMAP4_GPMC_A25_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	118;"	d
OMAP4_GPMC_AD0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	169;"	d
OMAP4_GPMC_AD0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	168;"	d
OMAP4_GPMC_AD10_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	149;"	d
OMAP4_GPMC_AD10_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	148;"	d
OMAP4_GPMC_AD11_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	147;"	d
OMAP4_GPMC_AD11_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	146;"	d
OMAP4_GPMC_AD12_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	145;"	d
OMAP4_GPMC_AD12_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	144;"	d
OMAP4_GPMC_AD13_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	143;"	d
OMAP4_GPMC_AD13_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	142;"	d
OMAP4_GPMC_AD14_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	141;"	d
OMAP4_GPMC_AD14_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	140;"	d
OMAP4_GPMC_AD15_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	139;"	d
OMAP4_GPMC_AD15_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	138;"	d
OMAP4_GPMC_AD1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	167;"	d
OMAP4_GPMC_AD1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	166;"	d
OMAP4_GPMC_AD2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	165;"	d
OMAP4_GPMC_AD2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	164;"	d
OMAP4_GPMC_AD3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	163;"	d
OMAP4_GPMC_AD3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	162;"	d
OMAP4_GPMC_AD4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	161;"	d
OMAP4_GPMC_AD4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	160;"	d
OMAP4_GPMC_AD5_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	159;"	d
OMAP4_GPMC_AD5_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	158;"	d
OMAP4_GPMC_AD6_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	157;"	d
OMAP4_GPMC_AD6_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	156;"	d
OMAP4_GPMC_AD7_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	155;"	d
OMAP4_GPMC_AD7_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	154;"	d
OMAP4_GPMC_AD8_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	153;"	d
OMAP4_GPMC_AD8_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	152;"	d
OMAP4_GPMC_AD9_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	151;"	d
OMAP4_GPMC_AD9_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	150;"	d
OMAP4_GPMC_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	107;"	d
OMAP4_GPMC_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	106;"	d
OMAP4_GPMC_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	631;"	d
OMAP4_GPMC_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	630;"	d
OMAP4_GPMC_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	633;"	d
OMAP4_GPMC_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	632;"	d
OMAP4_GPMC_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	593;"	d
OMAP4_GPMC_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	592;"	d
OMAP4_GPMC_DR2_SC_MASK	mach/ctrl_module_pad_core_44xx.h	559;"	d
OMAP4_GPMC_DR2_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	558;"	d
OMAP4_GPMC_DR3_LB_MASK	mach/ctrl_module_pad_core_44xx.h	595;"	d
OMAP4_GPMC_DR3_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	594;"	d
OMAP4_GPMC_DR3_SC_MASK	mach/ctrl_module_pad_core_44xx.h	561;"	d
OMAP4_GPMC_DR3_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	560;"	d
OMAP4_GPMC_DR4_LB_MASK	mach/ctrl_module_pad_core_44xx.h	635;"	d
OMAP4_GPMC_DR4_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	634;"	d
OMAP4_GPMC_DR5_LB_MASK	mach/ctrl_module_pad_core_44xx.h	637;"	d
OMAP4_GPMC_DR5_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	636;"	d
OMAP4_GPMC_DR6_LB_MASK	mach/ctrl_module_pad_core_44xx.h	597;"	d
OMAP4_GPMC_DR6_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	596;"	d
OMAP4_GPMC_DR6_SC_MASK	mach/ctrl_module_pad_core_44xx.h	563;"	d
OMAP4_GPMC_DR6_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	562;"	d
OMAP4_GPMC_DR7_LB_MASK	mach/ctrl_module_pad_core_44xx.h	639;"	d
OMAP4_GPMC_DR7_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	638;"	d
OMAP4_GPMC_NADV_ALE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	235;"	d
OMAP4_GPMC_NADV_ALE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	234;"	d
OMAP4_GPMC_NBE0_CLE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	229;"	d
OMAP4_GPMC_NBE0_CLE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	228;"	d
OMAP4_GPMC_NBE1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	227;"	d
OMAP4_GPMC_NBE1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	226;"	d
OMAP4_GPMC_NCS0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	117;"	d
OMAP4_GPMC_NCS0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	116;"	d
OMAP4_GPMC_NCS1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	115;"	d
OMAP4_GPMC_NCS1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	114;"	d
OMAP4_GPMC_NCS2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	113;"	d
OMAP4_GPMC_NCS2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	112;"	d
OMAP4_GPMC_NCS3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	111;"	d
OMAP4_GPMC_NCS3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	110;"	d
OMAP4_GPMC_NOE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	233;"	d
OMAP4_GPMC_NOE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	232;"	d
OMAP4_GPMC_NWE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	231;"	d
OMAP4_GPMC_NWE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	230;"	d
OMAP4_GPMC_NWP_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	109;"	d
OMAP4_GPMC_NWP_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	108;"	d
OMAP4_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	225;"	d
OMAP4_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	224;"	d
OMAP4_GPMC_WAIT1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	223;"	d
OMAP4_GPMC_WAIT1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	222;"	d
OMAP4_HAL_SAVEALL_INDEX	mach/omap-secure.h	35;"	d
OMAP4_HAL_SAVEGIC_INDEX	mach/omap-secure.h	36;"	d
OMAP4_HAL_SAVEHW_INDEX	mach/omap-secure.h	34;"	d
OMAP4_HAL_SAVESECURERAM_INDEX	mach/omap-secure.h	33;"	d
OMAP4_HAS_FEATURE	plat/cpu.h	485;"	d
OMAP4_HAS_MPU_1GHZ	plat/cpu.h	461;"	d
OMAP4_HAS_MPU_1_2GHZ	plat/cpu.h	462;"	d
OMAP4_HAS_MPU_1_5GHZ	plat/cpu.h	463;"	d
OMAP4_HDMITXPHY_ENBYPASSCLK_MASK	mach/ctrl_module_pad_core_44xx.h	931;"	d
OMAP4_HDMITXPHY_ENBYPASSCLK_SHIFT	mach/ctrl_module_pad_core_44xx.h	930;"	d
OMAP4_HDMITXPHY_PADORDER_MASK	mach/ctrl_module_pad_core_44xx.h	927;"	d
OMAP4_HDMITXPHY_PADORDER_SHIFT	mach/ctrl_module_pad_core_44xx.h	926;"	d
OMAP4_HDMITXPHY_PD_PULLUPDET_MASK	mach/ctrl_module_pad_core_44xx.h	933;"	d
OMAP4_HDMITXPHY_PD_PULLUPDET_SHIFT	mach/ctrl_module_pad_core_44xx.h	932;"	d
OMAP4_HDMITXPHY_TXVALID_MASK	mach/ctrl_module_pad_core_44xx.h	929;"	d
OMAP4_HDMITXPHY_TXVALID_SHIFT	mach/ctrl_module_pad_core_44xx.h	928;"	d
OMAP4_HDMI_CEC_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	209;"	d
OMAP4_HDMI_CEC_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	208;"	d
OMAP4_HDMI_DDC_SCL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	207;"	d
OMAP4_HDMI_DDC_SCL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	206;"	d
OMAP4_HDMI_DDC_SCL_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	1017;"	d
OMAP4_HDMI_DDC_SCL_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	1016;"	d
OMAP4_HDMI_DDC_SCL_HSMODE_MASK	mach/ctrl_module_pad_core_44xx.h	1027;"	d
OMAP4_HDMI_DDC_SCL_HSMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	1026;"	d
OMAP4_HDMI_DDC_SCL_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	1019;"	d
OMAP4_HDMI_DDC_SCL_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	1018;"	d
OMAP4_HDMI_DDC_SCL_NMODE_MASK	mach/ctrl_module_pad_core_44xx.h	1029;"	d
OMAP4_HDMI_DDC_SCL_NMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	1028;"	d
OMAP4_HDMI_DDC_SCL_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	1021;"	d
OMAP4_HDMI_DDC_SCL_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	1020;"	d
OMAP4_HDMI_DDC_SDA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	205;"	d
OMAP4_HDMI_DDC_SDA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	204;"	d
OMAP4_HDMI_DDC_SDA_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	1011;"	d
OMAP4_HDMI_DDC_SDA_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	1010;"	d
OMAP4_HDMI_DDC_SDA_HSMODE_MASK	mach/ctrl_module_pad_core_44xx.h	1023;"	d
OMAP4_HDMI_DDC_SDA_HSMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	1022;"	d
OMAP4_HDMI_DDC_SDA_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	1013;"	d
OMAP4_HDMI_DDC_SDA_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	1012;"	d
OMAP4_HDMI_DDC_SDA_NMODE_MASK	mach/ctrl_module_pad_core_44xx.h	1025;"	d
OMAP4_HDMI_DDC_SDA_NMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	1024;"	d
OMAP4_HDMI_DDC_SDA_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	1015;"	d
OMAP4_HDMI_DDC_SDA_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	1014;"	d
OMAP4_HDMI_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	599;"	d
OMAP4_HDMI_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	598;"	d
OMAP4_HDMI_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	565;"	d
OMAP4_HDMI_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	564;"	d
OMAP4_HDMI_HPD_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	211;"	d
OMAP4_HDMI_HPD_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	210;"	d
OMAP4_HDQ_SIO_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	335;"	d
OMAP4_HDQ_SIO_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	334;"	d
OMAP4_HDQ_SIO_PWRDNZ_MASK	mach/ctrl_module_pad_core_44xx.h	1073;"	d
OMAP4_HDQ_SIO_PWRDNZ_SHIFT	mach/ctrl_module_pad_core_44xx.h	1072;"	d
OMAP4_HSI1_CALLOOP_SEL_MASK	mach/ctrl_module_pad_core_44xx.h	1057;"	d
OMAP4_HSI1_CALLOOP_SEL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1056;"	d
OMAP4_HSI1_CALMUX_SEL_MASK	mach/ctrl_module_pad_core_44xx.h	1059;"	d
OMAP4_HSI1_CALMUX_SEL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1058;"	d
OMAP4_HSI2_CALLOOP_SEL_MASK	mach/ctrl_module_pad_core_44xx.h	1061;"	d
OMAP4_HSI2_CALLOOP_SEL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1060;"	d
OMAP4_HSI2_CALMUX_SEL_MASK	mach/ctrl_module_pad_core_44xx.h	1063;"	d
OMAP4_HSI2_CALMUX_SEL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1062;"	d
OMAP4_HSI2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	641;"	d
OMAP4_HSI2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	640;"	d
OMAP4_HSI2_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	643;"	d
OMAP4_HSI2_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	642;"	d
OMAP4_HSI2_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	645;"	d
OMAP4_HSI2_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	644;"	d
OMAP4_HSI_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	765;"	d
OMAP4_HSI_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	764;"	d
OMAP4_HSI_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	725;"	d
OMAP4_HSI_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	724;"	d
OMAP4_HSI_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	739;"	d
OMAP4_HSI_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	738;"	d
OMAP4_HSI_DR1_MB_MASK	mach/ctrl_module_pad_core_44xx.h	697;"	d
OMAP4_HSI_DR1_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	696;"	d
OMAP4_HSI_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	741;"	d
OMAP4_HSI_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	740;"	d
OMAP4_HSI_DR2_MB_MASK	mach/ctrl_module_pad_core_44xx.h	699;"	d
OMAP4_HSI_DR2_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	698;"	d
OMAP4_HSI_DR3_LB_MASK	mach/ctrl_module_pad_core_44xx.h	743;"	d
OMAP4_HSI_DR3_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	742;"	d
OMAP4_HSI_DR3_MB_MASK	mach/ctrl_module_pad_core_44xx.h	701;"	d
OMAP4_HSI_DR3_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	700;"	d
OMAP4_HWOBS_ALL_ONE_MODE_MASK	mach/ctrl_module_core_44xx.h	348;"	d
OMAP4_HWOBS_ALL_ONE_MODE_SHIFT	mach/ctrl_module_core_44xx.h	347;"	d
OMAP4_HWOBS_ALL_ZERO_MODE_MASK	mach/ctrl_module_core_44xx.h	346;"	d
OMAP4_HWOBS_ALL_ZERO_MODE_SHIFT	mach/ctrl_module_core_44xx.h	345;"	d
OMAP4_HWOBS_CLKDIV_SEL_MASK	mach/ctrl_module_core_44xx.h	344;"	d
OMAP4_HWOBS_CLKDIV_SEL_SHIFT	mach/ctrl_module_core_44xx.h	343;"	d
OMAP4_HWOBS_MACRO_ENABLE_MASK	mach/ctrl_module_core_44xx.h	350;"	d
OMAP4_HWOBS_MACRO_ENABLE_SHIFT	mach/ctrl_module_core_44xx.h	349;"	d
OMAP4_I2C1_SCL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	333;"	d
OMAP4_I2C1_SCL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	332;"	d
OMAP4_I2C1_SCL_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	889;"	d
OMAP4_I2C1_SCL_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	888;"	d
OMAP4_I2C1_SCL_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	891;"	d
OMAP4_I2C1_SCL_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	890;"	d
OMAP4_I2C1_SCL_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	893;"	d
OMAP4_I2C1_SCL_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	892;"	d
OMAP4_I2C1_SDA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	331;"	d
OMAP4_I2C1_SDA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	330;"	d
OMAP4_I2C1_SDA_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	865;"	d
OMAP4_I2C1_SDA_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	864;"	d
OMAP4_I2C1_SDA_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	867;"	d
OMAP4_I2C1_SDA_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	866;"	d
OMAP4_I2C1_SDA_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	869;"	d
OMAP4_I2C1_SDA_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	868;"	d
OMAP4_I2C2_SCL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	329;"	d
OMAP4_I2C2_SCL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	328;"	d
OMAP4_I2C2_SCL_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	883;"	d
OMAP4_I2C2_SCL_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	882;"	d
OMAP4_I2C2_SCL_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	885;"	d
OMAP4_I2C2_SCL_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	884;"	d
OMAP4_I2C2_SCL_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	887;"	d
OMAP4_I2C2_SCL_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	886;"	d
OMAP4_I2C2_SDA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	327;"	d
OMAP4_I2C2_SDA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	326;"	d
OMAP4_I2C2_SDA_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	859;"	d
OMAP4_I2C2_SDA_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	858;"	d
OMAP4_I2C2_SDA_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	861;"	d
OMAP4_I2C2_SDA_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	860;"	d
OMAP4_I2C2_SDA_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	863;"	d
OMAP4_I2C2_SDA_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	862;"	d
OMAP4_I2C3_SCL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	325;"	d
OMAP4_I2C3_SCL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	324;"	d
OMAP4_I2C3_SCL_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	877;"	d
OMAP4_I2C3_SCL_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	876;"	d
OMAP4_I2C3_SCL_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	879;"	d
OMAP4_I2C3_SCL_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	878;"	d
OMAP4_I2C3_SCL_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	881;"	d
OMAP4_I2C3_SCL_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	880;"	d
OMAP4_I2C3_SDA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	323;"	d
OMAP4_I2C3_SDA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	322;"	d
OMAP4_I2C3_SDA_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	853;"	d
OMAP4_I2C3_SDA_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	852;"	d
OMAP4_I2C3_SDA_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	855;"	d
OMAP4_I2C3_SDA_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	854;"	d
OMAP4_I2C3_SDA_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	857;"	d
OMAP4_I2C3_SDA_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	856;"	d
OMAP4_I2C4_SCL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	321;"	d
OMAP4_I2C4_SCL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	320;"	d
OMAP4_I2C4_SCL_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	871;"	d
OMAP4_I2C4_SCL_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	870;"	d
OMAP4_I2C4_SCL_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	873;"	d
OMAP4_I2C4_SCL_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	872;"	d
OMAP4_I2C4_SCL_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	875;"	d
OMAP4_I2C4_SCL_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	874;"	d
OMAP4_I2C4_SDA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	319;"	d
OMAP4_I2C4_SDA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	318;"	d
OMAP4_I2C4_SDA_GLFENB_MASK	mach/ctrl_module_pad_core_44xx.h	847;"	d
OMAP4_I2C4_SDA_GLFENB_SHIFT	mach/ctrl_module_pad_core_44xx.h	846;"	d
OMAP4_I2C4_SDA_LOAD_BITS_MASK	mach/ctrl_module_pad_core_44xx.h	849;"	d
OMAP4_I2C4_SDA_LOAD_BITS_SHIFT	mach/ctrl_module_pad_core_44xx.h	848;"	d
OMAP4_I2C4_SDA_PULLUPRESX_MASK	mach/ctrl_module_pad_core_44xx.h	851;"	d
OMAP4_I2C4_SDA_PULLUPRESX_SHIFT	mach/ctrl_module_pad_core_44xx.h	850;"	d
OMAP4_IDDIG_MASK	mach/ctrl_module_core_44xx.h	328;"	d
OMAP4_IDDIG_SHIFT	mach/ctrl_module_core_44xx.h	327;"	d
OMAP4_IDPULLUP_MASK	mach/ctrl_module_core_44xx.h	326;"	d
OMAP4_IDPULLUP_SHIFT	mach/ctrl_module_core_44xx.h	325;"	d
OMAP4_IP_HWINFO_MASK	mach/ctrl_module_core_44xx.h	120;"	d
OMAP4_IP_HWINFO_MASK	mach/ctrl_module_pad_core_44xx.h	99;"	d
OMAP4_IP_HWINFO_MASK	mach/ctrl_module_pad_wkup_44xx.h	62;"	d
OMAP4_IP_HWINFO_MASK	mach/ctrl_module_wkup_44xx.h	82;"	d
OMAP4_IP_HWINFO_SHIFT	mach/ctrl_module_core_44xx.h	119;"	d
OMAP4_IP_HWINFO_SHIFT	mach/ctrl_module_pad_core_44xx.h	98;"	d
OMAP4_IP_HWINFO_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	61;"	d
OMAP4_IP_HWINFO_SHIFT	mach/ctrl_module_wkup_44xx.h	81;"	d
OMAP4_IP_REV_CUSTOM_MASK	mach/ctrl_module_core_44xx.h	114;"	d
OMAP4_IP_REV_CUSTOM_MASK	mach/ctrl_module_pad_core_44xx.h	93;"	d
OMAP4_IP_REV_CUSTOM_MASK	mach/ctrl_module_pad_wkup_44xx.h	56;"	d
OMAP4_IP_REV_CUSTOM_MASK	mach/ctrl_module_wkup_44xx.h	76;"	d
OMAP4_IP_REV_CUSTOM_SHIFT	mach/ctrl_module_core_44xx.h	113;"	d
OMAP4_IP_REV_CUSTOM_SHIFT	mach/ctrl_module_pad_core_44xx.h	92;"	d
OMAP4_IP_REV_CUSTOM_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	55;"	d
OMAP4_IP_REV_CUSTOM_SHIFT	mach/ctrl_module_wkup_44xx.h	75;"	d
OMAP4_IP_REV_FUNC_MASK	mach/ctrl_module_core_44xx.h	108;"	d
OMAP4_IP_REV_FUNC_MASK	mach/ctrl_module_pad_core_44xx.h	87;"	d
OMAP4_IP_REV_FUNC_MASK	mach/ctrl_module_pad_wkup_44xx.h	50;"	d
OMAP4_IP_REV_FUNC_MASK	mach/ctrl_module_wkup_44xx.h	70;"	d
OMAP4_IP_REV_FUNC_SHIFT	mach/ctrl_module_core_44xx.h	107;"	d
OMAP4_IP_REV_FUNC_SHIFT	mach/ctrl_module_pad_core_44xx.h	86;"	d
OMAP4_IP_REV_FUNC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	49;"	d
OMAP4_IP_REV_FUNC_SHIFT	mach/ctrl_module_wkup_44xx.h	69;"	d
OMAP4_IP_REV_MAJOR_MASK	mach/ctrl_module_core_44xx.h	112;"	d
OMAP4_IP_REV_MAJOR_MASK	mach/ctrl_module_pad_core_44xx.h	91;"	d
OMAP4_IP_REV_MAJOR_MASK	mach/ctrl_module_pad_wkup_44xx.h	54;"	d
OMAP4_IP_REV_MAJOR_MASK	mach/ctrl_module_wkup_44xx.h	74;"	d
OMAP4_IP_REV_MAJOR_SHIFT	mach/ctrl_module_core_44xx.h	111;"	d
OMAP4_IP_REV_MAJOR_SHIFT	mach/ctrl_module_pad_core_44xx.h	90;"	d
OMAP4_IP_REV_MAJOR_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	53;"	d
OMAP4_IP_REV_MAJOR_SHIFT	mach/ctrl_module_wkup_44xx.h	73;"	d
OMAP4_IP_REV_MINOR_MASK	mach/ctrl_module_core_44xx.h	116;"	d
OMAP4_IP_REV_MINOR_MASK	mach/ctrl_module_pad_core_44xx.h	95;"	d
OMAP4_IP_REV_MINOR_MASK	mach/ctrl_module_pad_wkup_44xx.h	58;"	d
OMAP4_IP_REV_MINOR_MASK	mach/ctrl_module_wkup_44xx.h	78;"	d
OMAP4_IP_REV_MINOR_SHIFT	mach/ctrl_module_core_44xx.h	115;"	d
OMAP4_IP_REV_MINOR_SHIFT	mach/ctrl_module_pad_core_44xx.h	94;"	d
OMAP4_IP_REV_MINOR_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	57;"	d
OMAP4_IP_REV_MINOR_SHIFT	mach/ctrl_module_wkup_44xx.h	77;"	d
OMAP4_IP_REV_RTL_MASK	mach/ctrl_module_core_44xx.h	110;"	d
OMAP4_IP_REV_RTL_MASK	mach/ctrl_module_pad_core_44xx.h	89;"	d
OMAP4_IP_REV_RTL_MASK	mach/ctrl_module_pad_wkup_44xx.h	52;"	d
OMAP4_IP_REV_RTL_MASK	mach/ctrl_module_wkup_44xx.h	72;"	d
OMAP4_IP_REV_RTL_SHIFT	mach/ctrl_module_core_44xx.h	109;"	d
OMAP4_IP_REV_RTL_SHIFT	mach/ctrl_module_pad_core_44xx.h	88;"	d
OMAP4_IP_REV_RTL_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	51;"	d
OMAP4_IP_REV_RTL_SHIFT	mach/ctrl_module_wkup_44xx.h	71;"	d
OMAP4_IP_REV_SCHEME_MASK	mach/ctrl_module_core_44xx.h	106;"	d
OMAP4_IP_REV_SCHEME_MASK	mach/ctrl_module_pad_core_44xx.h	85;"	d
OMAP4_IP_REV_SCHEME_MASK	mach/ctrl_module_pad_wkup_44xx.h	48;"	d
OMAP4_IP_REV_SCHEME_MASK	mach/ctrl_module_wkup_44xx.h	68;"	d
OMAP4_IP_REV_SCHEME_SHIFT	mach/ctrl_module_core_44xx.h	105;"	d
OMAP4_IP_REV_SCHEME_SHIFT	mach/ctrl_module_pad_core_44xx.h	84;"	d
OMAP4_IP_REV_SCHEME_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	47;"	d
OMAP4_IP_REV_SCHEME_SHIFT	mach/ctrl_module_wkup_44xx.h	67;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_MASK	mach/ctrl_module_core_44xx.h	124;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_MASK	mach/ctrl_module_pad_core_44xx.h	103;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_MASK	mach/ctrl_module_pad_wkup_44xx.h	66;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_MASK	mach/ctrl_module_wkup_44xx.h	86;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT	mach/ctrl_module_core_44xx.h	123;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	102;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	65;"	d
OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT	mach/ctrl_module_wkup_44xx.h	85;"	d
OMAP4_JTAG_NTRST_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	80;"	d
OMAP4_JTAG_NTRST_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	79;"	d
OMAP4_JTAG_NTRST_EN_MASK	mach/ctrl_module_pad_wkup_44xx.h	196;"	d
OMAP4_JTAG_NTRST_EN_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	195;"	d
OMAP4_JTAG_RTCK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	76;"	d
OMAP4_JTAG_RTCK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	75;"	d
OMAP4_JTAG_RTCK_EN_MASK	mach/ctrl_module_pad_wkup_44xx.h	200;"	d
OMAP4_JTAG_RTCK_EN_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	199;"	d
OMAP4_JTAG_TCK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	78;"	d
OMAP4_JTAG_TCK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	77;"	d
OMAP4_JTAG_TCK_EN_MASK	mach/ctrl_module_pad_wkup_44xx.h	198;"	d
OMAP4_JTAG_TCK_EN_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	197;"	d
OMAP4_JTAG_TDI_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	72;"	d
OMAP4_JTAG_TDI_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	71;"	d
OMAP4_JTAG_TDI_EN_MASK	mach/ctrl_module_pad_wkup_44xx.h	202;"	d
OMAP4_JTAG_TDI_EN_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	201;"	d
OMAP4_JTAG_TDO_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	70;"	d
OMAP4_JTAG_TDO_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	69;"	d
OMAP4_JTAG_TDO_EN_MASK	mach/ctrl_module_pad_wkup_44xx.h	204;"	d
OMAP4_JTAG_TDO_EN_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	203;"	d
OMAP4_JTAG_TMS_TMSC_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	74;"	d
OMAP4_JTAG_TMS_TMSC_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	73;"	d
OMAP4_KPD_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	647;"	d
OMAP4_KPD_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	646;"	d
OMAP4_KPD_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	649;"	d
OMAP4_KPD_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	648;"	d
OMAP4_L3_IO_ADDRESS	iomap.h	40;"	d
OMAP4_L3_IO_OFFSET	iomap.h	39;"	d
OMAP4_L3_PER_IO_ADDRESS	iomap.h	46;"	d
OMAP4_L3_PER_IO_OFFSET	iomap.h	45;"	d
OMAP4_LDOSRAMCORE_ACTMODE_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	254;"	d
OMAP4_LDOSRAMCORE_ACTMODE_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	253;"	d
OMAP4_LDOSRAMCORE_ACTMODE_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	256;"	d
OMAP4_LDOSRAMCORE_ACTMODE_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	255;"	d
OMAP4_LDOSRAMCORE_ACTMODE_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	258;"	d
OMAP4_LDOSRAMCORE_ACTMODE_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	257;"	d
OMAP4_LDOSRAMCORE_RETMODE_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	248;"	d
OMAP4_LDOSRAMCORE_RETMODE_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	247;"	d
OMAP4_LDOSRAMCORE_RETMODE_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	250;"	d
OMAP4_LDOSRAMCORE_RETMODE_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	249;"	d
OMAP4_LDOSRAMCORE_RETMODE_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	252;"	d
OMAP4_LDOSRAMCORE_RETMODE_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	251;"	d
OMAP4_LDOSRAMIVA_ACTMODE_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	226;"	d
OMAP4_LDOSRAMIVA_ACTMODE_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	225;"	d
OMAP4_LDOSRAMIVA_ACTMODE_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	228;"	d
OMAP4_LDOSRAMIVA_ACTMODE_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	227;"	d
OMAP4_LDOSRAMIVA_ACTMODE_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	230;"	d
OMAP4_LDOSRAMIVA_ACTMODE_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	229;"	d
OMAP4_LDOSRAMIVA_RETMODE_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	220;"	d
OMAP4_LDOSRAMIVA_RETMODE_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	219;"	d
OMAP4_LDOSRAMIVA_RETMODE_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	222;"	d
OMAP4_LDOSRAMIVA_RETMODE_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	221;"	d
OMAP4_LDOSRAMIVA_RETMODE_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	224;"	d
OMAP4_LDOSRAMIVA_RETMODE_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	223;"	d
OMAP4_LDOSRAMMPU_ACTMODE_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	240;"	d
OMAP4_LDOSRAMMPU_ACTMODE_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	239;"	d
OMAP4_LDOSRAMMPU_ACTMODE_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	242;"	d
OMAP4_LDOSRAMMPU_ACTMODE_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	241;"	d
OMAP4_LDOSRAMMPU_ACTMODE_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	244;"	d
OMAP4_LDOSRAMMPU_ACTMODE_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	243;"	d
OMAP4_LDOSRAMMPU_RETMODE_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	234;"	d
OMAP4_LDOSRAMMPU_RETMODE_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	233;"	d
OMAP4_LDOSRAMMPU_RETMODE_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	236;"	d
OMAP4_LDOSRAMMPU_RETMODE_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	235;"	d
OMAP4_LDOSRAMMPU_RETMODE_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	238;"	d
OMAP4_LDOSRAMMPU_RETMODE_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	237;"	d
OMAP4_LDOVBBIVA_FBB_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	198;"	d
OMAP4_LDOVBBIVA_FBB_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	197;"	d
OMAP4_LDOVBBIVA_FBB_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	200;"	d
OMAP4_LDOVBBIVA_FBB_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	199;"	d
OMAP4_LDOVBBIVA_FBB_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	202;"	d
OMAP4_LDOVBBIVA_FBB_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	201;"	d
OMAP4_LDOVBBIVA_RBB_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	192;"	d
OMAP4_LDOVBBIVA_RBB_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	191;"	d
OMAP4_LDOVBBIVA_RBB_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	194;"	d
OMAP4_LDOVBBIVA_RBB_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	193;"	d
OMAP4_LDOVBBIVA_RBB_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	196;"	d
OMAP4_LDOVBBIVA_RBB_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	195;"	d
OMAP4_LDOVBBMPU_FBB_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	212;"	d
OMAP4_LDOVBBMPU_FBB_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	211;"	d
OMAP4_LDOVBBMPU_FBB_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	214;"	d
OMAP4_LDOVBBMPU_FBB_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	213;"	d
OMAP4_LDOVBBMPU_FBB_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	216;"	d
OMAP4_LDOVBBMPU_FBB_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	215;"	d
OMAP4_LDOVBBMPU_RBB_MUX_CTRL_MASK	mach/ctrl_module_core_44xx.h	206;"	d
OMAP4_LDOVBBMPU_RBB_MUX_CTRL_SHIFT	mach/ctrl_module_core_44xx.h	205;"	d
OMAP4_LDOVBBMPU_RBB_VSET_IN_MASK	mach/ctrl_module_core_44xx.h	208;"	d
OMAP4_LDOVBBMPU_RBB_VSET_IN_SHIFT	mach/ctrl_module_core_44xx.h	207;"	d
OMAP4_LDOVBBMPU_RBB_VSET_OUT_MASK	mach/ctrl_module_core_44xx.h	210;"	d
OMAP4_LDOVBBMPU_RBB_VSET_OUT_SHIFT	mach/ctrl_module_core_44xx.h	209;"	d
OMAP4_LPDDR21_VREF_CA_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1149;"	d
OMAP4_LPDDR21_VREF_CA_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1148;"	d
OMAP4_LPDDR21_VREF_CA_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1151;"	d
OMAP4_LPDDR21_VREF_CA_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1150;"	d
OMAP4_LPDDR21_VREF_CA_INT_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1153;"	d
OMAP4_LPDDR21_VREF_CA_INT_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1152;"	d
OMAP4_LPDDR21_VREF_CA_INT_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1155;"	d
OMAP4_LPDDR21_VREF_CA_INT_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1154;"	d
OMAP4_LPDDR21_VREF_CA_INT_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1157;"	d
OMAP4_LPDDR21_VREF_CA_INT_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1156;"	d
OMAP4_LPDDR21_VREF_CA_INT_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1159;"	d
OMAP4_LPDDR21_VREF_CA_INT_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1158;"	d
OMAP4_LPDDR21_VREF_CA_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1161;"	d
OMAP4_LPDDR21_VREF_CA_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1160;"	d
OMAP4_LPDDR21_VREF_CA_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1163;"	d
OMAP4_LPDDR21_VREF_CA_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1162;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1165;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1164;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1167;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1166;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1169;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1168;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1171;"	d
OMAP4_LPDDR21_VREF_DQ0_INT_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1170;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1173;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1172;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1175;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1174;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1177;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1176;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1179;"	d
OMAP4_LPDDR21_VREF_DQ1_INT_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1178;"	d
OMAP4_LPDDR21_VREF_DQ_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1181;"	d
OMAP4_LPDDR21_VREF_DQ_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1180;"	d
OMAP4_LPDDR21_VREF_DQ_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1183;"	d
OMAP4_LPDDR21_VREF_DQ_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1182;"	d
OMAP4_LPDDR21_VREF_DQ_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1185;"	d
OMAP4_LPDDR21_VREF_DQ_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1184;"	d
OMAP4_LPDDR21_VREF_DQ_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1187;"	d
OMAP4_LPDDR21_VREF_DQ_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1186;"	d
OMAP4_LPDDR22_VREF_CA_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1263;"	d
OMAP4_LPDDR22_VREF_CA_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1262;"	d
OMAP4_LPDDR22_VREF_CA_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1265;"	d
OMAP4_LPDDR22_VREF_CA_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1264;"	d
OMAP4_LPDDR22_VREF_CA_INT_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1267;"	d
OMAP4_LPDDR22_VREF_CA_INT_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1266;"	d
OMAP4_LPDDR22_VREF_CA_INT_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1269;"	d
OMAP4_LPDDR22_VREF_CA_INT_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1268;"	d
OMAP4_LPDDR22_VREF_CA_INT_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1271;"	d
OMAP4_LPDDR22_VREF_CA_INT_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1270;"	d
OMAP4_LPDDR22_VREF_CA_INT_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1273;"	d
OMAP4_LPDDR22_VREF_CA_INT_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1272;"	d
OMAP4_LPDDR22_VREF_CA_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1275;"	d
OMAP4_LPDDR22_VREF_CA_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1274;"	d
OMAP4_LPDDR22_VREF_CA_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1277;"	d
OMAP4_LPDDR22_VREF_CA_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1276;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1279;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1278;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1281;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1280;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1283;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1282;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1285;"	d
OMAP4_LPDDR22_VREF_DQ0_INT_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1284;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1287;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1286;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1289;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1288;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1291;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1290;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1293;"	d
OMAP4_LPDDR22_VREF_DQ1_INT_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1292;"	d
OMAP4_LPDDR22_VREF_DQ_CCAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1295;"	d
OMAP4_LPDDR22_VREF_DQ_CCAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1294;"	d
OMAP4_LPDDR22_VREF_DQ_CCAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1297;"	d
OMAP4_LPDDR22_VREF_DQ_CCAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1296;"	d
OMAP4_LPDDR22_VREF_DQ_TAP0_MASK	mach/ctrl_module_pad_core_44xx.h	1299;"	d
OMAP4_LPDDR22_VREF_DQ_TAP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1298;"	d
OMAP4_LPDDR22_VREF_DQ_TAP1_MASK	mach/ctrl_module_pad_core_44xx.h	1301;"	d
OMAP4_LPDDR22_VREF_DQ_TAP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1300;"	d
OMAP4_LPDDR2IO1_GR10_I_MASK	mach/ctrl_module_pad_core_44xx.h	1137;"	d
OMAP4_LPDDR2IO1_GR10_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1136;"	d
OMAP4_LPDDR2IO1_GR10_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1135;"	d
OMAP4_LPDDR2IO1_GR10_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1134;"	d
OMAP4_LPDDR2IO1_GR10_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1139;"	d
OMAP4_LPDDR2IO1_GR10_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1138;"	d
OMAP4_LPDDR2IO1_GR11_I_MASK	mach/ctrl_module_pad_core_44xx.h	1131;"	d
OMAP4_LPDDR2IO1_GR11_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1130;"	d
OMAP4_LPDDR2IO1_GR11_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1129;"	d
OMAP4_LPDDR2IO1_GR11_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1128;"	d
OMAP4_LPDDR2IO1_GR11_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1133;"	d
OMAP4_LPDDR2IO1_GR11_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1132;"	d
OMAP4_LPDDR2IO1_GR1_I_MASK	mach/ctrl_module_pad_core_44xx.h	1097;"	d
OMAP4_LPDDR2IO1_GR1_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1096;"	d
OMAP4_LPDDR2IO1_GR1_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1095;"	d
OMAP4_LPDDR2IO1_GR1_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1094;"	d
OMAP4_LPDDR2IO1_GR1_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1099;"	d
OMAP4_LPDDR2IO1_GR1_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1098;"	d
OMAP4_LPDDR2IO1_GR2_I_MASK	mach/ctrl_module_pad_core_44xx.h	1091;"	d
OMAP4_LPDDR2IO1_GR2_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1090;"	d
OMAP4_LPDDR2IO1_GR2_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1089;"	d
OMAP4_LPDDR2IO1_GR2_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1088;"	d
OMAP4_LPDDR2IO1_GR2_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1093;"	d
OMAP4_LPDDR2IO1_GR2_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1092;"	d
OMAP4_LPDDR2IO1_GR3_I_MASK	mach/ctrl_module_pad_core_44xx.h	1085;"	d
OMAP4_LPDDR2IO1_GR3_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1084;"	d
OMAP4_LPDDR2IO1_GR3_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1083;"	d
OMAP4_LPDDR2IO1_GR3_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1082;"	d
OMAP4_LPDDR2IO1_GR3_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1087;"	d
OMAP4_LPDDR2IO1_GR3_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1086;"	d
OMAP4_LPDDR2IO1_GR4_I_MASK	mach/ctrl_module_pad_core_44xx.h	1079;"	d
OMAP4_LPDDR2IO1_GR4_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1078;"	d
OMAP4_LPDDR2IO1_GR4_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1077;"	d
OMAP4_LPDDR2IO1_GR4_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1076;"	d
OMAP4_LPDDR2IO1_GR4_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1081;"	d
OMAP4_LPDDR2IO1_GR4_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1080;"	d
OMAP4_LPDDR2IO1_GR5_I_MASK	mach/ctrl_module_pad_core_44xx.h	1123;"	d
OMAP4_LPDDR2IO1_GR5_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1122;"	d
OMAP4_LPDDR2IO1_GR5_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1121;"	d
OMAP4_LPDDR2IO1_GR5_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1120;"	d
OMAP4_LPDDR2IO1_GR5_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1125;"	d
OMAP4_LPDDR2IO1_GR5_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1124;"	d
OMAP4_LPDDR2IO1_GR6_I_MASK	mach/ctrl_module_pad_core_44xx.h	1117;"	d
OMAP4_LPDDR2IO1_GR6_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1116;"	d
OMAP4_LPDDR2IO1_GR6_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1115;"	d
OMAP4_LPDDR2IO1_GR6_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1114;"	d
OMAP4_LPDDR2IO1_GR6_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1119;"	d
OMAP4_LPDDR2IO1_GR6_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1118;"	d
OMAP4_LPDDR2IO1_GR7_I_MASK	mach/ctrl_module_pad_core_44xx.h	1111;"	d
OMAP4_LPDDR2IO1_GR7_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1110;"	d
OMAP4_LPDDR2IO1_GR7_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1109;"	d
OMAP4_LPDDR2IO1_GR7_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1108;"	d
OMAP4_LPDDR2IO1_GR7_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1113;"	d
OMAP4_LPDDR2IO1_GR7_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1112;"	d
OMAP4_LPDDR2IO1_GR8_I_MASK	mach/ctrl_module_pad_core_44xx.h	1105;"	d
OMAP4_LPDDR2IO1_GR8_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1104;"	d
OMAP4_LPDDR2IO1_GR8_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1103;"	d
OMAP4_LPDDR2IO1_GR8_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1102;"	d
OMAP4_LPDDR2IO1_GR8_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1107;"	d
OMAP4_LPDDR2IO1_GR8_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1106;"	d
OMAP4_LPDDR2IO1_GR9_I_MASK	mach/ctrl_module_pad_core_44xx.h	1143;"	d
OMAP4_LPDDR2IO1_GR9_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1142;"	d
OMAP4_LPDDR2IO1_GR9_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1141;"	d
OMAP4_LPDDR2IO1_GR9_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1140;"	d
OMAP4_LPDDR2IO1_GR9_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1145;"	d
OMAP4_LPDDR2IO1_GR9_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1144;"	d
OMAP4_LPDDR2IO2_GR10_I_MASK	mach/ctrl_module_pad_core_44xx.h	1251;"	d
OMAP4_LPDDR2IO2_GR10_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1250;"	d
OMAP4_LPDDR2IO2_GR10_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1249;"	d
OMAP4_LPDDR2IO2_GR10_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1248;"	d
OMAP4_LPDDR2IO2_GR10_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1253;"	d
OMAP4_LPDDR2IO2_GR10_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1252;"	d
OMAP4_LPDDR2IO2_GR11_I_MASK	mach/ctrl_module_pad_core_44xx.h	1245;"	d
OMAP4_LPDDR2IO2_GR11_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1244;"	d
OMAP4_LPDDR2IO2_GR11_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1243;"	d
OMAP4_LPDDR2IO2_GR11_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1242;"	d
OMAP4_LPDDR2IO2_GR11_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1247;"	d
OMAP4_LPDDR2IO2_GR11_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1246;"	d
OMAP4_LPDDR2IO2_GR1_I_MASK	mach/ctrl_module_pad_core_44xx.h	1211;"	d
OMAP4_LPDDR2IO2_GR1_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1210;"	d
OMAP4_LPDDR2IO2_GR1_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1209;"	d
OMAP4_LPDDR2IO2_GR1_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1208;"	d
OMAP4_LPDDR2IO2_GR1_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1213;"	d
OMAP4_LPDDR2IO2_GR1_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1212;"	d
OMAP4_LPDDR2IO2_GR2_I_MASK	mach/ctrl_module_pad_core_44xx.h	1205;"	d
OMAP4_LPDDR2IO2_GR2_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1204;"	d
OMAP4_LPDDR2IO2_GR2_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1203;"	d
OMAP4_LPDDR2IO2_GR2_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1202;"	d
OMAP4_LPDDR2IO2_GR2_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1207;"	d
OMAP4_LPDDR2IO2_GR2_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1206;"	d
OMAP4_LPDDR2IO2_GR3_I_MASK	mach/ctrl_module_pad_core_44xx.h	1199;"	d
OMAP4_LPDDR2IO2_GR3_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1198;"	d
OMAP4_LPDDR2IO2_GR3_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1197;"	d
OMAP4_LPDDR2IO2_GR3_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1196;"	d
OMAP4_LPDDR2IO2_GR3_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1201;"	d
OMAP4_LPDDR2IO2_GR3_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1200;"	d
OMAP4_LPDDR2IO2_GR4_I_MASK	mach/ctrl_module_pad_core_44xx.h	1193;"	d
OMAP4_LPDDR2IO2_GR4_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1192;"	d
OMAP4_LPDDR2IO2_GR4_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1191;"	d
OMAP4_LPDDR2IO2_GR4_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1190;"	d
OMAP4_LPDDR2IO2_GR4_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1195;"	d
OMAP4_LPDDR2IO2_GR4_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1194;"	d
OMAP4_LPDDR2IO2_GR5_I_MASK	mach/ctrl_module_pad_core_44xx.h	1237;"	d
OMAP4_LPDDR2IO2_GR5_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1236;"	d
OMAP4_LPDDR2IO2_GR5_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1235;"	d
OMAP4_LPDDR2IO2_GR5_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1234;"	d
OMAP4_LPDDR2IO2_GR5_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1239;"	d
OMAP4_LPDDR2IO2_GR5_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1238;"	d
OMAP4_LPDDR2IO2_GR6_I_MASK	mach/ctrl_module_pad_core_44xx.h	1231;"	d
OMAP4_LPDDR2IO2_GR6_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1230;"	d
OMAP4_LPDDR2IO2_GR6_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1229;"	d
OMAP4_LPDDR2IO2_GR6_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1228;"	d
OMAP4_LPDDR2IO2_GR6_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1233;"	d
OMAP4_LPDDR2IO2_GR6_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1232;"	d
OMAP4_LPDDR2IO2_GR7_I_MASK	mach/ctrl_module_pad_core_44xx.h	1225;"	d
OMAP4_LPDDR2IO2_GR7_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1224;"	d
OMAP4_LPDDR2IO2_GR7_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1223;"	d
OMAP4_LPDDR2IO2_GR7_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1222;"	d
OMAP4_LPDDR2IO2_GR7_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1227;"	d
OMAP4_LPDDR2IO2_GR7_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1226;"	d
OMAP4_LPDDR2IO2_GR8_I_MASK	mach/ctrl_module_pad_core_44xx.h	1219;"	d
OMAP4_LPDDR2IO2_GR8_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1218;"	d
OMAP4_LPDDR2IO2_GR8_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1217;"	d
OMAP4_LPDDR2IO2_GR8_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1216;"	d
OMAP4_LPDDR2IO2_GR8_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1221;"	d
OMAP4_LPDDR2IO2_GR8_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1220;"	d
OMAP4_LPDDR2IO2_GR9_I_MASK	mach/ctrl_module_pad_core_44xx.h	1257;"	d
OMAP4_LPDDR2IO2_GR9_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	1256;"	d
OMAP4_LPDDR2IO2_GR9_SR_MASK	mach/ctrl_module_pad_core_44xx.h	1255;"	d
OMAP4_LPDDR2IO2_GR9_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	1254;"	d
OMAP4_LPDDR2IO2_GR9_WD_MASK	mach/ctrl_module_pad_core_44xx.h	1259;"	d
OMAP4_LPDDR2IO2_GR9_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	1258;"	d
OMAP4_LPDDR2_PTV_N1_MASK	mach/ctrl_module_pad_core_44xx.h	1369;"	d
OMAP4_LPDDR2_PTV_N1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1368;"	d
OMAP4_LPDDR2_PTV_N2_MASK	mach/ctrl_module_pad_core_44xx.h	1371;"	d
OMAP4_LPDDR2_PTV_N2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1370;"	d
OMAP4_LPDDR2_PTV_N3_MASK	mach/ctrl_module_pad_core_44xx.h	1373;"	d
OMAP4_LPDDR2_PTV_N3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1372;"	d
OMAP4_LPDDR2_PTV_N4_MASK	mach/ctrl_module_pad_core_44xx.h	1375;"	d
OMAP4_LPDDR2_PTV_N4_SHIFT	mach/ctrl_module_pad_core_44xx.h	1374;"	d
OMAP4_LPDDR2_PTV_N5_MASK	mach/ctrl_module_pad_core_44xx.h	1377;"	d
OMAP4_LPDDR2_PTV_N5_SHIFT	mach/ctrl_module_pad_core_44xx.h	1376;"	d
OMAP4_LPDDR2_PTV_P1_MASK	mach/ctrl_module_pad_core_44xx.h	1379;"	d
OMAP4_LPDDR2_PTV_P1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1378;"	d
OMAP4_LPDDR2_PTV_P2_MASK	mach/ctrl_module_pad_core_44xx.h	1381;"	d
OMAP4_LPDDR2_PTV_P2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1380;"	d
OMAP4_LPDDR2_PTV_P3_MASK	mach/ctrl_module_pad_core_44xx.h	1383;"	d
OMAP4_LPDDR2_PTV_P3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1382;"	d
OMAP4_LPDDR2_PTV_P4_MASK	mach/ctrl_module_pad_core_44xx.h	1385;"	d
OMAP4_LPDDR2_PTV_P4_SHIFT	mach/ctrl_module_pad_core_44xx.h	1384;"	d
OMAP4_LPDDR2_PTV_P5_MASK	mach/ctrl_module_pad_core_44xx.h	1387;"	d
OMAP4_LPDDR2_PTV_P5_SHIFT	mach/ctrl_module_pad_core_44xx.h	1386;"	d
OMAP4_MAPPING_MASK	scrm44xx.h	129;"	d
OMAP4_MAPPING_SHIFT	scrm44xx.h	128;"	d
OMAP4_MAX_PRCM_PARTITIONS	prcm44xx.h	39;"	d
OMAP4_MCBSP2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	745;"	d
OMAP4_MCBSP2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	744;"	d
OMAP4_MCBSP2_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	703;"	d
OMAP4_MCBSP2_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	702;"	d
OMAP4_MCSPI1_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	317;"	d
OMAP4_MCSPI1_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	316;"	d
OMAP4_MCSPI1_CS0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	311;"	d
OMAP4_MCSPI1_CS0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	310;"	d
OMAP4_MCSPI1_CS1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	309;"	d
OMAP4_MCSPI1_CS1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	308;"	d
OMAP4_MCSPI1_CS2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	307;"	d
OMAP4_MCSPI1_CS2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	306;"	d
OMAP4_MCSPI1_CS3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	305;"	d
OMAP4_MCSPI1_CS3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	304;"	d
OMAP4_MCSPI1_CS3_EN_MASK	mach/ctrl_module_pad_core_44xx.h	1307;"	d
OMAP4_MCSPI1_CS3_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1306;"	d
OMAP4_MCSPI1_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	601;"	d
OMAP4_MCSPI1_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	600;"	d
OMAP4_MCSPI1_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	567;"	d
OMAP4_MCSPI1_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	566;"	d
OMAP4_MCSPI1_SIMO_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	313;"	d
OMAP4_MCSPI1_SIMO_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	312;"	d
OMAP4_MCSPI1_SOMI_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	315;"	d
OMAP4_MCSPI1_SOMI_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	314;"	d
OMAP4_MCSPI4_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	413;"	d
OMAP4_MCSPI4_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	412;"	d
OMAP4_MCSPI4_CS0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	407;"	d
OMAP4_MCSPI4_CS0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	406;"	d
OMAP4_MCSPI4_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	747;"	d
OMAP4_MCSPI4_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	746;"	d
OMAP4_MCSPI4_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	705;"	d
OMAP4_MCSPI4_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	704;"	d
OMAP4_MCSPI4_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	749;"	d
OMAP4_MCSPI4_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	748;"	d
OMAP4_MCSPI4_DR1_MB_MASK	mach/ctrl_module_pad_core_44xx.h	707;"	d
OMAP4_MCSPI4_DR1_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	706;"	d
OMAP4_MCSPI4_SIMO_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	411;"	d
OMAP4_MCSPI4_SIMO_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	410;"	d
OMAP4_MCSPI4_SOMI_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	409;"	d
OMAP4_MCSPI4_SOMI_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	408;"	d
OMAP4_MCSPI_REG_OFFSET	plat/mcspi.h	8;"	d
OMAP4_MCSPI_REV	plat/mcspi.h	6;"	d
OMAP4_MIRROR_MODE_EN_MASK	mach/ctrl_module_pad_core_44xx.h	1311;"	d
OMAP4_MIRROR_MODE_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1310;"	d
OMAP4_MMC1_PBIASLITE_HIZ_MODE_MASK	mach/ctrl_module_pad_core_44xx.h	833;"	d
OMAP4_MMC1_PBIASLITE_HIZ_MODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	832;"	d
OMAP4_MMC1_PBIASLITE_PWRDNZ_MASK	mach/ctrl_module_pad_core_44xx.h	839;"	d
OMAP4_MMC1_PBIASLITE_PWRDNZ_SHIFT	mach/ctrl_module_pad_core_44xx.h	838;"	d
OMAP4_MMC1_PBIASLITE_SUPPLY_HI_OUT_MASK	mach/ctrl_module_pad_core_44xx.h	835;"	d
OMAP4_MMC1_PBIASLITE_SUPPLY_HI_OUT_SHIFT	mach/ctrl_module_pad_core_44xx.h	834;"	d
OMAP4_MMC1_PBIASLITE_VMODE_ERROR_MASK	mach/ctrl_module_pad_core_44xx.h	837;"	d
OMAP4_MMC1_PBIASLITE_VMODE_ERROR_SHIFT	mach/ctrl_module_pad_core_44xx.h	836;"	d
OMAP4_MMC1_PBIASLITE_VMODE_MASK	mach/ctrl_module_pad_core_44xx.h	841;"	d
OMAP4_MMC1_PBIASLITE_VMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	840;"	d
OMAP4_MMC1_PWRDNZ_MASK	mach/ctrl_module_pad_core_44xx.h	831;"	d
OMAP4_MMC1_PWRDNZ_SHIFT	mach/ctrl_module_pad_core_44xx.h	830;"	d
OMAP4_MMC2_FEEDBACK_CLK_SEL_MASK	mach/ctrl_module_pad_core_44xx.h	937;"	d
OMAP4_MMC2_FEEDBACK_CLK_SEL_SHIFT	mach/ctrl_module_pad_core_44xx.h	936;"	d
OMAP4_MMC_REG_OFFSET	plat/mmc.h	31;"	d
OMAP4_MMU1_BASE	plat/omap44xx.h	53;"	d
OMAP4_MMU2_BASE	plat/omap44xx.h	54;"	d
OMAP4_MODEMWARMRSTST_MASK	scrm44xx.h	169;"	d
OMAP4_MODEMWARMRSTST_SHIFT	scrm44xx.h	168;"	d
OMAP4_MODE_MASK	mach/ctrl_module_core_44xx.h	390;"	d
OMAP4_MODE_SHIFT	mach/ctrl_module_core_44xx.h	389;"	d
OMAP4_MON_L2X0_AUXCTRL_INDEX	mach/omap-secure.h	42;"	d
OMAP4_MON_L2X0_CTRL_INDEX	mach/omap-secure.h	41;"	d
OMAP4_MON_L2X0_DBG_CTRL_INDEX	mach/omap-secure.h	40;"	d
OMAP4_MON_L2X0_PREFETCH_INDEX	mach/omap-secure.h	43;"	d
OMAP4_MON_SCU_PWR_INDEX	mach/omap-secure.h	39;"	d
OMAP4_MULT_CONF_CLK_SEL0_MASK	mach/ctrl_module_core_44xx.h	366;"	d
OMAP4_MULT_CONF_CLK_SEL0_SHIFT	mach/ctrl_module_core_44xx.h	365;"	d
OMAP4_MULT_CONF_CLK_SEL1_MASK	mach/ctrl_module_core_44xx.h	370;"	d
OMAP4_MULT_CONF_CLK_SEL1_SHIFT	mach/ctrl_module_core_44xx.h	369;"	d
OMAP4_MULT_CONF_CLK_SEL2_MASK	mach/ctrl_module_core_44xx.h	374;"	d
OMAP4_MULT_CONF_CLK_SEL2_SHIFT	mach/ctrl_module_core_44xx.h	373;"	d
OMAP4_MULT_CONF_DPLL_FREQLOCK_SEL_MASK	mach/ctrl_module_core_44xx.h	378;"	d
OMAP4_MULT_CONF_DPLL_FREQLOCK_SEL_SHIFT	mach/ctrl_module_core_44xx.h	377;"	d
OMAP4_MULT_CONF_DPLL_PHASELOCK_SEL_MASK	mach/ctrl_module_core_44xx.h	386;"	d
OMAP4_MULT_CONF_DPLL_PHASELOCK_SEL_SHIFT	mach/ctrl_module_core_44xx.h	385;"	d
OMAP4_MULT_CONF_DPLL_TINITZ_SEL_MASK	mach/ctrl_module_core_44xx.h	382;"	d
OMAP4_MULT_CONF_DPLL_TINITZ_SEL_SHIFT	mach/ctrl_module_core_44xx.h	381;"	d
OMAP4_MULT_MASK	mach/ctrl_module_core_44xx.h	362;"	d
OMAP4_MULT_SHIFT	mach/ctrl_module_core_44xx.h	361;"	d
OMAP4_MUX	mux44xx.h	22;"	d
OMAP4_OSCILLATOR_BOOST_MASK	mach/ctrl_module_pad_wkup_44xx.h	168;"	d
OMAP4_OSCILLATOR_BOOST_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	167;"	d
OMAP4_OSCILLATOR_OS_OUT_MASK	mach/ctrl_module_pad_wkup_44xx.h	170;"	d
OMAP4_OSCILLATOR_OS_OUT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	169;"	d
OMAP4_PAD_USIM_CLK_LOW_MASK	mach/ctrl_module_pad_wkup_44xx.h	174;"	d
OMAP4_PAD_USIM_CLK_LOW_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	173;"	d
OMAP4_PAD_USIM_RST_LOW_MASK	mach/ctrl_module_pad_wkup_44xx.h	176;"	d
OMAP4_PAD_USIM_RST_LOW_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	175;"	d
OMAP4_PDM_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	651;"	d
OMAP4_PDM_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	650;"	d
OMAP4_PM_ABE_DMIC_WKDEP_OFFSET	prm44xx.h	138;"	d
OMAP4_PM_ABE_MCASP_WKDEP_OFFSET	prm44xx.h	142;"	d
OMAP4_PM_ABE_MCBSP1_WKDEP_OFFSET	prm44xx.h	146;"	d
OMAP4_PM_ABE_MCBSP2_WKDEP_OFFSET	prm44xx.h	150;"	d
OMAP4_PM_ABE_MCBSP3_WKDEP_OFFSET	prm44xx.h	154;"	d
OMAP4_PM_ABE_PDM_WKDEP_OFFSET	prm44xx.h	134;"	d
OMAP4_PM_ABE_PWRSTCTRL_OFFSET	prm44xx.h	128;"	d
OMAP4_PM_ABE_PWRSTST_OFFSET	prm44xx.h	130;"	d
OMAP4_PM_ABE_SLIMBUS_WKDEP_OFFSET	prm44xx.h	158;"	d
OMAP4_PM_ABE_TIMER5_WKDEP_OFFSET	prm44xx.h	162;"	d
OMAP4_PM_ABE_TIMER6_WKDEP_OFFSET	prm44xx.h	166;"	d
OMAP4_PM_ABE_TIMER7_WKDEP_OFFSET	prm44xx.h	170;"	d
OMAP4_PM_ABE_TIMER8_WKDEP_OFFSET	prm44xx.h	174;"	d
OMAP4_PM_ABE_WDT3_WKDEP_OFFSET	prm44xx.h	178;"	d
OMAP4_PM_ALWON_SR_CORE_WKDEP_OFFSET	prm44xx.h	194;"	d
OMAP4_PM_ALWON_SR_IVA_WKDEP_OFFSET	prm44xx.h	190;"	d
OMAP4_PM_ALWON_SR_MPU_WKDEP_OFFSET	prm44xx.h	186;"	d
OMAP4_PM_CAM_PWRSTCTRL_OFFSET	prm44xx.h	272;"	d
OMAP4_PM_CAM_PWRSTST_OFFSET	prm44xx.h	274;"	d
OMAP4_PM_CEFUSE_PWRSTCTRL_OFFSET	prm44xx.h	530;"	d
OMAP4_PM_CEFUSE_PWRSTST_OFFSET	prm44xx.h	532;"	d
OMAP4_PM_CORE_PWRSTCTRL_OFFSET	prm44xx.h	200;"	d
OMAP4_PM_CORE_PWRSTST_OFFSET	prm44xx.h	202;"	d
OMAP4_PM_CPU0_PWRSTCTRL_OFFSET	prcm_mpu44xx.h	64;"	d
OMAP4_PM_CPU0_PWRSTST_OFFSET	prcm_mpu44xx.h	66;"	d
OMAP4_PM_CPU1_PWRSTCTRL_OFFSET	prcm_mpu44xx.h	80;"	d
OMAP4_PM_CPU1_PWRSTST_OFFSET	prcm_mpu44xx.h	82;"	d
OMAP4_PM_DSS_DSS_WKDEP_OFFSET	prm44xx.h	286;"	d
OMAP4_PM_DSS_PWRSTCTRL_OFFSET	prm44xx.h	282;"	d
OMAP4_PM_DSS_PWRSTST_OFFSET	prm44xx.h	284;"	d
OMAP4_PM_EMU_PWRSTCTRL_OFFSET	prm44xx.h	604;"	d
OMAP4_PM_EMU_PWRSTST_OFFSET	prm44xx.h	606;"	d
OMAP4_PM_GFX_PWRSTCTRL_OFFSET	prm44xx.h	294;"	d
OMAP4_PM_GFX_PWRSTST_OFFSET	prm44xx.h	296;"	d
OMAP4_PM_IVAHD_PWRSTCTRL_OFFSET	prm44xx.h	258;"	d
OMAP4_PM_IVAHD_PWRSTST_OFFSET	prm44xx.h	260;"	d
OMAP4_PM_L3INIT_HSI_WKDEP_OFFSET	prm44xx.h	314;"	d
OMAP4_PM_L3INIT_MMC1_WKDEP_OFFSET	prm44xx.h	306;"	d
OMAP4_PM_L3INIT_MMC2_WKDEP_OFFSET	prm44xx.h	310;"	d
OMAP4_PM_L3INIT_MMC6_WKDEP_OFFSET	prm44xx.h	354;"	d
OMAP4_PM_L3INIT_PCIESS_WKDEP_OFFSET	prm44xx.h	344;"	d
OMAP4_PM_L3INIT_PWRSTCTRL_OFFSET	prm44xx.h	302;"	d
OMAP4_PM_L3INIT_PWRSTST_OFFSET	prm44xx.h	304;"	d
OMAP4_PM_L3INIT_SATA_WKDEP_OFFSET	prm44xx.h	338;"	d
OMAP4_PM_L3INIT_UNIPRO1_WKDEP_OFFSET	prm44xx.h	318;"	d
OMAP4_PM_L3INIT_USB_HOST_FS_WKDEP_OFFSET	prm44xx.h	358;"	d
OMAP4_PM_L3INIT_USB_HOST_WKDEP_OFFSET	prm44xx.h	322;"	d
OMAP4_PM_L3INIT_USB_OTG_WKDEP_OFFSET	prm44xx.h	326;"	d
OMAP4_PM_L3INIT_USB_TLL_WKDEP_OFFSET	prm44xx.h	330;"	d
OMAP4_PM_L3INIT_XHPI_WKDEP_OFFSET	prm44xx.h	350;"	d
OMAP4_PM_L4PER_DMTIMER10_WKDEP_OFFSET	prm44xx.h	372;"	d
OMAP4_PM_L4PER_DMTIMER11_WKDEP_OFFSET	prm44xx.h	376;"	d
OMAP4_PM_L4PER_DMTIMER2_WKDEP_OFFSET	prm44xx.h	380;"	d
OMAP4_PM_L4PER_DMTIMER3_WKDEP_OFFSET	prm44xx.h	384;"	d
OMAP4_PM_L4PER_DMTIMER4_WKDEP_OFFSET	prm44xx.h	388;"	d
OMAP4_PM_L4PER_DMTIMER9_WKDEP_OFFSET	prm44xx.h	392;"	d
OMAP4_PM_L4PER_GPIO2_WKDEP_OFFSET	prm44xx.h	398;"	d
OMAP4_PM_L4PER_GPIO3_WKDEP_OFFSET	prm44xx.h	402;"	d
OMAP4_PM_L4PER_GPIO4_WKDEP_OFFSET	prm44xx.h	406;"	d
OMAP4_PM_L4PER_GPIO5_WKDEP_OFFSET	prm44xx.h	410;"	d
OMAP4_PM_L4PER_GPIO6_WKDEP_OFFSET	prm44xx.h	414;"	d
OMAP4_PM_L4PER_HECC1_WKDEP_OFFSET	prm44xx.h	420;"	d
OMAP4_PM_L4PER_HECC2_WKDEP_OFFSET	prm44xx.h	424;"	d
OMAP4_PM_L4PER_I2C1_WKDEP_OFFSET	prm44xx.h	428;"	d
OMAP4_PM_L4PER_I2C2_WKDEP_OFFSET	prm44xx.h	432;"	d
OMAP4_PM_L4PER_I2C3_WKDEP_OFFSET	prm44xx.h	436;"	d
OMAP4_PM_L4PER_I2C4_WKDEP_OFFSET	prm44xx.h	440;"	d
OMAP4_PM_L4PER_I2C5_WKDEP_OFFSET	prm44xx.h	510;"	d
OMAP4_PM_L4PER_MCASP2_WKDEP_OFFSET	prm44xx.h	446;"	d
OMAP4_PM_L4PER_MCASP3_WKDEP_OFFSET	prm44xx.h	450;"	d
OMAP4_PM_L4PER_MCBSP4_WKDEP_OFFSET	prm44xx.h	454;"	d
OMAP4_PM_L4PER_MCSPI1_WKDEP_OFFSET	prm44xx.h	460;"	d
OMAP4_PM_L4PER_MCSPI2_WKDEP_OFFSET	prm44xx.h	464;"	d
OMAP4_PM_L4PER_MCSPI3_WKDEP_OFFSET	prm44xx.h	468;"	d
OMAP4_PM_L4PER_MCSPI4_WKDEP_OFFSET	prm44xx.h	472;"	d
OMAP4_PM_L4PER_MMCSD3_WKDEP_OFFSET	prm44xx.h	476;"	d
OMAP4_PM_L4PER_MMCSD4_WKDEP_OFFSET	prm44xx.h	480;"	d
OMAP4_PM_L4PER_MMCSD5_WKDEP_OFFSET	prm44xx.h	506;"	d
OMAP4_PM_L4PER_PWRSTCTRL_OFFSET	prm44xx.h	366;"	d
OMAP4_PM_L4PER_PWRSTST_OFFSET	prm44xx.h	368;"	d
OMAP4_PM_L4PER_SLIMBUS2_WKDEP_OFFSET	prm44xx.h	486;"	d
OMAP4_PM_L4PER_UART1_WKDEP_OFFSET	prm44xx.h	490;"	d
OMAP4_PM_L4PER_UART2_WKDEP_OFFSET	prm44xx.h	494;"	d
OMAP4_PM_L4PER_UART3_WKDEP_OFFSET	prm44xx.h	498;"	d
OMAP4_PM_L4PER_UART4_WKDEP_OFFSET	prm44xx.h	502;"	d
OMAP4_PM_MPU_PWRSTCTRL_OFFSET	prm44xx.h	106;"	d
OMAP4_PM_MPU_PWRSTST_OFFSET	prm44xx.h	108;"	d
OMAP4_PM_PWSTCTRL	prm44xx.h	67;"	d
OMAP4_PM_PWSTST	prm44xx.h	68;"	d
OMAP4_PM_TESLA_PWRSTCTRL_OFFSET	prm44xx.h	116;"	d
OMAP4_PM_TESLA_PWRSTST_OFFSET	prm44xx.h	118;"	d
OMAP4_PM_WKUP_GPIO1_WKDEP_OFFSET	prm44xx.h	546;"	d
OMAP4_PM_WKUP_KEYBOARD_WKDEP_OFFSET	prm44xx.h	566;"	d
OMAP4_PM_WKUP_RTC_WKDEP_OFFSET	prm44xx.h	570;"	d
OMAP4_PM_WKUP_TIMER12_WKDEP_OFFSET	prm44xx.h	554;"	d
OMAP4_PM_WKUP_TIMER1_WKDEP_OFFSET	prm44xx.h	550;"	d
OMAP4_PM_WKUP_USIM_WKDEP_OFFSET	prm44xx.h	560;"	d
OMAP4_PM_WKUP_WDT2_WKDEP_OFFSET	prm44xx.h	542;"	d
OMAP4_POLARITY_MASK	scrm44xx.h	125;"	d
OMAP4_POLARITY_SHIFT	scrm44xx.h	124;"	d
OMAP4_PPA_CPU_ACTRL_SMP_INDEX	mach/omap-secure.h	47;"	d
OMAP4_PPA_L2_POR_INDEX	mach/omap-secure.h	46;"	d
OMAP4_PRCM_MPU_PRM_PSCON_COUNT_OFFSET	prcm_mpu44xx.h	60;"	d
OMAP4_PRCM_MPU_PRM_RSTST_OFFSET	prcm_mpu44xx.h	58;"	d
OMAP4_PRM_CLKREQCTRL_OFFSET	prm44xx.h	626;"	d
OMAP4_PRM_DEVICE_OFF_CTRL_OFFSET	prm44xx.h	734;"	d
OMAP4_PRM_IO_COUNT_OFFSET	prm44xx.h	634;"	d
OMAP4_PRM_IO_PMCTRL_OFFSET	prm44xx.h	636;"	d
OMAP4_PRM_IRQENABLE_DUCATI_OFFSET	prm44xx.h	86;"	d
OMAP4_PRM_IRQENABLE_MPU_2_OFFSET	prm44xx.h	82;"	d
OMAP4_PRM_IRQENABLE_MPU_OFFSET	prm44xx.h	80;"	d
OMAP4_PRM_IRQENABLE_TESLA_OFFSET	prm44xx.h	90;"	d
OMAP4_PRM_IRQSTATUS_DUCATI_OFFSET	prm44xx.h	84;"	d
OMAP4_PRM_IRQSTATUS_MPU_2_OFFSET	prm44xx.h	78;"	d
OMAP4_PRM_IRQSTATUS_MPU_OFFSET	prm44xx.h	76;"	d
OMAP4_PRM_IRQSTATUS_TESLA_OFFSET	prm44xx.h	88;"	d
OMAP4_PRM_LDO_ABB_IVA_CTRL_OFFSET	prm44xx.h	730;"	d
OMAP4_PRM_LDO_ABB_IVA_SETUP_OFFSET	prm44xx.h	728;"	d
OMAP4_PRM_LDO_ABB_MPU_CTRL_OFFSET	prm44xx.h	726;"	d
OMAP4_PRM_LDO_ABB_MPU_SETUP_OFFSET	prm44xx.h	724;"	d
OMAP4_PRM_LDO_BANDGAP_SETUP_OFFSET	prm44xx.h	732;"	d
OMAP4_PRM_LDO_SRAM_CORE_CTRL_OFFSET	prm44xx.h	714;"	d
OMAP4_PRM_LDO_SRAM_CORE_SETUP_OFFSET	prm44xx.h	712;"	d
OMAP4_PRM_LDO_SRAM_IVA_CTRL_OFFSET	prm44xx.h	722;"	d
OMAP4_PRM_LDO_SRAM_IVA_SETUP_OFFSET	prm44xx.h	720;"	d
OMAP4_PRM_LDO_SRAM_MPU_CTRL_OFFSET	prm44xx.h	718;"	d
OMAP4_PRM_LDO_SRAM_MPU_SETUP_OFFSET	prm44xx.h	716;"	d
OMAP4_PRM_MODEM_IF_CTRL_OFFSET	prm44xx.h	742;"	d
OMAP4_PRM_PHASE1_CNDP_OFFSET	prm44xx.h	736;"	d
OMAP4_PRM_PHASE2A_CNDP_OFFSET	prm44xx.h	738;"	d
OMAP4_PRM_PHASE2B_CNDP_OFFSET	prm44xx.h	740;"	d
OMAP4_PRM_PSCON_COUNT_OFFSET	prm44xx.h	632;"	d
OMAP4_PRM_PWRREQCTRL_OFFSET	prm44xx.h	630;"	d
OMAP4_PRM_RSTCTRL_OFFSET	prm44xx.h	620;"	d
OMAP4_PRM_RSTST_OFFSET	prm44xx.h	622;"	d
OMAP4_PRM_RSTTIME_OFFSET	prm44xx.h	624;"	d
OMAP4_PRM_SRAM_COUNT_OFFSET	prm44xx.h	708;"	d
OMAP4_PRM_SRAM_WKUP_SETUP_OFFSET	prm44xx.h	710;"	d
OMAP4_PRM_VC_CFG_CHANNEL_OFFSET	prm44xx.h	702;"	d
OMAP4_PRM_VC_CFG_I2C_CLK_OFFSET	prm44xx.h	706;"	d
OMAP4_PRM_VC_CFG_I2C_MODE_OFFSET	prm44xx.h	704;"	d
OMAP4_PRM_VC_ERRST_OFFSET	prm44xx.h	744;"	d
OMAP4_PRM_VC_SMPS_SA_OFFSET	prm44xx.h	688;"	d
OMAP4_PRM_VC_VAL_BYPASS_OFFSET	prm44xx.h	700;"	d
OMAP4_PRM_VC_VAL_CMD_VDD_CORE_L_OFFSET	prm44xx.h	694;"	d
OMAP4_PRM_VC_VAL_CMD_VDD_IVA_L_OFFSET	prm44xx.h	698;"	d
OMAP4_PRM_VC_VAL_CMD_VDD_MPU_L_OFFSET	prm44xx.h	696;"	d
OMAP4_PRM_VC_VAL_SMPS_RA_CMD_OFFSET	prm44xx.h	692;"	d
OMAP4_PRM_VC_VAL_SMPS_RA_VOL_OFFSET	prm44xx.h	690;"	d
OMAP4_PRM_VOLTCTRL_OFFSET	prm44xx.h	628;"	d
OMAP4_PRM_VOLTSETUP_CORE_OFF_OFFSET	prm44xx.h	640;"	d
OMAP4_PRM_VOLTSETUP_CORE_RET_SLEEP_OFFSET	prm44xx.h	646;"	d
OMAP4_PRM_VOLTSETUP_IVA_OFF_OFFSET	prm44xx.h	644;"	d
OMAP4_PRM_VOLTSETUP_IVA_RET_SLEEP_OFFSET	prm44xx.h	650;"	d
OMAP4_PRM_VOLTSETUP_MPU_OFF_OFFSET	prm44xx.h	642;"	d
OMAP4_PRM_VOLTSETUP_MPU_RET_SLEEP_OFFSET	prm44xx.h	648;"	d
OMAP4_PRM_VOLTSETUP_WARMRESET_OFFSET	prm44xx.h	638;"	d
OMAP4_PRM_VP_CORE_CONFIG_OFFSET	prm44xx.h	652;"	d
OMAP4_PRM_VP_CORE_STATUS_OFFSET	prm44xx.h	654;"	d
OMAP4_PRM_VP_CORE_VLIMITTO_OFFSET	prm44xx.h	656;"	d
OMAP4_PRM_VP_CORE_VOLTAGE_OFFSET	prm44xx.h	658;"	d
OMAP4_PRM_VP_CORE_VSTEPMAX_OFFSET	prm44xx.h	660;"	d
OMAP4_PRM_VP_CORE_VSTEPMIN_OFFSET	prm44xx.h	662;"	d
OMAP4_PRM_VP_IVA_CONFIG_OFFSET	prm44xx.h	676;"	d
OMAP4_PRM_VP_IVA_STATUS_OFFSET	prm44xx.h	678;"	d
OMAP4_PRM_VP_IVA_VLIMITTO_OFFSET	prm44xx.h	680;"	d
OMAP4_PRM_VP_IVA_VOLTAGE_OFFSET	prm44xx.h	682;"	d
OMAP4_PRM_VP_IVA_VSTEPMAX_OFFSET	prm44xx.h	684;"	d
OMAP4_PRM_VP_IVA_VSTEPMIN_OFFSET	prm44xx.h	686;"	d
OMAP4_PRM_VP_MPU_CONFIG_OFFSET	prm44xx.h	664;"	d
OMAP4_PRM_VP_MPU_STATUS_OFFSET	prm44xx.h	666;"	d
OMAP4_PRM_VP_MPU_VLIMITTO_OFFSET	prm44xx.h	668;"	d
OMAP4_PRM_VP_MPU_VOLTAGE_OFFSET	prm44xx.h	670;"	d
OMAP4_PRM_VP_MPU_VSTEPMAX_OFFSET	prm44xx.h	672;"	d
OMAP4_PRM_VP_MPU_VSTEPMIN_OFFSET	prm44xx.h	674;"	d
OMAP4_PWRONRST_MASK	scrm44xx.h	155;"	d
OMAP4_PWRONRST_SHIFT	scrm44xx.h	154;"	d
OMAP4_REVISION_CM1_OFFSET	cm1_44xx.h	51;"	d
OMAP4_REVISION_CM2_OFFSET	cm2_44xx.h	71;"	d
OMAP4_REVISION_PRCM_OFFSET	prcm_mpu44xx.h	54;"	d
OMAP4_REVISION_PRM_OFFSET	prm44xx.h	74;"	d
OMAP4_REV_MASK	scrm44xx.h	93;"	d
OMAP4_REV_SHIFT	scrm44xx.h	92;"	d
OMAP4_RM_ABE_AESS_CONTEXT_OFFSET	prm44xx.h	132;"	d
OMAP4_RM_ABE_DMIC_CONTEXT_OFFSET	prm44xx.h	140;"	d
OMAP4_RM_ABE_MCASP_CONTEXT_OFFSET	prm44xx.h	144;"	d
OMAP4_RM_ABE_MCBSP1_CONTEXT_OFFSET	prm44xx.h	148;"	d
OMAP4_RM_ABE_MCBSP2_CONTEXT_OFFSET	prm44xx.h	152;"	d
OMAP4_RM_ABE_MCBSP3_CONTEXT_OFFSET	prm44xx.h	156;"	d
OMAP4_RM_ABE_PDM_CONTEXT_OFFSET	prm44xx.h	136;"	d
OMAP4_RM_ABE_SLIMBUS_CONTEXT_OFFSET	prm44xx.h	160;"	d
OMAP4_RM_ABE_TIMER5_CONTEXT_OFFSET	prm44xx.h	164;"	d
OMAP4_RM_ABE_TIMER6_CONTEXT_OFFSET	prm44xx.h	168;"	d
OMAP4_RM_ABE_TIMER7_CONTEXT_OFFSET	prm44xx.h	172;"	d
OMAP4_RM_ABE_TIMER8_CONTEXT_OFFSET	prm44xx.h	176;"	d
OMAP4_RM_ABE_WDT3_CONTEXT_OFFSET	prm44xx.h	180;"	d
OMAP4_RM_ALWON_MDMINTC_CONTEXT_OFFSET	prm44xx.h	184;"	d
OMAP4_RM_ALWON_SR_CORE_CONTEXT_OFFSET	prm44xx.h	196;"	d
OMAP4_RM_ALWON_SR_IVA_CONTEXT_OFFSET	prm44xx.h	192;"	d
OMAP4_RM_ALWON_SR_MPU_CONTEXT_OFFSET	prm44xx.h	188;"	d
OMAP4_RM_CAM_FDIF_CONTEXT_OFFSET	prm44xx.h	278;"	d
OMAP4_RM_CAM_ISS_CONTEXT_OFFSET	prm44xx.h	276;"	d
OMAP4_RM_CEFUSE_CEFUSE_CONTEXT_OFFSET	prm44xx.h	534;"	d
OMAP4_RM_CPU0_CPU0_CONTEXT_OFFSET	prcm_mpu44xx.h	68;"	d
OMAP4_RM_CPU0_CPU0_RSTCTRL_OFFSET	prcm_mpu44xx.h	70;"	d
OMAP4_RM_CPU0_CPU0_RSTST_OFFSET	prcm_mpu44xx.h	72;"	d
OMAP4_RM_CPU1_CPU1_CONTEXT_OFFSET	prcm_mpu44xx.h	84;"	d
OMAP4_RM_CPU1_CPU1_RSTCTRL_OFFSET	prcm_mpu44xx.h	86;"	d
OMAP4_RM_CPU1_CPU1_RSTST_OFFSET	prcm_mpu44xx.h	88;"	d
OMAP4_RM_D2D_MODEM_ICR_CONTEXT_OFFSET	prm44xx.h	238;"	d
OMAP4_RM_D2D_SAD2D_CONTEXT_OFFSET	prm44xx.h	236;"	d
OMAP4_RM_D2D_SAD2D_FW_CONTEXT_OFFSET	prm44xx.h	240;"	d
OMAP4_RM_DSS_DEISS_CONTEXT_OFFSET	prm44xx.h	290;"	d
OMAP4_RM_DSS_DSS_CONTEXT_OFFSET	prm44xx.h	288;"	d
OMAP4_RM_DUCATI_DUCATI_CONTEXT_OFFSET	prm44xx.h	216;"	d
OMAP4_RM_DUCATI_RSTCTRL_OFFSET	prm44xx.h	212;"	d
OMAP4_RM_DUCATI_RSTST_OFFSET	prm44xx.h	214;"	d
OMAP4_RM_EMU_DEBUGSS_CONTEXT_OFFSET	prm44xx.h	608;"	d
OMAP4_RM_GFX_GFX_CONTEXT_OFFSET	prm44xx.h	298;"	d
OMAP4_RM_IVAHD_IVAHD_CONTEXT_OFFSET	prm44xx.h	266;"	d
OMAP4_RM_IVAHD_RSTCTRL_OFFSET	prm44xx.h	262;"	d
OMAP4_RM_IVAHD_RSTST_OFFSET	prm44xx.h	264;"	d
OMAP4_RM_IVAHD_SL2_CONTEXT_OFFSET	prm44xx.h	268;"	d
OMAP4_RM_L3INIT_CCPTX_CONTEXT_OFFSET	prm44xx.h	348;"	d
OMAP4_RM_L3INIT_EMAC_CONTEXT_OFFSET	prm44xx.h	336;"	d
OMAP4_RM_L3INIT_HSI_CONTEXT_OFFSET	prm44xx.h	316;"	d
OMAP4_RM_L3INIT_MMC1_CONTEXT_OFFSET	prm44xx.h	308;"	d
OMAP4_RM_L3INIT_MMC2_CONTEXT_OFFSET	prm44xx.h	312;"	d
OMAP4_RM_L3INIT_MMC6_CONTEXT_OFFSET	prm44xx.h	356;"	d
OMAP4_RM_L3INIT_P1500_CONTEXT_OFFSET	prm44xx.h	334;"	d
OMAP4_RM_L3INIT_PCIESS_CONTEXT_OFFSET	prm44xx.h	346;"	d
OMAP4_RM_L3INIT_SATA_CONTEXT_OFFSET	prm44xx.h	340;"	d
OMAP4_RM_L3INIT_TPPSS_CONTEXT_OFFSET	prm44xx.h	342;"	d
OMAP4_RM_L3INIT_UNIPRO1_CONTEXT_OFFSET	prm44xx.h	320;"	d
OMAP4_RM_L3INIT_USBPHYOCP2SCP_CONTEXT_OFFSET	prm44xx.h	362;"	d
OMAP4_RM_L3INIT_USB_HOST_CONTEXT_OFFSET	prm44xx.h	324;"	d
OMAP4_RM_L3INIT_USB_HOST_FS_CONTEXT_OFFSET	prm44xx.h	360;"	d
OMAP4_RM_L3INIT_USB_OTG_CONTEXT_OFFSET	prm44xx.h	328;"	d
OMAP4_RM_L3INIT_USB_TLL_CONTEXT_OFFSET	prm44xx.h	332;"	d
OMAP4_RM_L3INIT_XHPI_CONTEXT_OFFSET	prm44xx.h	352;"	d
OMAP4_RM_L3INSTR_L3_3_CONTEXT_OFFSET	prm44xx.h	250;"	d
OMAP4_RM_L3INSTR_L3_INSTR_CONTEXT_OFFSET	prm44xx.h	252;"	d
OMAP4_RM_L3INSTR_OCP_WP1_CONTEXT_OFFSET	prm44xx.h	254;"	d
OMAP4_RM_L3_1_L3_1_CONTEXT_OFFSET	prm44xx.h	204;"	d
OMAP4_RM_L3_2_GPMC_CONTEXT_OFFSET	prm44xx.h	208;"	d
OMAP4_RM_L3_2_L3_2_CONTEXT_OFFSET	prm44xx.h	206;"	d
OMAP4_RM_L3_2_OCMC_RAM_CONTEXT_OFFSET	prm44xx.h	210;"	d
OMAP4_RM_L4CFG_HW_SEM_CONTEXT_OFFSET	prm44xx.h	244;"	d
OMAP4_RM_L4CFG_L4_CFG_CONTEXT_OFFSET	prm44xx.h	242;"	d
OMAP4_RM_L4CFG_MAILBOX_CONTEXT_OFFSET	prm44xx.h	246;"	d
OMAP4_RM_L4CFG_SAR_ROM_CONTEXT_OFFSET	prm44xx.h	248;"	d
OMAP4_RM_L4PER_ADC_CONTEXT_OFFSET	prm44xx.h	370;"	d
OMAP4_RM_L4PER_DMTIMER10_CONTEXT_OFFSET	prm44xx.h	374;"	d
OMAP4_RM_L4PER_DMTIMER11_CONTEXT_OFFSET	prm44xx.h	378;"	d
OMAP4_RM_L4PER_DMTIMER2_CONTEXT_OFFSET	prm44xx.h	382;"	d
OMAP4_RM_L4PER_DMTIMER3_CONTEXT_OFFSET	prm44xx.h	386;"	d
OMAP4_RM_L4PER_DMTIMER4_CONTEXT_OFFSET	prm44xx.h	390;"	d
OMAP4_RM_L4PER_DMTIMER9_CONTEXT_OFFSET	prm44xx.h	394;"	d
OMAP4_RM_L4PER_ELM_CONTEXT_OFFSET	prm44xx.h	396;"	d
OMAP4_RM_L4PER_GPIO2_CONTEXT_OFFSET	prm44xx.h	400;"	d
OMAP4_RM_L4PER_GPIO3_CONTEXT_OFFSET	prm44xx.h	404;"	d
OMAP4_RM_L4PER_GPIO4_CONTEXT_OFFSET	prm44xx.h	408;"	d
OMAP4_RM_L4PER_GPIO5_CONTEXT_OFFSET	prm44xx.h	412;"	d
OMAP4_RM_L4PER_GPIO6_CONTEXT_OFFSET	prm44xx.h	416;"	d
OMAP4_RM_L4PER_HDQ1W_CONTEXT_OFFSET	prm44xx.h	418;"	d
OMAP4_RM_L4PER_HECC1_CONTEXT_OFFSET	prm44xx.h	422;"	d
OMAP4_RM_L4PER_HECC2_CONTEXT_OFFSET	prm44xx.h	426;"	d
OMAP4_RM_L4PER_I2C1_CONTEXT_OFFSET	prm44xx.h	430;"	d
OMAP4_RM_L4PER_I2C2_CONTEXT_OFFSET	prm44xx.h	434;"	d
OMAP4_RM_L4PER_I2C3_CONTEXT_OFFSET	prm44xx.h	438;"	d
OMAP4_RM_L4PER_I2C4_CONTEXT_OFFSET	prm44xx.h	442;"	d
OMAP4_RM_L4PER_I2C5_CONTEXT_OFFSET	prm44xx.h	512;"	d
OMAP4_RM_L4PER_L4_PER_CONTEXT_OFFSET	prm44xx.h	444;"	d
OMAP4_RM_L4PER_MCASP2_CONTEXT_OFFSET	prm44xx.h	448;"	d
OMAP4_RM_L4PER_MCASP3_CONTEXT_OFFSET	prm44xx.h	452;"	d
OMAP4_RM_L4PER_MCBSP4_CONTEXT_OFFSET	prm44xx.h	456;"	d
OMAP4_RM_L4PER_MCSPI1_CONTEXT_OFFSET	prm44xx.h	462;"	d
OMAP4_RM_L4PER_MCSPI2_CONTEXT_OFFSET	prm44xx.h	466;"	d
OMAP4_RM_L4PER_MCSPI3_CONTEXT_OFFSET	prm44xx.h	470;"	d
OMAP4_RM_L4PER_MCSPI4_CONTEXT_OFFSET	prm44xx.h	474;"	d
OMAP4_RM_L4PER_MGATE_CONTEXT_OFFSET	prm44xx.h	458;"	d
OMAP4_RM_L4PER_MMCSD3_CONTEXT_OFFSET	prm44xx.h	478;"	d
OMAP4_RM_L4PER_MMCSD4_CONTEXT_OFFSET	prm44xx.h	482;"	d
OMAP4_RM_L4PER_MMCSD5_CONTEXT_OFFSET	prm44xx.h	508;"	d
OMAP4_RM_L4PER_MSPROHG_CONTEXT_OFFSET	prm44xx.h	484;"	d
OMAP4_RM_L4PER_SLIMBUS2_CONTEXT_OFFSET	prm44xx.h	488;"	d
OMAP4_RM_L4PER_UART1_CONTEXT_OFFSET	prm44xx.h	492;"	d
OMAP4_RM_L4PER_UART2_CONTEXT_OFFSET	prm44xx.h	496;"	d
OMAP4_RM_L4PER_UART3_CONTEXT_OFFSET	prm44xx.h	500;"	d
OMAP4_RM_L4PER_UART4_CONTEXT_OFFSET	prm44xx.h	504;"	d
OMAP4_RM_L4SEC_AES1_CONTEXT_OFFSET	prm44xx.h	514;"	d
OMAP4_RM_L4SEC_AES2_CONTEXT_OFFSET	prm44xx.h	516;"	d
OMAP4_RM_L4SEC_CRYPTODMA_CONTEXT_OFFSET	prm44xx.h	526;"	d
OMAP4_RM_L4SEC_DES3DES_CONTEXT_OFFSET	prm44xx.h	518;"	d
OMAP4_RM_L4SEC_PKAEIP29_CONTEXT_OFFSET	prm44xx.h	520;"	d
OMAP4_RM_L4SEC_RNG_CONTEXT_OFFSET	prm44xx.h	522;"	d
OMAP4_RM_L4SEC_SHA2MD51_CONTEXT_OFFSET	prm44xx.h	524;"	d
OMAP4_RM_MEMIF_DLL_CONTEXT_OFFSET	prm44xx.h	228;"	d
OMAP4_RM_MEMIF_DLL_H_CONTEXT_OFFSET	prm44xx.h	234;"	d
OMAP4_RM_MEMIF_DMM_CONTEXT_OFFSET	prm44xx.h	220;"	d
OMAP4_RM_MEMIF_EMIF_1_CONTEXT_OFFSET	prm44xx.h	224;"	d
OMAP4_RM_MEMIF_EMIF_2_CONTEXT_OFFSET	prm44xx.h	226;"	d
OMAP4_RM_MEMIF_EMIF_FW_CONTEXT_OFFSET	prm44xx.h	222;"	d
OMAP4_RM_MEMIF_EMIF_H1_CONTEXT_OFFSET	prm44xx.h	230;"	d
OMAP4_RM_MEMIF_EMIF_H2_CONTEXT_OFFSET	prm44xx.h	232;"	d
OMAP4_RM_MPU_MPU_CONTEXT_OFFSET	prm44xx.h	112;"	d
OMAP4_RM_MPU_RSTST_OFFSET	prm44xx.h	110;"	d
OMAP4_RM_RSTCTRL	prm44xx.h	64;"	d
OMAP4_RM_RSTST	prm44xx.h	66;"	d
OMAP4_RM_RSTTIME	prm44xx.h	65;"	d
OMAP4_RM_SDMA_SDMA_CONTEXT_OFFSET	prm44xx.h	218;"	d
OMAP4_RM_TESLA_RSTCTRL_OFFSET	prm44xx.h	120;"	d
OMAP4_RM_TESLA_RSTST_OFFSET	prm44xx.h	122;"	d
OMAP4_RM_TESLA_TESLA_CONTEXT_OFFSET	prm44xx.h	124;"	d
OMAP4_RM_WKUP_GPIO1_CONTEXT_OFFSET	prm44xx.h	548;"	d
OMAP4_RM_WKUP_KEYBOARD_CONTEXT_OFFSET	prm44xx.h	568;"	d
OMAP4_RM_WKUP_L4WKUP_CONTEXT_OFFSET	prm44xx.h	538;"	d
OMAP4_RM_WKUP_RTC_CONTEXT_OFFSET	prm44xx.h	572;"	d
OMAP4_RM_WKUP_SARRAM_CONTEXT_OFFSET	prm44xx.h	564;"	d
OMAP4_RM_WKUP_SYNCTIMER_CONTEXT_OFFSET	prm44xx.h	558;"	d
OMAP4_RM_WKUP_TIMER12_CONTEXT_OFFSET	prm44xx.h	556;"	d
OMAP4_RM_WKUP_TIMER1_CONTEXT_OFFSET	prm44xx.h	552;"	d
OMAP4_RM_WKUP_USIM_CONTEXT_OFFSET	prm44xx.h	562;"	d
OMAP4_RM_WKUP_WDT1_CONTEXT_OFFSET	prm44xx.h	540;"	d
OMAP4_RM_WKUP_WDT2_CONTEXT_OFFSET	prm44xx.h	544;"	d
OMAP4_RSTTIME_MASK	scrm44xx.h	145;"	d
OMAP4_RSTTIME_SHIFT	scrm44xx.h	144;"	d
OMAP4_SCRM_ACCCLKREQ	scrm44xx.h	43;"	d
OMAP4_SCRM_ACCCLKREQ_OFFSET	scrm44xx.h	42;"	d
OMAP4_SCRM_ALTCLKSRC	scrm44xx.h	35;"	d
OMAP4_SCRM_ALTCLKSRC_OFFSET	scrm44xx.h	34;"	d
OMAP4_SCRM_APEWARMRSTST	scrm44xx.h	83;"	d
OMAP4_SCRM_APEWARMRSTST_OFFSET	scrm44xx.h	82;"	d
OMAP4_SCRM_AUXCLK0	scrm44xx.h	61;"	d
OMAP4_SCRM_AUXCLK0_OFFSET	scrm44xx.h	60;"	d
OMAP4_SCRM_AUXCLK1	scrm44xx.h	63;"	d
OMAP4_SCRM_AUXCLK1_OFFSET	scrm44xx.h	62;"	d
OMAP4_SCRM_AUXCLK2	scrm44xx.h	65;"	d
OMAP4_SCRM_AUXCLK2_OFFSET	scrm44xx.h	64;"	d
OMAP4_SCRM_AUXCLK3	scrm44xx.h	67;"	d
OMAP4_SCRM_AUXCLK3_OFFSET	scrm44xx.h	66;"	d
OMAP4_SCRM_AUXCLK4	scrm44xx.h	69;"	d
OMAP4_SCRM_AUXCLK4_OFFSET	scrm44xx.h	68;"	d
OMAP4_SCRM_AUXCLK5	scrm44xx.h	71;"	d
OMAP4_SCRM_AUXCLK5_OFFSET	scrm44xx.h	70;"	d
OMAP4_SCRM_AUXCLKREQ0	scrm44xx.h	47;"	d
OMAP4_SCRM_AUXCLKREQ0_OFFSET	scrm44xx.h	46;"	d
OMAP4_SCRM_AUXCLKREQ1	scrm44xx.h	49;"	d
OMAP4_SCRM_AUXCLKREQ1_OFFSET	scrm44xx.h	48;"	d
OMAP4_SCRM_AUXCLKREQ2	scrm44xx.h	51;"	d
OMAP4_SCRM_AUXCLKREQ2_OFFSET	scrm44xx.h	50;"	d
OMAP4_SCRM_AUXCLKREQ3	scrm44xx.h	53;"	d
OMAP4_SCRM_AUXCLKREQ3_OFFSET	scrm44xx.h	52;"	d
OMAP4_SCRM_AUXCLKREQ4	scrm44xx.h	55;"	d
OMAP4_SCRM_AUXCLKREQ4_OFFSET	scrm44xx.h	54;"	d
OMAP4_SCRM_AUXCLKREQ5	scrm44xx.h	57;"	d
OMAP4_SCRM_AUXCLKREQ5_OFFSET	scrm44xx.h	56;"	d
OMAP4_SCRM_BASE	scrm44xx.h	22;"	d
OMAP4_SCRM_CLKSETUPTIME	scrm44xx.h	31;"	d
OMAP4_SCRM_CLKSETUPTIME_OFFSET	scrm44xx.h	30;"	d
OMAP4_SCRM_D2DCLKM	scrm44xx.h	39;"	d
OMAP4_SCRM_D2DCLKM_OFFSET	scrm44xx.h	38;"	d
OMAP4_SCRM_D2DCLKREQ	scrm44xx.h	59;"	d
OMAP4_SCRM_D2DCLKREQ_OFFSET	scrm44xx.h	58;"	d
OMAP4_SCRM_D2DRSTCTRL	scrm44xx.h	77;"	d
OMAP4_SCRM_D2DRSTCTRL_OFFSET	scrm44xx.h	76;"	d
OMAP4_SCRM_D2DWARMRSTST	scrm44xx.h	87;"	d
OMAP4_SCRM_D2DWARMRSTST_OFFSET	scrm44xx.h	86;"	d
OMAP4_SCRM_EXTCLKREQ	scrm44xx.h	41;"	d
OMAP4_SCRM_EXTCLKREQ_OFFSET	scrm44xx.h	40;"	d
OMAP4_SCRM_EXTPWRONRSTCTRL	scrm44xx.h	79;"	d
OMAP4_SCRM_EXTPWRONRSTCTRL_OFFSET	scrm44xx.h	78;"	d
OMAP4_SCRM_EXTWARMRSTST	scrm44xx.h	81;"	d
OMAP4_SCRM_EXTWARMRSTST_OFFSET	scrm44xx.h	80;"	d
OMAP4_SCRM_MODEMCLKM	scrm44xx.h	37;"	d
OMAP4_SCRM_MODEMCLKM_OFFSET	scrm44xx.h	36;"	d
OMAP4_SCRM_MODEMRSTCTRL	scrm44xx.h	75;"	d
OMAP4_SCRM_MODEMRSTCTRL_OFFSET	scrm44xx.h	74;"	d
OMAP4_SCRM_MODEMWARMRSTST	scrm44xx.h	85;"	d
OMAP4_SCRM_MODEMWARMRSTST_OFFSET	scrm44xx.h	84;"	d
OMAP4_SCRM_PMICSETUPTIME	scrm44xx.h	33;"	d
OMAP4_SCRM_PMICSETUPTIME_OFFSET	scrm44xx.h	32;"	d
OMAP4_SCRM_PWRREQ	scrm44xx.h	45;"	d
OMAP4_SCRM_PWRREQ_OFFSET	scrm44xx.h	44;"	d
OMAP4_SCRM_REVISION_SCRM	scrm44xx.h	29;"	d
OMAP4_SCRM_REVISION_SCRM_OFFSET	scrm44xx.h	28;"	d
OMAP4_SCRM_RSTTIME	scrm44xx.h	73;"	d
OMAP4_SCRM_RSTTIME_OFFSET	scrm44xx.h	72;"	d
OMAP4_SDMMC1_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	267;"	d
OMAP4_SDMMC1_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	266;"	d
OMAP4_SDMMC1_CMD_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	265;"	d
OMAP4_SDMMC1_CMD_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	264;"	d
OMAP4_SDMMC1_DAT0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	263;"	d
OMAP4_SDMMC1_DAT0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	262;"	d
OMAP4_SDMMC1_DAT1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	261;"	d
OMAP4_SDMMC1_DAT1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	260;"	d
OMAP4_SDMMC1_DAT2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	259;"	d
OMAP4_SDMMC1_DAT2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	258;"	d
OMAP4_SDMMC1_DAT3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	257;"	d
OMAP4_SDMMC1_DAT3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	256;"	d
OMAP4_SDMMC1_DAT4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	255;"	d
OMAP4_SDMMC1_DAT4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	254;"	d
OMAP4_SDMMC1_DAT5_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	253;"	d
OMAP4_SDMMC1_DAT5_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	252;"	d
OMAP4_SDMMC1_DAT6_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	251;"	d
OMAP4_SDMMC1_DAT6_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	250;"	d
OMAP4_SDMMC1_DAT7_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	249;"	d
OMAP4_SDMMC1_DAT7_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	248;"	d
OMAP4_SDMMC1_DR0_SPEEDCTRL_MASK	mach/ctrl_module_pad_core_44xx.h	1041;"	d
OMAP4_SDMMC1_DR0_SPEEDCTRL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1040;"	d
OMAP4_SDMMC1_DR1_SPEEDCTRL_MASK	mach/ctrl_module_pad_core_44xx.h	1043;"	d
OMAP4_SDMMC1_DR1_SPEEDCTRL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1042;"	d
OMAP4_SDMMC1_DR2_SPEEDCTRL_MASK	mach/ctrl_module_pad_core_44xx.h	1045;"	d
OMAP4_SDMMC1_DR2_SPEEDCTRL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1044;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP0_MASK	mach/ctrl_module_pad_core_44xx.h	1033;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP0_SHIFT	mach/ctrl_module_pad_core_44xx.h	1032;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP1_MASK	mach/ctrl_module_pad_core_44xx.h	1035;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1034;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP2_MASK	mach/ctrl_module_pad_core_44xx.h	1037;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1036;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP3_MASK	mach/ctrl_module_pad_core_44xx.h	1039;"	d
OMAP4_SDMMC1_PUSTRENGTH_GRP3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1038;"	d
OMAP4_SDMMC2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	653;"	d
OMAP4_SDMMC2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	652;"	d
OMAP4_SDMMC3_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	655;"	d
OMAP4_SDMMC3_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	654;"	d
OMAP4_SDMMC3_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	709;"	d
OMAP4_SDMMC3_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	708;"	d
OMAP4_SDMMC4_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	657;"	d
OMAP4_SDMMC4_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	656;"	d
OMAP4_SDMMC4_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	659;"	d
OMAP4_SDMMC4_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	658;"	d
OMAP4_SDMMC5_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	425;"	d
OMAP4_SDMMC5_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	424;"	d
OMAP4_SDMMC5_CMD_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	423;"	d
OMAP4_SDMMC5_CMD_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	422;"	d
OMAP4_SDMMC5_DAT0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	421;"	d
OMAP4_SDMMC5_DAT0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	420;"	d
OMAP4_SDMMC5_DAT1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	419;"	d
OMAP4_SDMMC5_DAT1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	418;"	d
OMAP4_SDMMC5_DAT2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	417;"	d
OMAP4_SDMMC5_DAT2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	416;"	d
OMAP4_SDMMC5_DAT3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	415;"	d
OMAP4_SDMMC5_DAT3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	414;"	d
OMAP4_SELECT_DEBOBS_MMR_MPU_MASK	mach/ctrl_module_core_44xx.h	358;"	d
OMAP4_SELECT_DEBOBS_MMR_MPU_SHIFT	mach/ctrl_module_core_44xx.h	357;"	d
OMAP4_SELECT_MASK	mach/ctrl_module_core_44xx.h	354;"	d
OMAP4_SELECT_SHIFT	mach/ctrl_module_core_44xx.h	353;"	d
OMAP4_SESSEND_MASK	mach/ctrl_module_core_44xx.h	330;"	d
OMAP4_SESSEND_SHIFT	mach/ctrl_module_core_44xx.h	329;"	d
OMAP4_SETUPTIME_MASK	scrm44xx.h	99;"	d
OMAP4_SETUPTIME_SHIFT	scrm44xx.h	98;"	d
OMAP4_SIM_CD_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	112;"	d
OMAP4_SIM_CD_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	111;"	d
OMAP4_SIM_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	116;"	d
OMAP4_SIM_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	115;"	d
OMAP4_SIM_DR0_LB_MASK	mach/ctrl_module_pad_wkup_44xx.h	158;"	d
OMAP4_SIM_DR0_LB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	157;"	d
OMAP4_SIM_DR0_SC_MASK	mach/ctrl_module_pad_wkup_44xx.h	138;"	d
OMAP4_SIM_DR0_SC_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	137;"	d
OMAP4_SIM_IO_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	118;"	d
OMAP4_SIM_IO_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	117;"	d
OMAP4_SIM_PWRCTRL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	110;"	d
OMAP4_SIM_PWRCTRL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	109;"	d
OMAP4_SIM_RESET_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	114;"	d
OMAP4_SIM_RESET_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	113;"	d
OMAP4_SLEEPTIME_MASK	scrm44xx.h	105;"	d
OMAP4_SLEEPTIME_SHIFT	scrm44xx.h	104;"	d
OMAP4_SLIMBUS1_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	815;"	d
OMAP4_SLIMBUS1_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	814;"	d
OMAP4_SLIMBUS1_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	803;"	d
OMAP4_SLIMBUS1_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	802;"	d
OMAP4_SLIMBUS1_DR1_MB_MASK	mach/ctrl_module_pad_core_44xx.h	805;"	d
OMAP4_SLIMBUS1_DR1_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	804;"	d
OMAP4_SLIMBUS2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	751;"	d
OMAP4_SLIMBUS2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	750;"	d
OMAP4_SLIMBUS2_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	807;"	d
OMAP4_SLIMBUS2_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	806;"	d
OMAP4_SLIMBUS2_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	817;"	d
OMAP4_SLIMBUS2_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	816;"	d
OMAP4_SLIMBUS2_DR1_MB_MASK	mach/ctrl_module_pad_core_44xx.h	809;"	d
OMAP4_SLIMBUS2_DR1_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	808;"	d
OMAP4_SLIMBUS2_DR2_MB_MASK	mach/ctrl_module_pad_core_44xx.h	811;"	d
OMAP4_SLIMBUS2_DR2_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	810;"	d
OMAP4_SLIMBUS2_DR3_MB_MASK	mach/ctrl_module_pad_core_44xx.h	813;"	d
OMAP4_SLIMBUS2_DR3_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	812;"	d
OMAP4_SPI2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	753;"	d
OMAP4_SPI2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	752;"	d
OMAP4_SPI2_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	711;"	d
OMAP4_SPI2_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	710;"	d
OMAP4_SPI2_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	755;"	d
OMAP4_SPI2_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	754;"	d
OMAP4_SPI2_DR1_MB_MASK	mach/ctrl_module_pad_core_44xx.h	715;"	d
OMAP4_SPI2_DR1_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	714;"	d
OMAP4_SPI2_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	757;"	d
OMAP4_SPI2_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	756;"	d
OMAP4_SPI2_DR2_MB_MASK	mach/ctrl_module_pad_core_44xx.h	717;"	d
OMAP4_SPI2_DR2_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	716;"	d
OMAP4_SPI3_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	661;"	d
OMAP4_SPI3_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	660;"	d
OMAP4_SPI3_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	663;"	d
OMAP4_SPI3_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	662;"	d
OMAP4_SRAM_PA	plat/sram.h	102;"	d
OMAP4_SRAM_PA	plat/sram.h	99;"	d
OMAP4_SRAM_VA	plat/sram.h	100;"	d
OMAP4_SRCSELECT_MASK	scrm44xx.h	141;"	d
OMAP4_SRCSELECT_SHIFT	scrm44xx.h	140;"	d
OMAP4_SR_SCL_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	108;"	d
OMAP4_SR_SCL_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	107;"	d
OMAP4_SR_SCL_GLFENB_MASK	mach/ctrl_module_pad_wkup_44xx.h	188;"	d
OMAP4_SR_SCL_GLFENB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	187;"	d
OMAP4_SR_SCL_LOAD_BITS_MASK	mach/ctrl_module_pad_wkup_44xx.h	190;"	d
OMAP4_SR_SCL_LOAD_BITS_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	189;"	d
OMAP4_SR_SCL_PULLUPRESX_MASK	mach/ctrl_module_pad_wkup_44xx.h	192;"	d
OMAP4_SR_SCL_PULLUPRESX_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	191;"	d
OMAP4_SR_SDA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	106;"	d
OMAP4_SR_SDA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	105;"	d
OMAP4_SR_SDA_GLFENB_MASK	mach/ctrl_module_pad_wkup_44xx.h	182;"	d
OMAP4_SR_SDA_GLFENB_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	181;"	d
OMAP4_SR_SDA_LOAD_BITS_MASK	mach/ctrl_module_pad_wkup_44xx.h	184;"	d
OMAP4_SR_SDA_LOAD_BITS_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	183;"	d
OMAP4_SR_SDA_PULLUPRESX_MASK	mach/ctrl_module_pad_wkup_44xx.h	186;"	d
OMAP4_SR_SDA_PULLUPRESX_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	185;"	d
OMAP4_STD_FUSE_DIE_ID_0_MASK	mach/ctrl_module_core_44xx.h	128;"	d
OMAP4_STD_FUSE_DIE_ID_0_SHIFT	mach/ctrl_module_core_44xx.h	127;"	d
OMAP4_STD_FUSE_DIE_ID_1_MASK	mach/ctrl_module_core_44xx.h	136;"	d
OMAP4_STD_FUSE_DIE_ID_1_SHIFT	mach/ctrl_module_core_44xx.h	135;"	d
OMAP4_STD_FUSE_DIE_ID_2_MASK	mach/ctrl_module_core_44xx.h	140;"	d
OMAP4_STD_FUSE_DIE_ID_2_SHIFT	mach/ctrl_module_core_44xx.h	139;"	d
OMAP4_STD_FUSE_DIE_ID_3_MASK	mach/ctrl_module_core_44xx.h	144;"	d
OMAP4_STD_FUSE_DIE_ID_3_SHIFT	mach/ctrl_module_core_44xx.h	143;"	d
OMAP4_STD_FUSE_IDCODE_MASK	mach/ctrl_module_core_44xx.h	132;"	d
OMAP4_STD_FUSE_IDCODE_SHIFT	mach/ctrl_module_core_44xx.h	131;"	d
OMAP4_STD_FUSE_OPP_BGAP_MASK	mach/ctrl_module_core_44xx.h	166;"	d
OMAP4_STD_FUSE_OPP_BGAP_SHIFT	mach/ctrl_module_core_44xx.h	165;"	d
OMAP4_STD_FUSE_OPP_DPLL_0_MASK	mach/ctrl_module_core_44xx.h	170;"	d
OMAP4_STD_FUSE_OPP_DPLL_0_SHIFT	mach/ctrl_module_core_44xx.h	169;"	d
OMAP4_STD_FUSE_OPP_DPLL_1_MASK	mach/ctrl_module_core_44xx.h	174;"	d
OMAP4_STD_FUSE_OPP_DPLL_1_SHIFT	mach/ctrl_module_core_44xx.h	173;"	d
OMAP4_STD_FUSE_OPP_VDD_WKUP_MASK	mach/ctrl_module_core_44xx.h	162;"	d
OMAP4_STD_FUSE_OPP_VDD_WKUP_SHIFT	mach/ctrl_module_core_44xx.h	161;"	d
OMAP4_STD_FUSE_PROD_ID_0_MASK	mach/ctrl_module_core_44xx.h	148;"	d
OMAP4_STD_FUSE_PROD_ID_0_SHIFT	mach/ctrl_module_core_44xx.h	147;"	d
OMAP4_STD_FUSE_PROD_ID_1_MASK	mach/ctrl_module_core_44xx.h	152;"	d
OMAP4_STD_FUSE_PROD_ID_1_SHIFT	mach/ctrl_module_core_44xx.h	151;"	d
OMAP4_STD_FUSE_SPARE_1_MASK	mach/ctrl_module_pad_core_44xx.h	1391;"	d
OMAP4_STD_FUSE_SPARE_1_SHIFT	mach/ctrl_module_pad_core_44xx.h	1390;"	d
OMAP4_STD_FUSE_SPARE_2_MASK	mach/ctrl_module_pad_core_44xx.h	1393;"	d
OMAP4_STD_FUSE_SPARE_2_SHIFT	mach/ctrl_module_pad_core_44xx.h	1392;"	d
OMAP4_STD_FUSE_SPARE_3_MASK	mach/ctrl_module_pad_core_44xx.h	1395;"	d
OMAP4_STD_FUSE_SPARE_3_SHIFT	mach/ctrl_module_pad_core_44xx.h	1394;"	d
OMAP4_STD_FUSE_SPARE_4_MASK	mach/ctrl_module_pad_core_44xx.h	1397;"	d
OMAP4_STD_FUSE_SPARE_4_SHIFT	mach/ctrl_module_pad_core_44xx.h	1396;"	d
OMAP4_STD_FUSE_SPARE_5_MASK	mach/ctrl_module_pad_core_44xx.h	1401;"	d
OMAP4_STD_FUSE_SPARE_5_SHIFT	mach/ctrl_module_pad_core_44xx.h	1400;"	d
OMAP4_STD_FUSE_SPARE_6_MASK	mach/ctrl_module_pad_core_44xx.h	1403;"	d
OMAP4_STD_FUSE_SPARE_6_SHIFT	mach/ctrl_module_pad_core_44xx.h	1402;"	d
OMAP4_STD_FUSE_SPARE_7_MASK	mach/ctrl_module_pad_core_44xx.h	1405;"	d
OMAP4_STD_FUSE_SPARE_7_SHIFT	mach/ctrl_module_pad_core_44xx.h	1404;"	d
OMAP4_STD_FUSE_SPARE_8_MASK	mach/ctrl_module_pad_core_44xx.h	1407;"	d
OMAP4_STD_FUSE_SPARE_8_SHIFT	mach/ctrl_module_pad_core_44xx.h	1406;"	d
OMAP4_SYSCLK_MASK	scrm44xx.h	121;"	d
OMAP4_SYSCLK_SHIFT	scrm44xx.h	120;"	d
OMAP4_SYS_32K_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	92;"	d
OMAP4_SYS_32K_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	91;"	d
OMAP4_SYS_BOOT0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	471;"	d
OMAP4_SYS_BOOT0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	470;"	d
OMAP4_SYS_BOOT1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	469;"	d
OMAP4_SYS_BOOT1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	468;"	d
OMAP4_SYS_BOOT2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	467;"	d
OMAP4_SYS_BOOT2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	466;"	d
OMAP4_SYS_BOOT3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	465;"	d
OMAP4_SYS_BOOT3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	464;"	d
OMAP4_SYS_BOOT4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	463;"	d
OMAP4_SYS_BOOT4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	462;"	d
OMAP4_SYS_BOOT5_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	461;"	d
OMAP4_SYS_BOOT5_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	460;"	d
OMAP4_SYS_BOOT6_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	84;"	d
OMAP4_SYS_BOOT6_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	83;"	d
OMAP4_SYS_BOOT7_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	82;"	d
OMAP4_SYS_BOOT7_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	81;"	d
OMAP4_SYS_BOOT_MASK	mach/ctrl_module_core_44xx.h	182;"	d
OMAP4_SYS_BOOT_SHIFT	mach/ctrl_module_core_44xx.h	181;"	d
OMAP4_SYS_NIRQ1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	475;"	d
OMAP4_SYS_NIRQ1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	474;"	d
OMAP4_SYS_NIRQ2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	473;"	d
OMAP4_SYS_NIRQ2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	472;"	d
OMAP4_SYS_NRESWARM_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	90;"	d
OMAP4_SYS_NRESWARM_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	89;"	d
OMAP4_SYS_NRESWARM_PIPU_MASK	mach/ctrl_module_pad_wkup_44xx.h	208;"	d
OMAP4_SYS_NRESWARM_PIPU_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	207;"	d
OMAP4_SYS_PWRON_RESET_OUT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	86;"	d
OMAP4_SYS_PWRON_RESET_OUT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	85;"	d
OMAP4_SYS_PWR_REQ_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_wkup_44xx.h	88;"	d
OMAP4_SYS_PWR_REQ_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	87;"	d
OMAP4_UART1_BASE	plat/serial.h	50;"	d
OMAP4_UART1_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	603;"	d
OMAP4_UART1_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	602;"	d
OMAP4_UART1_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	569;"	d
OMAP4_UART1_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	568;"	d
OMAP4_UART2_BASE	plat/serial.h	51;"	d
OMAP4_UART2_CTS_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	343;"	d
OMAP4_UART2_CTS_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	342;"	d
OMAP4_UART2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	759;"	d
OMAP4_UART2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	758;"	d
OMAP4_UART2_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	719;"	d
OMAP4_UART2_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	718;"	d
OMAP4_UART2_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	761;"	d
OMAP4_UART2_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	760;"	d
OMAP4_UART2_DR1_MB_MASK	mach/ctrl_module_pad_core_44xx.h	721;"	d
OMAP4_UART2_DR1_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	720;"	d
OMAP4_UART2_RTS_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	341;"	d
OMAP4_UART2_RTS_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	340;"	d
OMAP4_UART2_RX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	339;"	d
OMAP4_UART2_RX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	338;"	d
OMAP4_UART2_TX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	337;"	d
OMAP4_UART2_TX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	336;"	d
OMAP4_UART3_BASE	plat/serial.h	52;"	d
OMAP4_UART3_CTS_RCTX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	433;"	d
OMAP4_UART3_CTS_RCTX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	432;"	d
OMAP4_UART3_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	605;"	d
OMAP4_UART3_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	604;"	d
OMAP4_UART3_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	571;"	d
OMAP4_UART3_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	570;"	d
OMAP4_UART3_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	607;"	d
OMAP4_UART3_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	606;"	d
OMAP4_UART3_DR1_SC_MASK	mach/ctrl_module_pad_core_44xx.h	573;"	d
OMAP4_UART3_DR1_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	572;"	d
OMAP4_UART3_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	665;"	d
OMAP4_UART3_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	664;"	d
OMAP4_UART3_DR3_LB_MASK	mach/ctrl_module_pad_core_44xx.h	667;"	d
OMAP4_UART3_DR3_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	666;"	d
OMAP4_UART3_DR4_LB_MASK	mach/ctrl_module_pad_core_44xx.h	669;"	d
OMAP4_UART3_DR4_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	668;"	d
OMAP4_UART3_DR5_LB_MASK	mach/ctrl_module_pad_core_44xx.h	671;"	d
OMAP4_UART3_DR5_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	670;"	d
OMAP4_UART3_RTS_SD_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	431;"	d
OMAP4_UART3_RTS_SD_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	430;"	d
OMAP4_UART3_RX_IRRX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	429;"	d
OMAP4_UART3_RX_IRRX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	428;"	d
OMAP4_UART3_TX_IRTX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	427;"	d
OMAP4_UART3_TX_IRTX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	426;"	d
OMAP4_UART4_BASE	plat/serial.h	53;"	d
OMAP4_UART4_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	763;"	d
OMAP4_UART4_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	762;"	d
OMAP4_UART4_DR0_MB_MASK	mach/ctrl_module_pad_core_44xx.h	723;"	d
OMAP4_UART4_DR0_MB_SHIFT	mach/ctrl_module_pad_core_44xx.h	722;"	d
OMAP4_UART4_RX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	405;"	d
OMAP4_UART4_RX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	404;"	d
OMAP4_UART4_TX_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	403;"	d
OMAP4_UART4_TX_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	402;"	d
OMAP4_UNIPRO_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	609;"	d
OMAP4_UNIPRO_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	608;"	d
OMAP4_UNIPRO_DR0_SC_MASK	mach/ctrl_module_pad_core_44xx.h	575;"	d
OMAP4_UNIPRO_DR0_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	574;"	d
OMAP4_UNIPRO_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	611;"	d
OMAP4_UNIPRO_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	610;"	d
OMAP4_UNIPRO_DR1_SC_MASK	mach/ctrl_module_pad_core_44xx.h	577;"	d
OMAP4_UNIPRO_DR1_SC_SHIFT	mach/ctrl_module_pad_core_44xx.h	576;"	d
OMAP4_UNIPRO_RX0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	491;"	d
OMAP4_UNIPRO_RX0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	490;"	d
OMAP4_UNIPRO_RX1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	487;"	d
OMAP4_UNIPRO_RX1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	486;"	d
OMAP4_UNIPRO_RX2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	483;"	d
OMAP4_UNIPRO_RX2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	482;"	d
OMAP4_UNIPRO_RY0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	489;"	d
OMAP4_UNIPRO_RY0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	488;"	d
OMAP4_UNIPRO_RY1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	485;"	d
OMAP4_UNIPRO_RY1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	484;"	d
OMAP4_UNIPRO_RY2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	481;"	d
OMAP4_UNIPRO_RY2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	480;"	d
OMAP4_UNIPRO_TX0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	373;"	d
OMAP4_UNIPRO_TX0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	372;"	d
OMAP4_UNIPRO_TX1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	499;"	d
OMAP4_UNIPRO_TX1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	498;"	d
OMAP4_UNIPRO_TX2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	495;"	d
OMAP4_UNIPRO_TX2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	494;"	d
OMAP4_UNIPRO_TY0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	371;"	d
OMAP4_UNIPRO_TY0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	370;"	d
OMAP4_UNIPRO_TY1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	497;"	d
OMAP4_UNIPRO_TY1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	496;"	d
OMAP4_UNIPRO_TY2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	493;"	d
OMAP4_UNIPRO_TY2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	492;"	d
OMAP4_USB2PHY_AUTORESUME_EN_MASK	mach/ctrl_module_pad_core_44xx.h	959;"	d
OMAP4_USB2PHY_AUTORESUME_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	958;"	d
OMAP4_USB2PHY_CHGDETDONE_MASK	mach/ctrl_module_pad_core_44xx.h	989;"	d
OMAP4_USB2PHY_CHGDETDONE_SHIFT	mach/ctrl_module_pad_core_44xx.h	988;"	d
OMAP4_USB2PHY_CHGDETECTED_MASK	mach/ctrl_module_pad_core_44xx.h	991;"	d
OMAP4_USB2PHY_CHGDETECTED_SHIFT	mach/ctrl_module_pad_core_44xx.h	990;"	d
OMAP4_USB2PHY_CHG_DET_DM_COMP_MASK	mach/ctrl_module_pad_core_44xx.h	977;"	d
OMAP4_USB2PHY_CHG_DET_DM_COMP_SHIFT	mach/ctrl_module_pad_core_44xx.h	976;"	d
OMAP4_USB2PHY_CHG_DET_DP_COMP_MASK	mach/ctrl_module_pad_core_44xx.h	979;"	d
OMAP4_USB2PHY_CHG_DET_DP_COMP_SHIFT	mach/ctrl_module_pad_core_44xx.h	978;"	d
OMAP4_USB2PHY_CHG_DET_EXT_CTL_MASK	mach/ctrl_module_pad_core_44xx.h	965;"	d
OMAP4_USB2PHY_CHG_DET_EXT_CTL_SHIFT	mach/ctrl_module_pad_core_44xx.h	964;"	d
OMAP4_USB2PHY_CHG_DET_STATUS_MASK	mach/ctrl_module_pad_core_44xx.h	975;"	d
OMAP4_USB2PHY_CHG_DET_STATUS_SHIFT	mach/ctrl_module_pad_core_44xx.h	974;"	d
OMAP4_USB2PHY_CHG_ISINK_EN_MASK	mach/ctrl_module_pad_core_44xx.h	973;"	d
OMAP4_USB2PHY_CHG_ISINK_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	972;"	d
OMAP4_USB2PHY_CHG_VSRC_EN_MASK	mach/ctrl_module_pad_core_44xx.h	971;"	d
OMAP4_USB2PHY_CHG_VSRC_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	970;"	d
OMAP4_USB2PHY_DATADET_MASK	mach/ctrl_module_pad_core_44xx.h	981;"	d
OMAP4_USB2PHY_DATADET_SHIFT	mach/ctrl_module_pad_core_44xx.h	980;"	d
OMAP4_USB2PHY_DATAPOLARITYN_MASK	mach/ctrl_module_pad_core_44xx.h	1003;"	d
OMAP4_USB2PHY_DATAPOLARITYN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1002;"	d
OMAP4_USB2PHY_DISCHGDET_MASK	mach/ctrl_module_pad_core_44xx.h	961;"	d
OMAP4_USB2PHY_DISCHGDET_SHIFT	mach/ctrl_module_pad_core_44xx.h	960;"	d
OMAP4_USB2PHY_GPIOMODE_MASK	mach/ctrl_module_pad_core_44xx.h	963;"	d
OMAP4_USB2PHY_GPIOMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	962;"	d
OMAP4_USB2PHY_MCPCMODEEN_MASK	mach/ctrl_module_pad_core_44xx.h	995;"	d
OMAP4_USB2PHY_MCPCMODEEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	994;"	d
OMAP4_USB2PHY_MCPCPUEN_MASK	mach/ctrl_module_pad_core_44xx.h	993;"	d
OMAP4_USB2PHY_MCPCPUEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	992;"	d
OMAP4_USB2PHY_RDM_PD_CHGDET_EN_MASK	mach/ctrl_module_pad_core_44xx.h	967;"	d
OMAP4_USB2PHY_RDM_PD_CHGDET_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	966;"	d
OMAP4_USB2PHY_RDP_PU_CHGDET_EN_MASK	mach/ctrl_module_pad_core_44xx.h	969;"	d
OMAP4_USB2PHY_RDP_PU_CHGDET_EN_SHIFT	mach/ctrl_module_pad_core_44xx.h	968;"	d
OMAP4_USB2PHY_RESETDONEMCLK_MASK	mach/ctrl_module_pad_core_44xx.h	997;"	d
OMAP4_USB2PHY_RESETDONEMCLK_SHIFT	mach/ctrl_module_pad_core_44xx.h	996;"	d
OMAP4_USB2PHY_RESETDONETCLK_MASK	mach/ctrl_module_pad_core_44xx.h	1007;"	d
OMAP4_USB2PHY_RESETDONETCLK_SHIFT	mach/ctrl_module_pad_core_44xx.h	1006;"	d
OMAP4_USB2PHY_RESTARTCHGDET_MASK	mach/ctrl_module_pad_core_44xx.h	987;"	d
OMAP4_USB2PHY_RESTARTCHGDET_SHIFT	mach/ctrl_module_pad_core_44xx.h	986;"	d
OMAP4_USB2PHY_SINKONDP_MASK	mach/ctrl_module_pad_core_44xx.h	983;"	d
OMAP4_USB2PHY_SINKONDP_SHIFT	mach/ctrl_module_pad_core_44xx.h	982;"	d
OMAP4_USB2PHY_SRCONDM_MASK	mach/ctrl_module_pad_core_44xx.h	985;"	d
OMAP4_USB2PHY_SRCONDM_SHIFT	mach/ctrl_module_pad_core_44xx.h	984;"	d
OMAP4_USB2PHY_TXBITSTUFFENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	1001;"	d
OMAP4_USB2PHY_TXBITSTUFFENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	1000;"	d
OMAP4_USB2PHY_UTMIRESETDONE_MASK	mach/ctrl_module_pad_core_44xx.h	999;"	d
OMAP4_USB2PHY_UTMIRESETDONE_SHIFT	mach/ctrl_module_pad_core_44xx.h	998;"	d
OMAP4_USBA0_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	683;"	d
OMAP4_USBA0_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	682;"	d
OMAP4_USBA0_DR1_LB_MASK	mach/ctrl_module_pad_core_44xx.h	673;"	d
OMAP4_USBA0_DR1_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	672;"	d
OMAP4_USBA_DR2_LB_MASK	mach/ctrl_module_pad_core_44xx.h	675;"	d
OMAP4_USBA_DR2_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	674;"	d
OMAP4_USBB1_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	679;"	d
OMAP4_USBB1_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	678;"	d
OMAP4_USBB1_DR1_I_MASK	mach/ctrl_module_pad_core_44xx.h	775;"	d
OMAP4_USBB1_DR1_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	774;"	d
OMAP4_USBB1_DR1_SR_MASK	mach/ctrl_module_pad_core_44xx.h	773;"	d
OMAP4_USBB1_DR1_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	772;"	d
OMAP4_USBB1_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	275;"	d
OMAP4_USBB1_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	274;"	d
OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_ENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	785;"	d
OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_ENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	784;"	d
OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_MASK	mach/ctrl_module_pad_core_44xx.h	787;"	d
OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	786;"	d
OMAP4_USBB1_HSIC_DATA_WD_MASK	mach/ctrl_module_pad_core_44xx.h	777;"	d
OMAP4_USBB1_HSIC_DATA_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	776;"	d
OMAP4_USBB1_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	273;"	d
OMAP4_USBB1_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	272;"	d
OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_ENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	789;"	d
OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_ENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	788;"	d
OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_MASK	mach/ctrl_module_pad_core_44xx.h	791;"	d
OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	790;"	d
OMAP4_USBB1_HSIC_STROBE_WD_MASK	mach/ctrl_module_pad_core_44xx.h	779;"	d
OMAP4_USBB1_HSIC_STROBE_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	778;"	d
OMAP4_USBB1_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	299;"	d
OMAP4_USBB1_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	298;"	d
OMAP4_USBB1_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	291;"	d
OMAP4_USBB1_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	290;"	d
OMAP4_USBB1_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	289;"	d
OMAP4_USBB1_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	288;"	d
OMAP4_USBB1_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	287;"	d
OMAP4_USBB1_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	286;"	d
OMAP4_USBB1_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	285;"	d
OMAP4_USBB1_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	284;"	d
OMAP4_USBB1_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	283;"	d
OMAP4_USBB1_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	282;"	d
OMAP4_USBB1_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	281;"	d
OMAP4_USBB1_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	280;"	d
OMAP4_USBB1_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	279;"	d
OMAP4_USBB1_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	278;"	d
OMAP4_USBB1_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	277;"	d
OMAP4_USBB1_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	276;"	d
OMAP4_USBB1_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	295;"	d
OMAP4_USBB1_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	294;"	d
OMAP4_USBB1_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	293;"	d
OMAP4_USBB1_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	292;"	d
OMAP4_USBB1_ULPITLL_STP_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	297;"	d
OMAP4_USBB1_ULPITLL_STP_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	296;"	d
OMAP4_USBB2_DR0_LB_MASK	mach/ctrl_module_pad_core_44xx.h	681;"	d
OMAP4_USBB2_DR0_LB_SHIFT	mach/ctrl_module_pad_core_44xx.h	680;"	d
OMAP4_USBB2_DR1_I_MASK	mach/ctrl_module_pad_core_44xx.h	771;"	d
OMAP4_USBB2_DR1_I_SHIFT	mach/ctrl_module_pad_core_44xx.h	770;"	d
OMAP4_USBB2_DR1_SR_MASK	mach/ctrl_module_pad_core_44xx.h	769;"	d
OMAP4_USBB2_DR1_SR_SHIFT	mach/ctrl_module_pad_core_44xx.h	768;"	d
OMAP4_USBB2_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	377;"	d
OMAP4_USBB2_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	376;"	d
OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_ENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	793;"	d
OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_ENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	792;"	d
OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_MASK	mach/ctrl_module_pad_core_44xx.h	795;"	d
OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	794;"	d
OMAP4_USBB2_HSIC_DATA_WD_MASK	mach/ctrl_module_pad_core_44xx.h	781;"	d
OMAP4_USBB2_HSIC_DATA_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	780;"	d
OMAP4_USBB2_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	375;"	d
OMAP4_USBB2_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	374;"	d
OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_ENABLE_MASK	mach/ctrl_module_pad_core_44xx.h	797;"	d
OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_ENABLE_SHIFT	mach/ctrl_module_pad_core_44xx.h	796;"	d
OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_MASK	mach/ctrl_module_pad_core_44xx.h	799;"	d
OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	798;"	d
OMAP4_USBB2_HSIC_STROBE_WD_MASK	mach/ctrl_module_pad_core_44xx.h	783;"	d
OMAP4_USBB2_HSIC_STROBE_WD_SHIFT	mach/ctrl_module_pad_core_44xx.h	782;"	d
OMAP4_USBB2_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	401;"	d
OMAP4_USBB2_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	400;"	d
OMAP4_USBB2_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	393;"	d
OMAP4_USBB2_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	392;"	d
OMAP4_USBB2_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	391;"	d
OMAP4_USBB2_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	390;"	d
OMAP4_USBB2_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	389;"	d
OMAP4_USBB2_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	388;"	d
OMAP4_USBB2_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	387;"	d
OMAP4_USBB2_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	386;"	d
OMAP4_USBB2_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	385;"	d
OMAP4_USBB2_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	384;"	d
OMAP4_USBB2_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	383;"	d
OMAP4_USBB2_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	382;"	d
OMAP4_USBB2_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	381;"	d
OMAP4_USBB2_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	380;"	d
OMAP4_USBB2_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	379;"	d
OMAP4_USBB2_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	378;"	d
OMAP4_USBB2_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	397;"	d
OMAP4_USBB2_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	396;"	d
OMAP4_USBB2_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	395;"	d
OMAP4_USBB2_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	394;"	d
OMAP4_USBB2_ULPITLL_STP_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	399;"	d
OMAP4_USBB2_ULPITLL_STP_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	398;"	d
OMAP4_USBC1_DR0_SPEEDCTRL_MASK	mach/ctrl_module_pad_core_44xx.h	1047;"	d
OMAP4_USBC1_DR0_SPEEDCTRL_SHIFT	mach/ctrl_module_pad_core_44xx.h	1046;"	d
OMAP4_USBC1_ICUSB_DM_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	269;"	d
OMAP4_USBC1_ICUSB_DM_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	268;"	d
OMAP4_USBC1_ICUSB_DM_PDDIS_MASK	mach/ctrl_module_pad_core_44xx.h	1053;"	d
OMAP4_USBC1_ICUSB_DM_PDDIS_SHIFT	mach/ctrl_module_pad_core_44xx.h	1052;"	d
OMAP4_USBC1_ICUSB_DP_DUPLICATEWAKEUPEVENT_MASK	mach/ctrl_module_pad_core_44xx.h	271;"	d
OMAP4_USBC1_ICUSB_DP_DUPLICATEWAKEUPEVENT_SHIFT	mach/ctrl_module_pad_core_44xx.h	270;"	d
OMAP4_USBC1_ICUSB_DP_PDDIS_MASK	mach/ctrl_module_pad_core_44xx.h	1051;"	d
OMAP4_USBC1_ICUSB_DP_PDDIS_SHIFT	mach/ctrl_module_pad_core_44xx.h	1050;"	d
OMAP4_USBC1_ICUSB_PWRDNZ_MASK	mach/ctrl_module_pad_core_44xx.h	843;"	d
OMAP4_USBC1_ICUSB_PWRDNZ_SHIFT	mach/ctrl_module_pad_core_44xx.h	842;"	d
OMAP4_USBDPLL_FREQLOCK_MASK	mach/ctrl_module_pad_core_44xx.h	1005;"	d
OMAP4_USBDPLL_FREQLOCK_SHIFT	mach/ctrl_module_pad_core_44xx.h	1004;"	d
OMAP4_USBPHY_PD_MASK	mach/ctrl_module_core_44xx.h	188;"	d
OMAP4_USBPHY_PD_SHIFT	mach/ctrl_module_core_44xx.h	187;"	d
OMAP4_USB_FD_CDEN_MASK	mach/ctrl_module_pad_core_44xx.h	1049;"	d
OMAP4_USB_FD_CDEN_SHIFT	mach/ctrl_module_pad_core_44xx.h	1048;"	d
OMAP4_USB_PROD_ID_MASK	mach/ctrl_module_core_44xx.h	156;"	d
OMAP4_USB_PROD_ID_SHIFT	mach/ctrl_module_core_44xx.h	155;"	d
OMAP4_USB_VENDOR_ID_MASK	mach/ctrl_module_core_44xx.h	158;"	d
OMAP4_USB_VENDOR_ID_SHIFT	mach/ctrl_module_core_44xx.h	157;"	d
OMAP4_USIM_PBIASLITE_HIZ_MODE_MASK	mach/ctrl_module_pad_core_44xx.h	821;"	d
OMAP4_USIM_PBIASLITE_HIZ_MODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	820;"	d
OMAP4_USIM_PBIASLITE_PWRDNZ_MASK	mach/ctrl_module_pad_core_44xx.h	827;"	d
OMAP4_USIM_PBIASLITE_PWRDNZ_SHIFT	mach/ctrl_module_pad_core_44xx.h	826;"	d
OMAP4_USIM_PBIASLITE_SUPPLY_HI_OUT_MASK	mach/ctrl_module_pad_core_44xx.h	823;"	d
OMAP4_USIM_PBIASLITE_SUPPLY_HI_OUT_SHIFT	mach/ctrl_module_pad_core_44xx.h	822;"	d
OMAP4_USIM_PBIASLITE_VMODE_ERROR_MASK	mach/ctrl_module_pad_core_44xx.h	825;"	d
OMAP4_USIM_PBIASLITE_VMODE_ERROR_SHIFT	mach/ctrl_module_pad_core_44xx.h	824;"	d
OMAP4_USIM_PBIASLITE_VMODE_MASK	mach/ctrl_module_pad_core_44xx.h	829;"	d
OMAP4_USIM_PBIASLITE_VMODE_SHIFT	mach/ctrl_module_pad_core_44xx.h	828;"	d
OMAP4_USIM_PWRDNZ_MASK	mach/ctrl_module_pad_wkup_44xx.h	178;"	d
OMAP4_USIM_PWRDNZ_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	177;"	d
OMAP4_VBUSVALID_MASK	mach/ctrl_module_core_44xx.h	332;"	d
OMAP4_VBUSVALID_SHIFT	mach/ctrl_module_core_44xx.h	331;"	d
OMAP4_VDDS_DV_BANK0_MASK	mach/ctrl_module_pad_core_44xx.h	525;"	d
OMAP4_VDDS_DV_BANK0_SHIFT	mach/ctrl_module_pad_core_44xx.h	524;"	d
OMAP4_VDDS_DV_BANK1_MASK	mach/ctrl_module_pad_core_44xx.h	527;"	d
OMAP4_VDDS_DV_BANK1_SHIFT	mach/ctrl_module_pad_core_44xx.h	526;"	d
OMAP4_VDDS_DV_BANK2_MASK	mach/ctrl_module_pad_wkup_44xx.h	164;"	d
OMAP4_VDDS_DV_BANK2_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	163;"	d
OMAP4_VDDS_DV_BANK3_MASK	mach/ctrl_module_pad_core_44xx.h	529;"	d
OMAP4_VDDS_DV_BANK3_SHIFT	mach/ctrl_module_pad_core_44xx.h	528;"	d
OMAP4_VDDS_DV_BANK4_MASK	mach/ctrl_module_pad_core_44xx.h	531;"	d
OMAP4_VDDS_DV_BANK4_SHIFT	mach/ctrl_module_pad_core_44xx.h	530;"	d
OMAP4_VDDS_DV_BANK5_MASK	mach/ctrl_module_pad_core_44xx.h	533;"	d
OMAP4_VDDS_DV_BANK5_SHIFT	mach/ctrl_module_pad_core_44xx.h	532;"	d
OMAP4_VDDS_DV_BANK6_MASK	mach/ctrl_module_pad_core_44xx.h	535;"	d
OMAP4_VDDS_DV_BANK6_SHIFT	mach/ctrl_module_pad_core_44xx.h	534;"	d
OMAP4_VDDS_DV_C2C_MASK	mach/ctrl_module_pad_core_44xx.h	537;"	d
OMAP4_VDDS_DV_C2C_SHIFT	mach/ctrl_module_pad_core_44xx.h	536;"	d
OMAP4_VDDS_DV_CAM_MASK	mach/ctrl_module_pad_core_44xx.h	539;"	d
OMAP4_VDDS_DV_CAM_SHIFT	mach/ctrl_module_pad_core_44xx.h	538;"	d
OMAP4_VDDS_DV_FREF_MASK	mach/ctrl_module_pad_wkup_44xx.h	162;"	d
OMAP4_VDDS_DV_FREF_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	161;"	d
OMAP4_VDDS_DV_GPMC_MASK	mach/ctrl_module_pad_core_44xx.h	541;"	d
OMAP4_VDDS_DV_GPMC_SHIFT	mach/ctrl_module_pad_core_44xx.h	540;"	d
OMAP4_VDDS_DV_SDMMC2_MASK	mach/ctrl_module_pad_core_44xx.h	543;"	d
OMAP4_VDDS_DV_SDMMC2_SHIFT	mach/ctrl_module_pad_core_44xx.h	542;"	d
OMAP4_VP_VDD_CORE_ID	vp.h	29;"	d
OMAP4_VP_VDD_IVA_ID	vp.h	30;"	d
OMAP4_VP_VDD_MPU_ID	vp.h	31;"	d
OMAP4_WAKEUPTIME_MASK	scrm44xx.h	103;"	d
OMAP4_WAKEUPTIME_SHIFT	scrm44xx.h	102;"	d
OMAP4_WARMRST_MASK	scrm44xx.h	149;"	d
OMAP4_WARMRST_SHIFT	scrm44xx.h	148;"	d
OMAP4_WKUP_CONTROL_SPARE_RW_MASK	mach/ctrl_module_pad_wkup_44xx.h	212;"	d
OMAP4_WKUP_CONTROL_SPARE_RW_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	211;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C0_MASK	mach/ctrl_module_pad_wkup_44xx.h	220;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C0_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	219;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C1_MASK	mach/ctrl_module_pad_wkup_44xx.h	222;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C1_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	221;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C2_MASK	mach/ctrl_module_pad_wkup_44xx.h	224;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C2_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	223;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C3_MASK	mach/ctrl_module_pad_wkup_44xx.h	226;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C3_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	225;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C4_MASK	mach/ctrl_module_pad_wkup_44xx.h	228;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C4_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	227;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C5_MASK	mach/ctrl_module_pad_wkup_44xx.h	230;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C5_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	229;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C6_MASK	mach/ctrl_module_pad_wkup_44xx.h	232;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C6_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	231;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C7_MASK	mach/ctrl_module_pad_wkup_44xx.h	234;"	d
OMAP4_WKUP_CONTROL_SPARE_R_C7_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	233;"	d
OMAP4_WKUP_CONTROL_SPARE_R_MASK	mach/ctrl_module_pad_wkup_44xx.h	216;"	d
OMAP4_WKUP_CONTROL_SPARE_R_SHIFT	mach/ctrl_module_pad_wkup_44xx.h	215;"	d
OMAP4_WKUP_MODE_MASK	mach/ctrl_module_wkup_44xx.h	90;"	d
OMAP4_WKUP_MODE_SHIFT	mach/ctrl_module_wkup_44xx.h	89;"	d
OMAP5430_REV_ES1_0	plat/cpu.h	429;"	d
OMAP5432_REV_ES1_0	plat/cpu.h	430;"	d
OMAP54XX_32KSYNCT_BASE	plat/omap54xx.h	24;"	d
OMAP54XX_CLASS	plat/cpu.h	428;"	d
OMAP54XX_CM_CORE_AON_BASE	plat/omap54xx.h	25;"	d
OMAP54XX_CM_CORE_BASE	plat/omap54xx.h	26;"	d
OMAP54XX_CTRL_BASE	plat/omap54xx.h	30;"	d
OMAP54XX_PRCM_MPU_BASE	plat/omap54xx.h	28;"	d
OMAP54XX_PRM_BASE	plat/omap54xx.h	27;"	d
OMAP54XX_SCM_BASE	plat/omap54xx.h	29;"	d
OMAP5UART3	plat/serial.h	108;"	d
OMAP5UART4	plat/serial.h	109;"	d
OMAP5XXX_CONTROL_STATUS	control.h	257;"	d
OMAP5_AMBA_IF_MODE_OFFSET	omap4-sar-layout.h	57;"	d
OMAP5_AUXCOREBOOT0_OFFSET	omap4-sar-layout.h	55;"	d
OMAP5_AUXCOREBOOT1_OFFSET	omap4-sar-layout.h	56;"	d
OMAP5_DEVICETYPE_MASK	control.h	258;"	d
OMAP5_SAR_BACKUP_STATUS_OFFSET	omap4-sar-layout.h	58;"	d
OMAP5_UART1_BASE	plat/serial.h	67;"	d
OMAP5_UART2_BASE	plat/serial.h	68;"	d
OMAP5_UART3_BASE	plat/serial.h	69;"	d
OMAP5_UART4_BASE	plat/serial.h	70;"	d
OMAP5_UART5_BASE	plat/serial.h	71;"	d
OMAP5_UART6_BASE	plat/serial.h	72;"	d
OMAP5_WAKEUPGENENB_OFFSET_CPU0	omap4-sar-layout.h	51;"	d
OMAP5_WAKEUPGENENB_OFFSET_CPU1	omap4-sar-layout.h	53;"	d
OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU0	omap4-sar-layout.h	52;"	d
OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU1	omap4-sar-layout.h	54;"	d
OMAP7XX_CONFIG_BASE	plat/omap7xx.h	57;"	d
OMAP7XX_DSPREG_BASE	plat/omap7xx.h	45;"	d
OMAP7XX_DSPREG_SIZE	plat/omap7xx.h	46;"	d
OMAP7XX_DSPREG_START	plat/omap7xx.h	47;"	d
OMAP7XX_DSP_BASE	plat/omap7xx.h	41;"	d
OMAP7XX_DSP_MMU_BASE	plat/omap7xx.h	96;"	d
OMAP7XX_DSP_M_CTL	plat/omap7xx.h	95;"	d
OMAP7XX_DSP_SIZE	plat/omap7xx.h	42;"	d
OMAP7XX_DSP_START	plat/omap7xx.h	43;"	d
OMAP7XX_FLASH_ACFG_0	plat/omap7xx.h	85;"	d
OMAP7XX_FLASH_ACFG_1	plat/omap7xx.h	87;"	d
OMAP7XX_FLASH_CFG_0	plat/omap7xx.h	84;"	d
OMAP7XX_FLASH_CFG_1	plat/omap7xx.h	86;"	d
OMAP7XX_GPIO_DATA_INPUT	plat/gpio.h	92;"	d
OMAP7XX_GPIO_DATA_OUTPUT	plat/gpio.h	93;"	d
OMAP7XX_GPIO_DIR_CONTROL	plat/gpio.h	94;"	d
OMAP7XX_GPIO_INT_CONTROL	plat/gpio.h	95;"	d
OMAP7XX_GPIO_INT_MASK	plat/gpio.h	96;"	d
OMAP7XX_GPIO_INT_STATUS	plat/gpio.h	97;"	d
OMAP7XX_ICR_BASE	plat/omap7xx.h	94;"	d
OMAP7XX_IO_CONF_0	plat/omap7xx.h	58;"	d
OMAP7XX_IO_CONF_1	plat/omap7xx.h	59;"	d
OMAP7XX_IO_CONF_10	plat/omap7xx.h	68;"	d
OMAP7XX_IO_CONF_11	plat/omap7xx.h	69;"	d
OMAP7XX_IO_CONF_12	plat/omap7xx.h	70;"	d
OMAP7XX_IO_CONF_13	plat/omap7xx.h	71;"	d
OMAP7XX_IO_CONF_2	plat/omap7xx.h	60;"	d
OMAP7XX_IO_CONF_3	plat/omap7xx.h	61;"	d
OMAP7XX_IO_CONF_4	plat/omap7xx.h	62;"	d
OMAP7XX_IO_CONF_5	plat/omap7xx.h	63;"	d
OMAP7XX_IO_CONF_6	plat/omap7xx.h	64;"	d
OMAP7XX_IO_CONF_7	plat/omap7xx.h	65;"	d
OMAP7XX_IO_CONF_8	plat/omap7xx.h	66;"	d
OMAP7XX_IO_CONF_9	plat/omap7xx.h	67;"	d
OMAP7XX_MODE2_OFFSET	plat/omap7xx.h	77;"	d
OMAP7XX_MODE_1	plat/omap7xx.h	73;"	d
OMAP7XX_MODE_2	plat/omap7xx.h	74;"	d
OMAP7XX_PCC_UPLD_CTRL	plat/omap7xx.h	104;"	d
OMAP7XX_PCC_UPLD_CTRL_BASE	plat/omap7xx.h	103;"	d
OMAP7XX_PORT_SHIFT	plat/serial.h	79;"	d
OMAP7XX_SPI1_BASE	plat/omap7xx.h	49;"	d
OMAP7XX_SPI2_BASE	plat/omap7xx.h	50;"	d
OMAP_16XX_WATCHDOG_BASE	plat/omap16xx.h	173;"	d
OMAP_16XX_WCLR	plat/omap16xx.h	177;"	d
OMAP_16XX_WCRR	plat/omap16xx.h	178;"	d
OMAP_16XX_WD_SYSCONFIG	plat/omap16xx.h	175;"	d
OMAP_16XX_WD_SYSSTATUS	plat/omap16xx.h	176;"	d
OMAP_16XX_WIDR	plat/omap16xx.h	174;"	d
OMAP_16XX_WLDR	plat/omap16xx.h	179;"	d
OMAP_16XX_WSPR	plat/omap16xx.h	182;"	d
OMAP_16XX_WTGR	plat/omap16xx.h	180;"	d
OMAP_16XX_WWPS	plat/omap16xx.h	181;"	d
OMAP_ALTELECTRICALSEL	mux.h	30;"	d
OMAP_ARCH_OMAP4_SAR_LAYOUT_H	omap4-sar-layout.h	12;"	d
OMAP_ARCH_OMAP_SECURE_H	mach/omap-secure.h	12;"	d
OMAP_ARCH_WAKEUPGEN_H	mach/omap-wakeupgen.h	12;"	d
OMAP_AUTOEXTCLKMODE_MASK	prm2xxx_3xxx.h	293;"	d
OMAP_AUTOEXTCLKMODE_SHIFT	prm2xxx_3xxx.h	292;"	d
OMAP_AUX_CORE_BOOT_0	mach/omap-wakeupgen.h	28;"	d
OMAP_AUX_CORE_BOOT_1	mach/omap-wakeupgen.h	29;"	d
OMAP_CLKSEL_GFX_MASK	cm2xxx_3xxx.h	139;"	d
OMAP_CLKSEL_GFX_SHIFT	cm2xxx_3xxx.h	138;"	d
OMAP_COREDOMAINWKUP_RST_MASK	prm2xxx_3xxx.h	332;"	d
OMAP_CS0_PHYS	plat/tc.h	51;"	d
OMAP_CS0_SIZE	plat/tc.h	52;"	d
OMAP_CS1A_PHYS	plat/tc.h	57;"	d
OMAP_CS1A_SIZE	plat/tc.h	58;"	d
OMAP_CS1B_PHYS	plat/tc.h	60;"	d
OMAP_CS1B_SIZE	plat/tc.h	61;"	d
OMAP_CS1_PHYS	plat/tc.h	54;"	d
OMAP_CS1_SIZE	plat/tc.h	55;"	d
OMAP_CS2A_PHYS	plat/tc.h	66;"	d
OMAP_CS2A_SIZE	plat/tc.h	67;"	d
OMAP_CS2B_PHYS	plat/tc.h	69;"	d
OMAP_CS2B_SIZE	plat/tc.h	70;"	d
OMAP_CS2_PHYS	plat/tc.h	63;"	d
OMAP_CS2_SIZE	plat/tc.h	64;"	d
OMAP_CS3_PHYS	plat/tc.h	72;"	d
OMAP_CS3_SIZE	plat/tc.h	73;"	d
OMAP_DEVICE_LATENCY_AUTO_ADJUST	plat/omap_device.h	154;"	d
OMAP_DEVICE_NO_IDLE_ON_SUSPEND	plat/omap_device.h	49;"	d
OMAP_DEVICE_PAD_REMUX	mux.h	163;"	d
OMAP_DEVICE_PAD_WAKEUP	mux.h	166;"	d
OMAP_DEVICE_STATE_ENABLED	plat/omap_device.h	43;"	d
OMAP_DEVICE_STATE_IDLE	plat/omap_device.h	44;"	d
OMAP_DEVICE_STATE_SHUTDOWN	plat/omap_device.h	45;"	d
OMAP_DEVICE_STATE_UNKNOWN	plat/omap_device.h	42;"	d
OMAP_DEVICE_SUSPENDED	plat/omap_device.h	48;"	d
OMAP_DMA_AMODE_CONSTANT	plat/dma.h	244;"	d
OMAP_DMA_AMODE_DOUBLE_IDX	plat/dma.h	247;"	d
OMAP_DMA_AMODE_POST_INC	plat/dma.h	245;"	d
OMAP_DMA_AMODE_SINGLE_IDX	plat/dma.h	246;"	d
OMAP_DMA_BIG_ENDIAN	plat/dma.h	/^	OMAP_DMA_BIG_ENDIAN$/;"	e	enum:end_type
OMAP_DMA_BLOCK_IRQ	plat/dma.h	210;"	d
OMAP_DMA_CAMERA_IF_RX	plat/dma.h	55;"	d
OMAP_DMA_CCP_ATTN	plat/dma.h	73;"	d
OMAP_DMA_CCP_FIFO_NOT_EMPTY	plat/dma.h	74;"	d
OMAP_DMA_CCR_BUFFERING_DISABLE	plat/dma.h	222;"	d
OMAP_DMA_CCR_EN	plat/dma.h	218;"	d
OMAP_DMA_CCR_RD_ACTIVE	plat/dma.h	219;"	d
OMAP_DMA_CCR_SEL_SRC_DST_SYNC	plat/dma.h	221;"	d
OMAP_DMA_CCR_WR_ACTIVE	plat/dma.h	220;"	d
OMAP_DMA_CHAIN_ACTIVE	plat/dma.h	280;"	d
OMAP_DMA_CHAIN_INACTIVE	plat/dma.h	281;"	d
OMAP_DMA_CMT_APE_RV_CHAN_0	plat/dma.h	76;"	d
OMAP_DMA_CMT_APE_RV_CHAN_1	plat/dma.h	78;"	d
OMAP_DMA_CMT_APE_RV_CHAN_2	plat/dma.h	80;"	d
OMAP_DMA_CMT_APE_RV_CHAN_3	plat/dma.h	82;"	d
OMAP_DMA_CMT_APE_RV_CHAN_4	plat/dma.h	84;"	d
OMAP_DMA_CMT_APE_RV_CHAN_5	plat/dma.h	86;"	d
OMAP_DMA_CMT_APE_RV_CHAN_6	plat/dma.h	88;"	d
OMAP_DMA_CMT_APE_RV_CHAN_7	plat/dma.h	90;"	d
OMAP_DMA_CMT_APE_TX_CHAN_0	plat/dma.h	75;"	d
OMAP_DMA_CMT_APE_TX_CHAN_1	plat/dma.h	77;"	d
OMAP_DMA_CMT_APE_TX_CHAN_2	plat/dma.h	79;"	d
OMAP_DMA_CMT_APE_TX_CHAN_3	plat/dma.h	81;"	d
OMAP_DMA_CMT_APE_TX_CHAN_4	plat/dma.h	83;"	d
OMAP_DMA_CMT_APE_TX_CHAN_5	plat/dma.h	85;"	d
OMAP_DMA_CMT_APE_TX_CHAN_6	plat/dma.h	87;"	d
OMAP_DMA_CMT_APE_TX_CHAN_7	plat/dma.h	89;"	d
OMAP_DMA_COLOR_DIS	plat/dma.h	/^	OMAP_DMA_COLOR_DIS = 0,$/;"	e	enum:omap_dma_color_mode
OMAP_DMA_CONSTANT_FILL	plat/dma.h	/^	OMAP_DMA_CONSTANT_FILL,$/;"	e	enum:omap_dma_color_mode
OMAP_DMA_CRYPTO_DES_IN	plat/dma.h	69;"	d
OMAP_DMA_CRYPTO_DES_OUT	plat/dma.h	93;"	d
OMAP_DMA_CRYPTO_HASH	plat/dma.h	72;"	d
OMAP_DMA_DATA_BURST_16	plat/dma.h	/^	OMAP_DMA_DATA_BURST_16,$/;"	e	enum:omap_dma_burst_mode
OMAP_DMA_DATA_BURST_4	plat/dma.h	/^	OMAP_DMA_DATA_BURST_4,$/;"	e	enum:omap_dma_burst_mode
OMAP_DMA_DATA_BURST_8	plat/dma.h	/^	OMAP_DMA_DATA_BURST_8,$/;"	e	enum:omap_dma_burst_mode
OMAP_DMA_DATA_BURST_DIS	plat/dma.h	/^	OMAP_DMA_DATA_BURST_DIS = 0,$/;"	e	enum:omap_dma_burst_mode
OMAP_DMA_DATA_TYPE_S16	plat/dma.h	225;"	d
OMAP_DMA_DATA_TYPE_S32	plat/dma.h	226;"	d
OMAP_DMA_DATA_TYPE_S8	plat/dma.h	224;"	d
OMAP_DMA_DROP_IRQ	plat/dma.h	206;"	d
OMAP_DMA_DST_SYNC	plat/dma.h	235;"	d
OMAP_DMA_DST_SYNC_PREFETCH	plat/dma.h	233;"	d
OMAP_DMA_DYNAMIC_CHAIN	plat/dma.h	279;"	d
OMAP_DMA_EXT_NDMA_REQ	plat/dma.h	40;"	d
OMAP_DMA_EXT_NDMA_REQ2	plat/dma.h	41;"	d
OMAP_DMA_FRAME_IRQ	plat/dma.h	208;"	d
OMAP_DMA_HALF_IRQ	plat/dma.h	207;"	d
OMAP_DMA_I2C_RX	plat/dma.h	38;"	d
OMAP_DMA_I2C_TX	plat/dma.h	39;"	d
OMAP_DMA_IRQ_LCD_LINE	plat/dma.h	59;"	d
OMAP_DMA_LAST_IRQ	plat/dma.h	209;"	d
OMAP_DMA_LCH_2D	plat/dma.h	/^	OMAP_DMA_LCH_2D = 0,$/;"	e	enum:omap_dma_channel_mode
OMAP_DMA_LCH_G	plat/dma.h	/^	OMAP_DMA_LCH_G,$/;"	e	enum:omap_dma_channel_mode
OMAP_DMA_LCH_P	plat/dma.h	/^	OMAP_DMA_LCH_P,$/;"	e	enum:omap_dma_channel_mode
OMAP_DMA_LCH_PD	plat/dma.h	/^	OMAP_DMA_LCH_PD$/;"	e	enum:omap_dma_channel_mode
OMAP_DMA_LITTLE_ENDIAN	plat/dma.h	/^	OMAP_DMA_LITTLE_ENDIAN = 0,$/;"	e	enum:end_type
OMAP_DMA_MCBSP1_RX	plat/dma.h	44;"	d
OMAP_DMA_MCBSP1_TX	plat/dma.h	43;"	d
OMAP_DMA_MCBSP2_RX	plat/dma.h	52;"	d
OMAP_DMA_MCBSP2_TX	plat/dma.h	51;"	d
OMAP_DMA_MCBSP3_RX	plat/dma.h	46;"	d
OMAP_DMA_MCBSP3_TX	plat/dma.h	45;"	d
OMAP_DMA_MCSI1_RX	plat/dma.h	37;"	d
OMAP_DMA_MCSI1_TX	plat/dma.h	36;"	d
OMAP_DMA_MEMORY_STICK	plat/dma.h	60;"	d
OMAP_DMA_MMC2_RX	plat/dma.h	92;"	d
OMAP_DMA_MMC2_TX	plat/dma.h	91;"	d
OMAP_DMA_MMC_RX	plat/dma.h	57;"	d
OMAP_DMA_MMC_TX	plat/dma.h	56;"	d
OMAP_DMA_NAND	plat/dma.h	58;"	d
OMAP_DMA_NO_DEVICE	plat/dma.h	35;"	d
OMAP_DMA_PORT_EMIFF	plat/dma.h	237;"	d
OMAP_DMA_PORT_EMIFS	plat/dma.h	238;"	d
OMAP_DMA_PORT_MPUI	plat/dma.h	242;"	d
OMAP_DMA_PORT_OCP_T1	plat/dma.h	239;"	d
OMAP_DMA_PORT_OCP_T2	plat/dma.h	241;"	d
OMAP_DMA_PORT_TIPB	plat/dma.h	240;"	d
OMAP_DMA_SPI_RX	plat/dma.h	71;"	d
OMAP_DMA_SPI_TX	plat/dma.h	70;"	d
OMAP_DMA_SRC_SYNC	plat/dma.h	234;"	d
OMAP_DMA_STATIC_CHAIN	plat/dma.h	278;"	d
OMAP_DMA_SYNC_BLOCK	plat/dma.h	230;"	d
OMAP_DMA_SYNC_ELEMENT	plat/dma.h	228;"	d
OMAP_DMA_SYNC_FRAME	plat/dma.h	229;"	d
OMAP_DMA_SYNC_PACKET	plat/dma.h	231;"	d
OMAP_DMA_TRANSPARENT_COPY	plat/dma.h	/^	OMAP_DMA_TRANSPARENT_COPY$/;"	e	enum:omap_dma_color_mode
OMAP_DMA_UART1_RX	plat/dma.h	48;"	d
OMAP_DMA_UART1_TX	plat/dma.h	47;"	d
OMAP_DMA_UART2_RX	plat/dma.h	50;"	d
OMAP_DMA_UART2_TX	plat/dma.h	49;"	d
OMAP_DMA_UART3_RX	plat/dma.h	54;"	d
OMAP_DMA_UART3_TX	plat/dma.h	53;"	d
OMAP_DMA_USB_W2FC_RX0	plat/dma.h	61;"	d
OMAP_DMA_USB_W2FC_RX1	plat/dma.h	62;"	d
OMAP_DMA_USB_W2FC_RX2	plat/dma.h	63;"	d
OMAP_DMA_USB_W2FC_TX0	plat/dma.h	64;"	d
OMAP_DMA_USB_W2FC_TX1	plat/dma.h	65;"	d
OMAP_DMA_USB_W2FC_TX2	plat/dma.h	66;"	d
OMAP_DMA_UWIRE_TX	plat/dma.h	42;"	d
OMAP_DMA_WRITE_LAST_NON_POSTED	plat/dma.h	/^	OMAP_DMA_WRITE_LAST_NON_POSTED$/;"	e	enum:omap_dma_write_mode
OMAP_DMA_WRITE_NON_POSTED	plat/dma.h	/^	OMAP_DMA_WRITE_NON_POSTED = 0,$/;"	e	enum:omap_dma_write_mode
OMAP_DMA_WRITE_POSTED	plat/dma.h	/^	OMAP_DMA_WRITE_POSTED,$/;"	e	enum:omap_dma_write_mode
OMAP_DOMAINWKUP_RST_MASK	prm2xxx_3xxx.h	341;"	d
OMAP_ECC_BCH4_CODE_HW	plat/gpmc.h	/^	OMAP_ECC_BCH4_CODE_HW, \/* 4-bit BCH ecc code *\/$/;"	e	enum:omap_ecc
OMAP_ECC_BCH8_CODE_HW	plat/gpmc.h	/^	OMAP_ECC_BCH8_CODE_HW, \/* 8-bit BCH ecc code *\/$/;"	e	enum:omap_ecc
OMAP_ECC_HAMMING_CODE_DEFAULT	plat/gpmc.h	/^	OMAP_ECC_HAMMING_CODE_DEFAULT = 0, \/* Default, s\/w method *\/$/;"	e	enum:omap_ecc
OMAP_ECC_HAMMING_CODE_HW	plat/gpmc.h	/^	OMAP_ECC_HAMMING_CODE_HW, \/* gpmc to detect the error *\/$/;"	e	enum:omap_ecc
OMAP_ECC_HAMMING_CODE_HW_ROMCODE	plat/gpmc.h	/^	OMAP_ECC_HAMMING_CODE_HW_ROMCODE, \/* gpmc method & romcode layout *\/$/;"	e	enum:omap_ecc
OMAP_EHCI_PORT_MODE_HSIC	plat/usb.h	/^	OMAP_EHCI_PORT_MODE_HSIC,$/;"	e	enum:usbhs_omap_port_mode
OMAP_EHCI_PORT_MODE_PHY	plat/usb.h	/^	OMAP_EHCI_PORT_MODE_PHY,$/;"	e	enum:usbhs_omap_port_mode
OMAP_EHCI_PORT_MODE_TLL	plat/usb.h	/^	OMAP_EHCI_PORT_MODE_TLL,$/;"	e	enum:usbhs_omap_port_mode
OMAP_EMIFS_CONFIG_BM	plat/tc.h	81;"	d
OMAP_EMIFS_CONFIG_FR	plat/tc.h	78;"	d
OMAP_EMIFS_CONFIG_PDE	plat/tc.h	79;"	d
OMAP_EMIFS_CONFIG_PWD_EN	plat/tc.h	80;"	d
OMAP_EMIFS_CONFIG_WP	plat/tc.h	82;"	d
OMAP_ENABLE_MASK	prm2xxx_3xxx.h	302;"	d
OMAP_EN_GFX_MASK	cm2xxx_3xxx.h	143;"	d
OMAP_EN_GFX_SHIFT	cm2xxx_3xxx.h	142;"	d
OMAP_EN_WKUP_MASK	prm2xxx_3xxx.h	364;"	d
OMAP_EN_WKUP_SHIFT	prm2xxx_3xxx.h	363;"	d
OMAP_FIREWALL_L3	plat/omap_hwmod.h	176;"	d
OMAP_FIREWALL_L4	plat/omap_hwmod.h	177;"	d
OMAP_FPGA_IRQ_BASE	plat/irqs.h	373;"	d
OMAP_FPGA_IRQ_END	plat/irqs.h	379;"	d
OMAP_FPGA_NR_IRQS	plat/irqs.h	375;"	d
OMAP_FPGA_NR_IRQS	plat/irqs.h	377;"	d
OMAP_GLOBALCOLD_RST_MASK	prm2xxx_3xxx.h	352;"	d
OMAP_GLOBALWARM_RST_MASK	prm2xxx_3xxx.h	351;"	d
OMAP_GPIO_IS_MPUIO	plat/gpio.h	159;"	d
OMAP_GPIO_SWITCH_FLAG_INVERTED	plat/gpio-switch.h	30;"	d
OMAP_GPIO_SWITCH_FLAG_OUTPUT	plat/gpio-switch.h	31;"	d
OMAP_GPIO_SWITCH_TYPE_ACTIVITY	plat/gpio-switch.h	29;"	d
OMAP_GPIO_SWITCH_TYPE_CONNECTION	plat/gpio-switch.h	28;"	d
OMAP_GPIO_SWITCH_TYPE_COVER	plat/gpio-switch.h	27;"	d
OMAP_GPMC_IRQ_BASE	plat/irqs.h	427;"	d
OMAP_GPMC_IRQ_END	plat/irqs.h	429;"	d
OMAP_GPMC_NR_IRQS	plat/irqs.h	428;"	d
OMAP_HSMMC_BROKEN_MULTIBLOCK_READ	plat/mmc.h	52;"	d
OMAP_HSMMC_SUPPORTS_DUAL_VOLT	plat/mmc.h	51;"	d
OMAP_IH1_BASE	plat/hardware.h	152;"	d
OMAP_IH1_CONTROL	plat/hardware.h	159;"	d
OMAP_IH1_ILR0	plat/hardware.h	160;"	d
OMAP_IH1_ISR	plat/hardware.h	161;"	d
OMAP_IH1_ITR	plat/hardware.h	155;"	d
OMAP_IH1_MIR	plat/hardware.h	156;"	d
OMAP_IH1_SIR_FIQ	plat/hardware.h	158;"	d
OMAP_IH1_SIR_IRQ	plat/hardware.h	157;"	d
OMAP_IH2_0_BASE	plat/omap16xx.h	57;"	d
OMAP_IH2_0_CONTROL	plat/omap16xx.h	66;"	d
OMAP_IH2_0_ILR0	plat/omap16xx.h	67;"	d
OMAP_IH2_0_ISR	plat/omap16xx.h	68;"	d
OMAP_IH2_0_ITR	plat/omap16xx.h	62;"	d
OMAP_IH2_0_MIR	plat/omap16xx.h	63;"	d
OMAP_IH2_0_SIR_FIQ	plat/omap16xx.h	65;"	d
OMAP_IH2_0_SIR_IRQ	plat/omap16xx.h	64;"	d
OMAP_IH2_1_BASE	plat/omap16xx.h	58;"	d
OMAP_IH2_1_CONTROL	plat/omap16xx.h	74;"	d
OMAP_IH2_1_ILR1	plat/omap16xx.h	75;"	d
OMAP_IH2_1_ISR	plat/omap16xx.h	76;"	d
OMAP_IH2_1_ITR	plat/omap16xx.h	70;"	d
OMAP_IH2_1_MIR	plat/omap16xx.h	71;"	d
OMAP_IH2_1_SIR_FIQ	plat/omap16xx.h	73;"	d
OMAP_IH2_1_SIR_IRQ	plat/omap16xx.h	72;"	d
OMAP_IH2_2_BASE	plat/omap16xx.h	59;"	d
OMAP_IH2_2_CONTROL	plat/omap16xx.h	82;"	d
OMAP_IH2_2_ILR2	plat/omap16xx.h	83;"	d
OMAP_IH2_2_ISR	plat/omap16xx.h	84;"	d
OMAP_IH2_2_ITR	plat/omap16xx.h	78;"	d
OMAP_IH2_2_MIR	plat/omap16xx.h	79;"	d
OMAP_IH2_2_SIR_FIQ	plat/omap16xx.h	81;"	d
OMAP_IH2_2_SIR_IRQ	plat/omap16xx.h	80;"	d
OMAP_IH2_3_BASE	plat/omap16xx.h	60;"	d
OMAP_IH2_3_CONTROL	plat/omap16xx.h	90;"	d
OMAP_IH2_3_ILR3	plat/omap16xx.h	91;"	d
OMAP_IH2_3_ISR	plat/omap16xx.h	92;"	d
OMAP_IH2_3_ITR	plat/omap16xx.h	86;"	d
OMAP_IH2_3_MIR	plat/omap16xx.h	87;"	d
OMAP_IH2_3_SIR_FIQ	plat/omap16xx.h	89;"	d
OMAP_IH2_3_SIR_IRQ	plat/omap16xx.h	88;"	d
OMAP_IH2_BASE	plat/hardware.h	153;"	d
OMAP_IH2_CONTROL	plat/hardware.h	167;"	d
OMAP_IH2_ILR0	plat/hardware.h	168;"	d
OMAP_IH2_ISR	plat/hardware.h	169;"	d
OMAP_IH2_ITR	plat/hardware.h	163;"	d
OMAP_IH2_MIR	plat/hardware.h	164;"	d
OMAP_IH2_SIR_FIQ	plat/hardware.h	166;"	d
OMAP_IH2_SIR_IRQ	plat/hardware.h	165;"	d
OMAP_INPUT_EN	mux.h	33;"	d
OMAP_INTRANSITION_MASK	prm.h	27;"	d
OMAP_IOMMU_ERR_EMU_MISS	plat/iommu.h	143;"	d
OMAP_IOMMU_ERR_MULTIHIT_FAULT	plat/iommu.h	145;"	d
OMAP_IOMMU_ERR_TBLWALK_FAULT	plat/iommu.h	144;"	d
OMAP_IOMMU_ERR_TLB_MISS	plat/iommu.h	141;"	d
OMAP_IOMMU_ERR_TRANS_FAULT	plat/iommu.h	142;"	d
OMAP_IRQ_BIT	plat/irqs.h	442;"	d
OMAP_IRQ_END	plat/irqs.h	370;"	d
OMAP_L3_CODE_ADDR_HOLE	omap_l3_smx.h	/^	OMAP_L3_CODE_ADDR_HOLE = 2,$/;"	e	enum:omap3_l3_code
OMAP_L3_CODE_IN_BAND_ERR	omap_l3_smx.h	/^	OMAP_L3_CODE_IN_BAND_ERR = 4,$/;"	e	enum:omap3_l3_code
OMAP_L3_CODE_NOERROR	omap_l3_smx.h	/^	OMAP_L3_CODE_NOERROR = 0,$/;"	e	enum:omap3_l3_code
OMAP_L3_CODE_PROTECT_VIOLATION	omap_l3_smx.h	/^	OMAP_L3_CODE_PROTECT_VIOLATION = 3,$/;"	e	enum:omap3_l3_code
OMAP_L3_CODE_REQ_TOUT_NOT_ACCEPT	omap_l3_smx.h	/^	OMAP_L3_CODE_REQ_TOUT_NOT_ACCEPT = 7,$/;"	e	enum:omap3_l3_code
OMAP_L3_CODE_REQ_TOUT_NO_RESP	omap_l3_smx.h	/^	OMAP_L3_CODE_REQ_TOUT_NO_RESP = 8,$/;"	e	enum:omap3_l3_code
OMAP_L3_CODE_UNSUP_CMD	omap_l3_smx.h	/^	OMAP_L3_CODE_UNSUP_CMD = 1,$/;"	e	enum:omap3_l3_code
OMAP_L3_IA_CAM_1	omap_l3_smx.h	/^	OMAP_L3_IA_CAM_1 = 12,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_CAM_2	omap_l3_smx.h	/^	OMAP_L3_IA_CAM_2 = 11,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_CAM_3	omap_l3_smx.h	/^	OMAP_L3_IA_CAM_3 = 10,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_DAP	omap_l3_smx.h	/^	OMAP_L3_IA_DAP = 9,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_1	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_1 = 22,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_2	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_2 = 21,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_3	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_3 = 20,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_DMA_1	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_DMA_1 = 19,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_DMA_2	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_DMA_2 = 18,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_DMA_3	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_DMA_3 = 17,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_DMA_4	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_DMA_4 = 16,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_DMA_5	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_DMA_5 = 15,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_IVA_SS_DMA_6	omap_l3_smx.h	/^	OMAP_L3_IA_IVA_SS_DMA_6 = 14,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_MPU_SS_1	omap_l3_smx.h	/^	OMAP_L3_IA_MPU_SS_1 = 27,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_MPU_SS_2	omap_l3_smx.h	/^	OMAP_L3_IA_MPU_SS_2 = 26,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_MPU_SS_3	omap_l3_smx.h	/^	OMAP_L3_IA_MPU_SS_3 = 25,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_MPU_SS_4	omap_l3_smx.h	/^	OMAP_L3_IA_MPU_SS_4 = 24,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_MPU_SS_5	omap_l3_smx.h	/^	OMAP_L3_IA_MPU_SS_5 = 23,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_IA_SGX	omap_l3_smx.h	/^	OMAP_L3_IA_SGX = 13,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_LCD	omap_l3_smx.h	/^	OMAP_L3_LCD = 29,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SAD2D	omap_l3_smx.h	/^	OMAP_L3_SAD2D = 28,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SDMA_RD_1	omap_l3_smx.h	/^	OMAP_L3_SDMA_RD_1 = 6,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SDMA_RD_2	omap_l3_smx.h	/^	OMAP_L3_SDMA_RD_2 = 5,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SDMA_RD_3	omap_l3_smx.h	/^	OMAP_L3_SDMA_RD_3 = 4,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SDMA_RD_4	omap_l3_smx.h	/^	OMAP_L3_SDMA_RD_4 = 3,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SDMA_WR_1	omap_l3_smx.h	/^	OMAP_L3_SDMA_WR_1 = 8,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_SDMA_WR_2	omap_l3_smx.h	/^	OMAP_L3_SDMA_WR_2 = 7,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_USBHOST	omap_l3_smx.h	/^	OMAP_L3_USBHOST = 1,$/;"	e	enum:omap3_l3_initiator_id
OMAP_L3_USBOTG	omap_l3_smx.h	/^	OMAP_L3_USBOTG = 2,$/;"	e	enum:omap3_l3_initiator_id
OMAP_LOGICRETSTATE_MASK	prm2xxx_3xxx.h	376;"	d
OMAP_LPG1_BASE	plat/hardware.h	261;"	d
OMAP_LPG1_LCR	plat/hardware.h	263;"	d
OMAP_LPG1_PMR	plat/hardware.h	264;"	d
OMAP_LPG2_BASE	plat/hardware.h	262;"	d
OMAP_LPG2_LCR	plat/hardware.h	265;"	d
OMAP_LPG2_PMR	plat/hardware.h	266;"	d
OMAP_MAX_GPIO_LINES	plat/irqs.h	367;"	d
OMAP_MAX_HSUART_PORTS	plat/omap-serial.h	57;"	d
OMAP_MBOX_TYPE1	plat/mailbox.h	20;"	d
OMAP_MBOX_TYPE2	plat/mailbox.h	21;"	d
OMAP_MMC_MAX_SLOTS	plat/mmc.h	33;"	d
OMAP_MODE13X_SPEED	plat/omap-serial.h	35;"	d
OMAP_MODE_GPIO	mux.h	61;"	d
OMAP_MODE_UART	mux.h	62;"	d
OMAP_MPUIO	plat/gpio.h	158;"	d
OMAP_MPUIO_GPIO_DEBOUNCING	plat/gpio.h	50;"	d
OMAP_MPUIO_GPIO_EVENT_MODE	plat/gpio.h	44;"	d
OMAP_MPUIO_GPIO_INT	plat/gpio.h	47;"	d
OMAP_MPUIO_GPIO_INT_EDGE	plat/gpio.h	45;"	d
OMAP_MPUIO_GPIO_MASKIT	plat/gpio.h	49;"	d
OMAP_MPUIO_INPUT_LATCH	plat/gpio.h	39;"	d
OMAP_MPUIO_IO_CNTL	plat/gpio.h	41;"	d
OMAP_MPUIO_KBC	plat/gpio.h	43;"	d
OMAP_MPUIO_KBD_INT	plat/gpio.h	46;"	d
OMAP_MPUIO_KBD_MASKIT	plat/gpio.h	48;"	d
OMAP_MPUIO_KBR_LATCH	plat/gpio.h	42;"	d
OMAP_MPUIO_LATCH	plat/gpio.h	51;"	d
OMAP_MPUIO_OUTPUT	plat/gpio.h	40;"	d
OMAP_MPU_TIMER1_BASE	plat/hardware.h	59;"	d
OMAP_MPU_TIMER2_BASE	plat/hardware.h	60;"	d
OMAP_MPU_TIMER3_BASE	plat/hardware.h	61;"	d
OMAP_MPU_WATCHDOG_BASE	plat/hardware.h	134;"	d
OMAP_MUX_BASE_OFFSET	mux.c	46;"	d	file:
OMAP_MUX_BASE_SZ	mux.c	47;"	d	file:
OMAP_MUX_DEFNAME_LEN	mux.c	570;"	d	file:
OMAP_MUX_GPIO_IN_MODE3	mux.h	88;"	d
OMAP_MUX_MAX_ARG_CHAR	mux.c	680;"	d	file:
OMAP_MUX_MAX_NR_FLAGS	mux.c	508;"	d	file:
OMAP_MUX_MODE0	mux.h	18;"	d
OMAP_MUX_MODE1	mux.h	19;"	d
OMAP_MUX_MODE2	mux.h	20;"	d
OMAP_MUX_MODE3	mux.h	21;"	d
OMAP_MUX_MODE4	mux.h	22;"	d
OMAP_MUX_MODE5	mux.h	23;"	d
OMAP_MUX_MODE6	mux.h	24;"	d
OMAP_MUX_MODE7	mux.h	25;"	d
OMAP_MUX_NR_MODES	mux.h	76;"	d
OMAP_MUX_NR_SIDES	mux.h	77;"	d
OMAP_MUX_REG_8BIT	mux.h	87;"	d
OMAP_MUX_STATIC	mux.h	190;"	d
OMAP_MUX_TERMINATOR	mux.h	15;"	d
OMAP_MUX_TEST_FLAG	mux.c	509;"	d	file:
OMAP_NAME	plat/multi.h	107;"	d
OMAP_NAME	plat/multi.h	30;"	d
OMAP_NAME	plat/multi.h	37;"	d
OMAP_NAME	plat/multi.h	45;"	d
OMAP_NAME	plat/multi.h	53;"	d
OMAP_NAME	plat/multi.h	61;"	d
OMAP_NAME	plat/multi.h	74;"	d
OMAP_NAME	plat/multi.h	82;"	d
OMAP_NAME	plat/multi.h	90;"	d
OMAP_NAME	plat/multi.h	98;"	d
OMAP_OFFLOADMODE_MASK	prm2xxx_3xxx.h	299;"	d
OMAP_OFFLOADMODE_SHIFT	prm2xxx_3xxx.h	298;"	d
OMAP_OFFOUT_EN	mux.h	35;"	d
OMAP_OFFOUT_VAL	mux.h	36;"	d
OMAP_OFFTIMEVAL_MASK	prm2xxx_3xxx.h	281;"	d
OMAP_OFFTIMEVAL_SHIFT	prm2xxx_3xxx.h	280;"	d
OMAP_OFF_EN	mux.h	34;"	d
OMAP_OFF_PULL_EN	mux.h	37;"	d
OMAP_OFF_PULL_UP	mux.h	38;"	d
OMAP_OHCI_PORT_MODE_PHY_3PIN_DATSE0	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_PHY_3PIN_DATSE0,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_PHY_4PIN_DPDM	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_PHY_4PIN_DPDM,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_PHY_6PIN_DATSE0	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_PHY_6PIN_DATSE0,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_PHY_6PIN_DPDM	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_PHY_6PIN_DPDM,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_TLL_2PIN_DATSE0	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_TLL_2PIN_DATSE0,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_TLL_2PIN_DPDM	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_TLL_2PIN_DPDM$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_TLL_3PIN_DATSE0	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_TLL_3PIN_DATSE0,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_TLL_4PIN_DPDM	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_TLL_4PIN_DPDM,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_TLL_6PIN_DATSE0	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_TLL_6PIN_DATSE0,$/;"	e	enum:usbhs_omap_port_mode
OMAP_OHCI_PORT_MODE_TLL_6PIN_DPDM	plat/usb.h	/^	OMAP_OHCI_PORT_MODE_TLL_6PIN_DPDM,$/;"	e	enum:usbhs_omap_port_mode
OMAP_ONLOADMODE_MASK	prm2xxx_3xxx.h	301;"	d
OMAP_ONLOADMODE_SHIFT	prm2xxx_3xxx.h	300;"	d
OMAP_ONTIMEVAL_MASK	prm2xxx_3xxx.h	276;"	d
OMAP_ONTIMEVAL_SHIFT	prm2xxx_3xxx.h	275;"	d
OMAP_PACKAGE_CBB	mux.h	70;"	d
OMAP_PACKAGE_CBC	mux.h	71;"	d
OMAP_PACKAGE_CBL	mux.h	67;"	d
OMAP_PACKAGE_CBP	mux.h	68;"	d
OMAP_PACKAGE_CBS	mux.h	66;"	d
OMAP_PACKAGE_CUS	mux.h	69;"	d
OMAP_PACKAGE_MASK	mux.h	65;"	d
OMAP_PACKAGE_ZAC	mux.h	72;"	d
OMAP_PACKAGE_ZAF	mux.h	73;"	d
OMAP_PIN_INPUT	mux.h	46;"	d
OMAP_PIN_INPUT_PULLDOWN	mux.h	49;"	d
OMAP_PIN_INPUT_PULLUP	mux.h	47;"	d
OMAP_PIN_OFF_INPUT_PULLDOWN	mux.h	58;"	d
OMAP_PIN_OFF_INPUT_PULLUP	mux.h	56;"	d
OMAP_PIN_OFF_NONE	mux.h	52;"	d
OMAP_PIN_OFF_OUTPUT_HIGH	mux.h	53;"	d
OMAP_PIN_OFF_OUTPUT_LOW	mux.h	55;"	d
OMAP_PIN_OFF_WAKEUPENABLE	mux.h	59;"	d
OMAP_PIN_OUTPUT	mux.h	45;"	d
OMAP_PORT_SHIFT	plat/serial.h	78;"	d
OMAP_POWERSTATEST_MASK	prm.h	40;"	d
OMAP_POWERSTATEST_SHIFT	prm.h	39;"	d
OMAP_POWERSTATE_MASK	prm.h	53;"	d
OMAP_POWERSTATE_SHIFT	prm.h	52;"	d
OMAP_PRCM_IRQ	prcm-common.h	498;"	d
OMAP_PRCM_IRQ_BASE	plat/irqs.h	433;"	d
OMAP_PRCM_IRQ_END	plat/irqs.h	435;"	d
OMAP_PRCM_IRQ_END	plat/irqs.h	437;"	d
OMAP_PRCM_NR_IRQS	plat/irqs.h	434;"	d
OMAP_PTMSYNCREQ_EN	mach/omap-wakeupgen.h	31;"	d
OMAP_PTMSYNCREQ_MASK	mach/omap-wakeupgen.h	30;"	d
OMAP_PULL_ENA	mux.h	28;"	d
OMAP_PULL_UP	mux.h	29;"	d
OMAP_PWL_BASE	plat/hardware.h	273;"	d
OMAP_PWL_CLK_ENABLE	plat/hardware.h	275;"	d
OMAP_PWL_ENABLE	plat/hardware.h	274;"	d
OMAP_RSTTIME1_MASK	prm2xxx_3xxx.h	309;"	d
OMAP_RSTTIME1_SHIFT	prm2xxx_3xxx.h	308;"	d
OMAP_RSTTIME2_MASK	prm2xxx_3xxx.h	307;"	d
OMAP_RSTTIME2_SHIFT	prm2xxx_3xxx.h	306;"	d
OMAP_RST_DPLL3_MASK	prm2xxx_3xxx.h	314;"	d
OMAP_RST_GS_MASK	prm2xxx_3xxx.h	315;"	d
OMAP_SDRC_REGADDR	sdrc.h	27;"	d
OMAP_SECURE_RAM_STORAGE	mach/omap-secure.h	30;"	d
OMAP_SERIAL_NAME	plat/omap-serial.h	33;"	d
OMAP_SETUP_TIME_MASK	prm2xxx_3xxx.h	286;"	d
OMAP_SETUP_TIME_SHIFT	prm2xxx_3xxx.h	285;"	d
OMAP_SMS_REGADDR	sdrc.h	28;"	d
OMAP_ST_GFX_MASK	cm2xxx_3xxx.h	146;"	d
OMAP_SYSCLKDIV_MASK	prm2xxx_3xxx.h	291;"	d
OMAP_SYSCLKDIV_SHIFT	prm2xxx_3xxx.h	290;"	d
OMAP_SYSCLKSEL_MASK	prm2xxx_3xxx.h	295;"	d
OMAP_SYSCLKSEL_SHIFT	prm2xxx_3xxx.h	294;"	d
OMAP_TAG_BOOT_REASON	plat/board.h	35;"	d
OMAP_TAG_CAMERA_SENSOR	plat/board.h	33;"	d
OMAP_TAG_CLOCK	plat/board.h	30;"	d
OMAP_TAG_FLASH_PART	plat/board.h	36;"	d
OMAP_TAG_GPIO_SWITCH	plat/board.h	31;"	d
OMAP_TAG_STI_CONSOLE	plat/board.h	32;"	d
OMAP_TAG_VERSION_STR	plat/board.h	37;"	d
OMAP_TAP_DIE_ID_0	id.c	75;"	d	file:
OMAP_TAP_DIE_ID_1	id.c	76;"	d	file:
OMAP_TAP_DIE_ID_2	id.c	77;"	d	file:
OMAP_TAP_DIE_ID_3	id.c	78;"	d	file:
OMAP_TAP_DIE_ID_44XX_0	id.c	80;"	d	file:
OMAP_TAP_DIE_ID_44XX_1	id.c	81;"	d	file:
OMAP_TAP_DIE_ID_44XX_2	id.c	82;"	d	file:
OMAP_TAP_DIE_ID_44XX_3	id.c	83;"	d	file:
OMAP_TAP_IDCODE	id.c	74;"	d	file:
OMAP_TC_EMIFF_PRIOR	plat/tc.h	30;"	d
OMAP_TC_EMIFS_PRIOR	plat/tc.h	29;"	d
OMAP_TC_OCPT1_PRIOR	plat/tc.h	28;"	d
OMAP_TC_OCPT2_PRIOR	plat/tc.h	48;"	d
OMAP_TIMER32K_BASE	plat/hardware.h	229;"	d
OMAP_TIMER_ALWON	plat/dmtimer.h	60;"	d
OMAP_TIMER_CAPTURE2_REG	plat/dmtimer.h	229;"	d
OMAP_TIMER_CAPTURE_REG	plat/dmtimer.h	223;"	d
OMAP_TIMER_COUNTER_REG	plat/dmtimer.h	208;"	d
OMAP_TIMER_CTRL_AR	plat/dmtimer.h	172;"	d
OMAP_TIMER_CTRL_CAPTMODE	plat/dmtimer.h	162;"	d
OMAP_TIMER_CTRL_CE	plat/dmtimer.h	168;"	d
OMAP_TIMER_CTRL_GPOCFG	plat/dmtimer.h	161;"	d
OMAP_TIMER_CTRL_POSTED	plat/dmtimer.h	171;"	d
OMAP_TIMER_CTRL_PRE	plat/dmtimer.h	169;"	d
OMAP_TIMER_CTRL_PT	plat/dmtimer.h	163;"	d
OMAP_TIMER_CTRL_PTV_SHIFT	plat/dmtimer.h	170;"	d
OMAP_TIMER_CTRL_REG	plat/dmtimer.h	205;"	d
OMAP_TIMER_CTRL_SCPWM	plat/dmtimer.h	167;"	d
OMAP_TIMER_CTRL_ST	plat/dmtimer.h	173;"	d
OMAP_TIMER_CTRL_TCM_BOTHEDGES	plat/dmtimer.h	166;"	d
OMAP_TIMER_CTRL_TCM_HIGHTOLOW	plat/dmtimer.h	165;"	d
OMAP_TIMER_CTRL_TCM_LOWTOHIGH	plat/dmtimer.h	164;"	d
OMAP_TIMER_HAS_PWM	plat/dmtimer.h	61;"	d
OMAP_TIMER_ID_OFFSET	plat/dmtimer.h	139;"	d
OMAP_TIMER_IF_CTRL_REG	plat/dmtimer.h	226;"	d
OMAP_TIMER_INT_CAPTURE	plat/dmtimer.h	49;"	d
OMAP_TIMER_INT_MATCH	plat/dmtimer.h	51;"	d
OMAP_TIMER_INT_OVERFLOW	plat/dmtimer.h	50;"	d
OMAP_TIMER_LOAD_REG	plat/dmtimer.h	211;"	d
OMAP_TIMER_MATCH_REG	plat/dmtimer.h	220;"	d
OMAP_TIMER_NEEDS_RESET	plat/dmtimer.h	62;"	d
OMAP_TIMER_OCP_CFG_OFFSET	plat/dmtimer.h	140;"	d
OMAP_TIMER_SECURE	plat/dmtimer.h	59;"	d
OMAP_TIMER_SRC_32_KHZ	plat/dmtimer.h	45;"	d
OMAP_TIMER_SRC_EXT_CLK	plat/dmtimer.h	46;"	d
OMAP_TIMER_SRC_SYS_CLK	plat/dmtimer.h	44;"	d
OMAP_TIMER_TICK_COUNT_REG	plat/dmtimer.h	238;"	d
OMAP_TIMER_TICK_INT_MASK_COUNT_REG	plat/dmtimer.h	244;"	d
OMAP_TIMER_TICK_INT_MASK_SET_REG	plat/dmtimer.h	241;"	d
OMAP_TIMER_TICK_NEG_REG	plat/dmtimer.h	235;"	d
OMAP_TIMER_TICK_POS_REG	plat/dmtimer.h	232;"	d
OMAP_TIMER_TRIGGER_NONE	plat/dmtimer.h	54;"	d
OMAP_TIMER_TRIGGER_OVERFLOW	plat/dmtimer.h	55;"	d
OMAP_TIMER_TRIGGER_OVERFLOW_AND_COMPARE	plat/dmtimer.h	56;"	d
OMAP_TIMER_TRIGGER_REG	plat/dmtimer.h	214;"	d
OMAP_TIMER_V1_INT_EN_OFFSET	plat/dmtimer.h	144;"	d
OMAP_TIMER_V1_STAT_OFFSET	plat/dmtimer.h	143;"	d
OMAP_TIMER_V1_SYS_STAT_OFFSET	plat/dmtimer.h	142;"	d
OMAP_TIMER_V2_FUNC_OFFSET	plat/dmtimer.h	157;"	d
OMAP_TIMER_V2_IRQENABLE_CLR	plat/dmtimer.h	149;"	d
OMAP_TIMER_V2_IRQENABLE_SET	plat/dmtimer.h	148;"	d
OMAP_TIMER_V2_IRQSTATUS	plat/dmtimer.h	147;"	d
OMAP_TIMER_V2_IRQSTATUS_RAW	plat/dmtimer.h	146;"	d
OMAP_TIMER_WAKEUP_EN_REG	plat/dmtimer.h	202;"	d
OMAP_TIMER_WRITE_PEND_REG	plat/dmtimer.h	217;"	d
OMAP_TIMESTAMPCYCLEHI	mach/omap-wakeupgen.h	33;"	d
OMAP_TIMESTAMPCYCLELO	mach/omap-wakeupgen.h	32;"	d
OMAP_TYPE_OFFSET	omap4-sar-layout.h	25;"	d
OMAP_UART_DMA_CH_FREE	plat/omap-serial.h	55;"	d
OMAP_UART_FIFO_CLR	plat/omap-serial.h	53;"	d
OMAP_UART_INFO_OFS	plat/serial.h	30;"	d
OMAP_UART_SCR_TX_EMPTY	plat/omap-serial.h	37;"	d
OMAP_UART_SW_CLR	plat/omap-serial.h	52;"	d
OMAP_UART_SW_RX	plat/omap-serial.h	48;"	d
OMAP_UART_SW_TX	plat/omap-serial.h	45;"	d
OMAP_UART_SYSC_RESET	plat/omap-serial.h	50;"	d
OMAP_UART_TCR_TRIG	plat/omap-serial.h	51;"	d
OMAP_UART_WER_MOD_WKUP	plat/omap-serial.h	42;"	d
OMAP_USBHS_PORT_MODE_UNUSED	plat/usb.h	/^	OMAP_USBHS_PORT_MODE_UNUSED,$/;"	e	enum:usbhs_omap_port_mode
OMAP_VC_CHANNEL_CFG_MUTANT	vc.h	61;"	d
OMAP_VC_CHANNEL_DEFAULT	vc.h	60;"	d
OMAP_VRFB_LINE_LEN	plat/vrfb.h	24;"	d
OMAP_WAKEUP_EN	mux.h	39;"	d
OMAP_WAKEUP_EVENT	mux.h	42;"	d
OMAP_WDT_LOAD_TIM	plat/hardware.h	136;"	d
OMAP_WDT_READ_TIM	plat/hardware.h	137;"	d
OMAP_WDT_TIMER	plat/hardware.h	135;"	d
OMAP_WDT_TIMER_MODE	plat/hardware.h	138;"	d
OMAP_WKG_CONTROL_0	mach/omap-wakeupgen.h	17;"	d
OMAP_WKG_ENB_A_0	mach/omap-wakeupgen.h	18;"	d
OMAP_WKG_ENB_A_1	mach/omap-wakeupgen.h	23;"	d
OMAP_WKG_ENB_B_0	mach/omap-wakeupgen.h	19;"	d
OMAP_WKG_ENB_B_1	mach/omap-wakeupgen.h	24;"	d
OMAP_WKG_ENB_C_0	mach/omap-wakeupgen.h	20;"	d
OMAP_WKG_ENB_C_1	mach/omap-wakeupgen.h	25;"	d
OMAP_WKG_ENB_D_0	mach/omap-wakeupgen.h	21;"	d
OMAP_WKG_ENB_D_1	mach/omap-wakeupgen.h	26;"	d
OMAP_WKG_ENB_E_0	mach/omap-wakeupgen.h	22;"	d
OMAP_WKG_ENB_E_1	mach/omap-wakeupgen.h	27;"	d
OMAP_WKUPGEN_BASE	mach/omap-wakeupgen.h	15;"	d
ONENAND_MAX_PARTITIONS	plat/onenand.h	38;"	d
ONENAND_SYNC_READ	plat/onenand.h	15;"	d
ONENAND_SYNC_READWRITE	plat/onenand.h	16;"	d
OPP_INITIALIZER	omap_opp_data.h	62;"	d
P10_1610_GPIO22	plat/mux.h	/^	P10_1610_GPIO22,$/;"	e	enum:omap1xxx_index
P11_1610_CF_CD2	plat/mux.h	/^	P11_1610_CF_CD2,$/;"	e	enum:omap1xxx_index
P15_1610_SPIF_CS3	plat/mux.h	/^	P15_1610_SPIF_CS3,$/;"	e	enum:omap1xxx_index
P15_1610_UWIRE_CS3	plat/mux.h	/^	P15_1610_UWIRE_CS3,$/;"	e	enum:omap1xxx_index
P18_1610_GPIO3	plat/mux.h	/^	P18_1610_GPIO3,$/;"	e	enum:omap1xxx_index
P19_1710_MMC_CMDDIR	plat/mux.h	/^	P19_1710_MMC_CMDDIR,$/;"	e	enum:omap1xxx_index
P20_1610_GPIO4	plat/mux.h	/^	P20_1610_GPIO4,$/;"	e	enum:omap1xxx_index
P20_1610_SPIF_DIN	plat/mux.h	/^	P20_1610_SPIF_DIN,$/;"	e	enum:omap1xxx_index
P20_1710_MMC_DATDIR0	plat/mux.h	/^	P20_1710_MMC_DATDIR0,$/;"	e	enum:omap1xxx_index
PCH0_ID	plat/dma.h	/^PCH2_ID,	PCH0_ID,	PCH1_ID,	PCHG_ID,$/;"	e	enum:omap_reg_offsets
PCH0_SR	plat/dma.h	/^CAPS_3,		CAPS_4,		PCH2_SR,	PCH0_SR,$/;"	e	enum:omap_reg_offsets
PCH1_ID	plat/dma.h	/^PCH2_ID,	PCH0_ID,	PCH1_ID,	PCHG_ID,$/;"	e	enum:omap_reg_offsets
PCH1_SR	plat/dma.h	/^PCH1_SR,	PCHD_SR,	REVISION,	IRQSTATUS_L0,$/;"	e	enum:omap_reg_offsets
PCH2_ID	plat/dma.h	/^PCH2_ID,	PCH0_ID,	PCH1_ID,	PCHG_ID,$/;"	e	enum:omap_reg_offsets
PCH2_SR	plat/dma.h	/^CAPS_3,		CAPS_4,		PCH2_SR,	PCH0_SR,$/;"	e	enum:omap_reg_offsets
PCHD_ID	plat/dma.h	/^PCHD_ID,	CAPS_0,		CAPS_1,		CAPS_2,$/;"	e	enum:omap_reg_offsets
PCHD_SR	plat/dma.h	/^PCH1_SR,	PCHD_SR,	REVISION,	IRQSTATUS_L0,$/;"	e	enum:omap_reg_offsets
PCHG_ID	plat/dma.h	/^PCH2_ID,	PCH0_ID,	PCH1_ID,	PCHG_ID,$/;"	e	enum:omap_reg_offsets
PDC_NAND	board-flash.h	18;"	d
PDC_NOR	board-flash.h	17;"	d
PDC_ONENAND	board-flash.h	19;"	d
PLL_MOD	prcm-common.h	30;"	d
PM_EVGENCTRL	prm2xxx_3xxx.h	199;"	d
PM_EVGENOFFTIM	prm2xxx_3xxx.h	201;"	d
PM_EVGENONTIM	prm2xxx_3xxx.h	200;"	d
PM_RTA_ERRATUM_i608	pm.h	92;"	d
PM_SDRC_WAKEUP_ERRATUM_i583	pm.h	93;"	d
PM_WKDEP	prm2xxx_3xxx.h	198;"	d
PM_WKEN	prm2xxx_3xxx.h	194;"	d
PM_WKEN1	prm2xxx_3xxx.h	195;"	d
PM_WKST	prm2xxx_3xxx.h	196;"	d
PM_WKST1	prm2xxx_3xxx.h	197;"	d
PREFETCH_FIFOTHRESHOLD	plat/gpmc.h	87;"	d
PREFETCH_FIFOTHRESHOLD_MAX	plat/gpmc.h	86;"	d
PTMSYNCREQ_EN_OFFSET	omap4-sar-layout.h	47;"	d
PTMSYNCREQ_MASK_OFFSET	omap4-sar-layout.h	46;"	d
PTRS_PER_IOPGD	plat/iopgtable.h	37;"	d
PTRS_PER_IOPTE	plat/iopgtable.h	54;"	d
PULL_DWN_CTRL_0	plat/hardware.h	210;"	d
PULL_DWN_CTRL_1	plat/hardware.h	211;"	d
PULL_DWN_CTRL_2	plat/hardware.h	212;"	d
PULL_DWN_CTRL_3	plat/hardware.h	213;"	d
PULL_DWN_CTRL_4	plat/hardware.h	214;"	d
PULL_DWN_CTRL_NA	plat/mux.h	37;"	d
PULL_REG	plat/mux.h	45;"	d
PULL_REG	plat/mux.h	70;"	d
PULL_REG_7XX	plat/mux.h	59;"	d
PULL_REG_7XX	plat/mux.h	82;"	d
PU_PD_REG	plat/mux.h	50;"	d
PU_PD_REG	plat/mux.h	74;"	d
PU_PD_SEL_0	plat/hardware.h	222;"	d
PU_PD_SEL_1	plat/hardware.h	223;"	d
PU_PD_SEL_2	plat/hardware.h	224;"	d
PU_PD_SEL_3	plat/hardware.h	225;"	d
PU_PD_SEL_4	plat/hardware.h	226;"	d
PU_PD_SEL_NA	plat/mux.h	36;"	d
PWL	plat/mux.h	/^	PWL,$/;"	e	enum:omap1xxx_index
PWRDM_HAS_HDWR_SAR	powerdomain.h	50;"	d
PWRDM_HAS_LOWPOWERSTATECHANGE	powerdomain.h	55;"	d
PWRDM_HAS_MPU_QUIRK	powerdomain.h	51;"	d
PWRDM_MAX_CLKDMS	powerdomain.h	72;"	d
PWRDM_MAX_MEM_BANKS	powerdomain.h	66;"	d
PWRDM_MAX_PWRSTS	powerdomain.h	35;"	d
PWRDM_POWER_INACTIVE	powerdomain.h	32;"	d
PWRDM_POWER_OFF	powerdomain.h	30;"	d
PWRDM_POWER_ON	powerdomain.h	33;"	d
PWRDM_POWER_RET	powerdomain.h	31;"	d
PWRDM_TRANSITION_BAILOUT	powerdomain.h	75;"	d
PWRSTS_INACTIVE	powerdomain.h	39;"	d
PWRSTS_OFF	powerdomain.h	41;"	d
PWRSTS_OFF_ON	powerdomain.h	43;"	d
PWRSTS_OFF_RET	powerdomain.h	44;"	d
PWRSTS_OFF_RET_ON	powerdomain.h	46;"	d
PWRSTS_ON	powerdomain.h	38;"	d
PWRSTS_RET	powerdomain.h	40;"	d
PWRSTS_RET_ON	powerdomain.h	45;"	d
PWT	plat/mux.h	/^	PWT,$/;"	e	enum:omap1xxx_index
R10_1610_MCLK_OFF	plat/mux.h	/^	R10_1610_MCLK_OFF,$/;"	e	enum:omap1xxx_index
R10_1610_MCLK_ON	plat/mux.h	/^	R10_1610_MCLK_ON,$/;"	e	enum:omap1xxx_index
R10_1610_MMC2_DAT3	plat/mux.h	/^	R10_1610_MMC2_DAT3,$/;"	e	enum:omap1xxx_index
R11_1610_CF_IOIS16	plat/mux.h	/^	R11_1610_CF_IOIS16,$/;"	e	enum:omap1xxx_index
R13_1610_UART1_TX	plat/mux.h	/^	R13_1610_UART1_TX,$/;"	e	enum:omap1xxx_index
R13_1610_USB1_SPEED	plat/mux.h	/^	R13_1610_USB1_SPEED,$/;"	e	enum:omap1xxx_index
R13_1710_USB1_SE0	plat/mux.h	/^	R13_1710_USB1_SE0,$/;"	e	enum:omap1xxx_index
R14_1610_UART1_CTS	plat/mux.h	/^	R14_1610_UART1_CTS,$/;"	e	enum:omap1xxx_index
R18_1510_GPIO0	plat/mux.h	/^	R18_1510_GPIO0,$/;"	e	enum:omap1xxx_index
R18_1510_USB_GPIO0	plat/mux.h	/^	R18_1510_USB_GPIO0,$/;"	e	enum:omap1xxx_index
R18_1610_MMC2_CLKIN	plat/mux.h	/^	R18_1610_MMC2_CLKIN,$/;"	e	enum:omap1xxx_index
R18_1610_SPIF_DOUT	plat/mux.h	/^	R18_1610_SPIF_DOUT,$/;"	e	enum:omap1xxx_index
R18_1710_GPIO0	plat/mux.h	/^	R18_1710_GPIO0,$/;"	e	enum:omap1xxx_index
R18_USB_VBUS	plat/mux.h	/^	R18_USB_VBUS,$/;"	e	enum:omap1xxx_index
R19_1510_GPIO1	plat/mux.h	/^	R19_1510_GPIO1,$/;"	e	enum:omap1xxx_index
R1_CLKSEL_DSP	opp2xxx.h	76;"	d
R1_CLKSEL_DSP_IF	opp2xxx.h	77;"	d
R1_CLKSEL_GFX	opp2xxx.h	79;"	d
R1_CLKSEL_L3	opp2xxx.h	68;"	d
R1_CLKSEL_L4	opp2xxx.h	69;"	d
R1_CLKSEL_MDM	opp2xxx.h	81;"	d
R1_CLKSEL_MPU	opp2xxx.h	74;"	d
R1_CLKSEL_USB	opp2xxx.h	70;"	d
R1_CM_CLKSEL1_CORE_VAL	opp2xxx.h	71;"	d
R1_CM_CLKSEL_DSP_VAL	opp2xxx.h	78;"	d
R1_CM_CLKSEL_GFX_VAL	opp2xxx.h	80;"	d
R1_CM_CLKSEL_MDM_VAL	opp2xxx.h	82;"	d
R1_CM_CLKSEL_MPU_VAL	opp2xxx.h	75;"	d
R2_CLKSEL_DSP	opp2xxx.h	93;"	d
R2_CLKSEL_DSP_IF	opp2xxx.h	94;"	d
R2_CLKSEL_GFX	opp2xxx.h	96;"	d
R2_CLKSEL_L3	opp2xxx.h	85;"	d
R2_CLKSEL_L4	opp2xxx.h	86;"	d
R2_CLKSEL_MDM	opp2xxx.h	98;"	d
R2_CLKSEL_MPU	opp2xxx.h	91;"	d
R2_CLKSEL_USB	opp2xxx.h	87;"	d
R2_CM_CLKSEL1_CORE_VAL	opp2xxx.h	88;"	d
R2_CM_CLKSEL_DSP_VAL	opp2xxx.h	95;"	d
R2_CM_CLKSEL_GFX_VAL	opp2xxx.h	97;"	d
R2_CM_CLKSEL_MDM_VAL	opp2xxx.h	99;"	d
R2_CM_CLKSEL_MPU_VAL	opp2xxx.h	92;"	d
R9_16XX_GPIO18	plat/mux.h	/^	R9_16XX_GPIO18,$/;"	e	enum:omap1xxx_index
R9_16XX_UART2_RX	plat/mux.h	/^	R9_16XX_UART2_RX,$/;"	e	enum:omap1xxx_index
R9_USB0_VM	plat/mux.h	/^	R9_USB0_VM,$/;"	e	enum:omap1xxx_index
R9_USB2_VM	plat/mux.h	/^	R9_USB2_VM,$/;"	e	enum:omap1xxx_index
RATE_IN_242X	plat/clock.h	54;"	d
RATE_IN_243X	plat/clock.h	55;"	d
RATE_IN_24XX	plat/clock.h	65;"	d
RATE_IN_3430ES1	plat/clock.h	56;"	d
RATE_IN_3430ES2PLUS	plat/clock.h	57;"	d
RATE_IN_3430ES2PLUS_36XX	plat/clock.h	71;"	d
RATE_IN_34XX	plat/clock.h	66;"	d
RATE_IN_36XX	plat/clock.h	58;"	d
RATE_IN_3XXX	plat/clock.h	67;"	d
RATE_IN_4430	plat/clock.h	59;"	d
RATE_IN_4460	plat/clock.h	61;"	d
RATE_IN_44XX	plat/clock.h	68;"	d
RATE_IN_AM33XX	plat/clock.h	62;"	d
RATE_IN_TI814X	plat/clock.h	63;"	d
RATE_IN_TI816X	plat/clock.h	60;"	d
RB_CLKSEL_DSP	opp2xxx.h	110;"	d
RB_CLKSEL_DSP_IF	opp2xxx.h	111;"	d
RB_CLKSEL_GFX	opp2xxx.h	113;"	d
RB_CLKSEL_L3	opp2xxx.h	102;"	d
RB_CLKSEL_L4	opp2xxx.h	103;"	d
RB_CLKSEL_MDM	opp2xxx.h	115;"	d
RB_CLKSEL_MPU	opp2xxx.h	108;"	d
RB_CLKSEL_USB	opp2xxx.h	104;"	d
RB_CM_CLKSEL1_CORE_VAL	opp2xxx.h	105;"	d
RB_CM_CLKSEL_DSP_VAL	opp2xxx.h	112;"	d
RB_CM_CLKSEL_GFX_VAL	opp2xxx.h	114;"	d
RB_CM_CLKSEL_MDM_VAL	opp2xxx.h	116;"	d
RB_CM_CLKSEL_MPU_VAL	opp2xxx.h	109;"	d
RESERVE_CHANNEL	plat/dma.h	302;"	d
REVISION	plat/dma.h	/^PCH1_SR,	PCHD_SR,	REVISION,	IRQSTATUS_L0,$/;"	e	enum:omap_reg_offsets
RIII_CLKSEL_DSP	opp2xxx.h	132;"	d
RIII_CLKSEL_DSP_IF	opp2xxx.h	133;"	d
RIII_CLKSEL_GFX	opp2xxx.h	140;"	d
RIII_CLKSEL_IVA	opp2xxx.h	135;"	d
RIII_CLKSEL_L3	opp2xxx.h	123;"	d
RIII_CLKSEL_L4	opp2xxx.h	124;"	d
RIII_CLKSEL_MPU	opp2xxx.h	130;"	d
RIII_CLKSEL_USB	opp2xxx.h	125;"	d
RIII_CM_CLKSEL1_CORE_VAL	opp2xxx.h	126;"	d
RIII_CM_CLKSEL_DSP_VAL	opp2xxx.h	137;"	d
RIII_CM_CLKSEL_GFX_VAL	opp2xxx.h	141;"	d
RIII_CM_CLKSEL_MPU_VAL	opp2xxx.h	131;"	d
RIII_SYNC_DSP	opp2xxx.h	134;"	d
RIII_SYNC_IVA	opp2xxx.h	136;"	d
RII_CLKSEL_DSP	opp2xxx.h	153;"	d
RII_CLKSEL_DSP_IF	opp2xxx.h	154;"	d
RII_CLKSEL_GFX	opp2xxx.h	161;"	d
RII_CLKSEL_IVA	opp2xxx.h	156;"	d
RII_CLKSEL_L3	opp2xxx.h	144;"	d
RII_CLKSEL_L4	opp2xxx.h	145;"	d
RII_CLKSEL_MPU	opp2xxx.h	151;"	d
RII_CLKSEL_USB	opp2xxx.h	146;"	d
RII_CM_CLKSEL1_CORE_VAL	opp2xxx.h	147;"	d
RII_CM_CLKSEL_DSP_VAL	opp2xxx.h	158;"	d
RII_CM_CLKSEL_GFX_VAL	opp2xxx.h	162;"	d
RII_CM_CLKSEL_MPU_VAL	opp2xxx.h	152;"	d
RII_SYNC_DSP	opp2xxx.h	155;"	d
RII_SYNC_IVA	opp2xxx.h	157;"	d
RI_CLKSEL_DSP	opp2xxx.h	174;"	d
RI_CLKSEL_DSP_IF	opp2xxx.h	175;"	d
RI_CLKSEL_GFX	opp2xxx.h	182;"	d
RI_CLKSEL_IVA	opp2xxx.h	177;"	d
RI_CLKSEL_L3	opp2xxx.h	165;"	d
RI_CLKSEL_L4	opp2xxx.h	166;"	d
RI_CLKSEL_MPU	opp2xxx.h	172;"	d
RI_CLKSEL_USB	opp2xxx.h	167;"	d
RI_CM_CLKSEL1_CORE_VAL	opp2xxx.h	168;"	d
RI_CM_CLKSEL_DSP_VAL	opp2xxx.h	179;"	d
RI_CM_CLKSEL_GFX_VAL	opp2xxx.h	183;"	d
RI_CM_CLKSEL_MPU_VAL	opp2xxx.h	173;"	d
RI_SYNC_DSP	opp2xxx.h	176;"	d
RI_SYNC_IVA	opp2xxx.h	178;"	d
RVII_CLKSEL_DSP	opp2xxx.h	202;"	d
RVII_CLKSEL_DSP_IF	opp2xxx.h	203;"	d
RVII_CLKSEL_DSS1	opp2xxx.h	188;"	d
RVII_CLKSEL_DSS2	opp2xxx.h	189;"	d
RVII_CLKSEL_GFX	opp2xxx.h	211;"	d
RVII_CLKSEL_IVA	opp2xxx.h	205;"	d
RVII_CLKSEL_L3	opp2xxx.h	186;"	d
RVII_CLKSEL_L4	opp2xxx.h	187;"	d
RVII_CLKSEL_MPU	opp2xxx.h	199;"	d
RVII_CLKSEL_SSI	opp2xxx.h	191;"	d
RVII_CLKSEL_USB	opp2xxx.h	192;"	d
RVII_CLKSEL_VLYNQ	opp2xxx.h	190;"	d
RVII_CM_CLKSEL1_CORE_VAL	opp2xxx.h	194;"	d
RVII_CM_CLKSEL_DSP_VAL	opp2xxx.h	207;"	d
RVII_CM_CLKSEL_GFX_VAL	opp2xxx.h	212;"	d
RVII_CM_CLKSEL_MPU_VAL	opp2xxx.h	200;"	d
RVII_SYNC_DSP	opp2xxx.h	204;"	d
RVII_SYNC_IVA	opp2xxx.h	206;"	d
RXX_CLKSEL_SSI	opp2xxx.h	120;"	d
RXX_CLKSEL_VLYNQ	opp2xxx.h	119;"	d
RX_CLKSEL_DSS1	opp2xxx.h	59;"	d
RX_CLKSEL_DSS2	opp2xxx.h	60;"	d
RX_CLKSEL_SSI	opp2xxx.h	61;"	d
S100M	opp2xxx.h	399;"	d
S12M	opp2xxx.h	395;"	d
S133M	opp2xxx.h	400;"	d
S13M	opp2xxx.h	396;"	d
S150M	opp2xxx.h	401;"	d
S164M	opp2xxx.h	402;"	d
S165M	opp2xxx.h	403;"	d
S199M	opp2xxx.h	404;"	d
S19M	opp2xxx.h	397;"	d
S200M	opp2xxx.h	405;"	d
S266M	opp2xxx.h	406;"	d
S26M	opp2xxx.h	398;"	d
S300M	opp2xxx.h	407;"	d
S329M	opp2xxx.h	408;"	d
S330M	opp2xxx.h	409;"	d
S399M	opp2xxx.h	410;"	d
S400M	opp2xxx.h	411;"	d
S532M	opp2xxx.h	412;"	d
S600M	opp2xxx.h	413;"	d
S658M	opp2xxx.h	414;"	d
S660M	opp2xxx.h	415;"	d
S798M	opp2xxx.h	416;"	d
SAR_BACKUP_STATUS_OFFSET	omap4-sar-layout.h	35;"	d
SAR_BACKUP_STATUS_WAKEUPGEN	omap4-sar-layout.h	48;"	d
SAR_BANK1_OFFSET	omap4-sar-layout.h	17;"	d
SAR_BANK2_OFFSET	omap4-sar-layout.h	18;"	d
SAR_BANK3_OFFSET	omap4-sar-layout.h	19;"	d
SAR_BANK4_OFFSET	omap4-sar-layout.h	20;"	d
SAR_SECRAM_SAVED_AT_OFFSET	omap4-sar-layout.h	37;"	d
SAR_SECURE_RAM_SIZE_OFFSET	omap4-sar-layout.h	36;"	d
SCU_OFFSET0	omap4-sar-layout.h	23;"	d
SCU_OFFSET1	omap4-sar-layout.h	24;"	d
SDRC_ACTIM_CTRL_A_0	plat/sdrc.h	34;"	d
SDRC_ACTIM_CTRL_A_1	plat/sdrc.h	41;"	d
SDRC_ACTIM_CTRL_B_0	plat/sdrc.h	35;"	d
SDRC_ACTIM_CTRL_B_1	plat/sdrc.h	42;"	d
SDRC_CS_CFG	plat/sdrc.h	23;"	d
SDRC_DLLA_CTRL	plat/sdrc.h	26;"	d
SDRC_DLLA_STATUS	plat/sdrc.h	27;"	d
SDRC_DLLB_CTRL	plat/sdrc.h	28;"	d
SDRC_DLLB_STATUS	plat/sdrc.h	29;"	d
SDRC_EMR2_0	plat/sdrc.h	33;"	d
SDRC_EMR2_1	plat/sdrc.h	40;"	d
SDRC_ERR_TYPE	plat/sdrc.h	25;"	d
SDRC_MANUAL_0	plat/sdrc.h	37;"	d
SDRC_MANUAL_1	plat/sdrc.h	44;"	d
SDRC_MCFG_0	plat/sdrc.h	31;"	d
SDRC_MCFG_1	plat/sdrc.h	38;"	d
SDRC_MPURATE_BASE_SHIFT	sdrc.h	69;"	d
SDRC_MPURATE_LOOPS	sdrc.h	75;"	d
SDRC_MPURATE_SCALE	sdrc.h	66;"	d
SDRC_MR_0	plat/sdrc.h	32;"	d
SDRC_MR_1	plat/sdrc.h	39;"	d
SDRC_POWER	plat/sdrc.h	30;"	d
SDRC_POWER_AUTOCOUNT_MASK	plat/sdrc.h	47;"	d
SDRC_POWER_AUTOCOUNT_SHIFT	plat/sdrc.h	46;"	d
SDRC_POWER_CLKCTRL_MASK	plat/sdrc.h	49;"	d
SDRC_POWER_CLKCTRL_SHIFT	plat/sdrc.h	48;"	d
SDRC_RFR_CTRL_0	plat/sdrc.h	36;"	d
SDRC_RFR_CTRL_1	plat/sdrc.h	43;"	d
SDRC_RFR_CTRL_100MHz	plat/sdrc.h	78;"	d
SDRC_RFR_CTRL_110MHz	plat/sdrc.h	79;"	d
SDRC_RFR_CTRL_133MHz	plat/sdrc.h	77;"	d
SDRC_RFR_CTRL_165MHz	plat/sdrc.h	76;"	d
SDRC_RFR_CTRL_BYPASS	plat/sdrc.h	80;"	d
SDRC_SELF_REFRESH_ON_AUTOCOUNT	plat/sdrc.h	50;"	d
SDRC_SHARING	plat/sdrc.h	24;"	d
SDRC_SYSCONFIG	plat/sdrc.h	22;"	d
SETARM_IDLE_SHIFT	plat/hardware.h	86;"	d
SET_DMA_ERRATA	plat/dma.h	289;"	d
SIDLE_FORCE	plat/omap_hwmod.h	278;"	d
SIDLE_NO	plat/omap_hwmod.h	279;"	d
SIDLE_SMART	plat/omap_hwmod.h	280;"	d
SIDLE_SMART_WKUP	plat/omap_hwmod.h	281;"	d
SLAVE_IDLE_SHIFT	plat/omap_hwmod.h	277;"	d
SMS_ROT_CONTROL	plat/sdrc.h	97;"	d
SMS_ROT_PHYSICAL_BA	plat/sdrc.h	99;"	d
SMS_ROT_SIZE	plat/sdrc.h	98;"	d
SMS_SYSCONFIG	plat/sdrc.h	96;"	d
SOFIA_BACKLIGHT_REG	plat/board-sx1.h	30;"	d
SOFIA_BLUETOOTH_POWER	plat/board-sx1.h	26;"	d
SOFIA_DIMMING_REG	plat/board-sx1.h	32;"	d
SOFIA_I2C_ADDR	plat/board-sx1.h	20;"	d
SOFIA_KEYLIGHT_REG	plat/board-sx1.h	31;"	d
SOFIA_MAX_LIGHT_VAL	plat/board-sx1.h	18;"	d
SOFIA_MMC_POWER	plat/board-sx1.h	25;"	d
SOFIA_MMILIGHT_POWER	plat/board-sx1.h	27;"	d
SOFIA_POWER1_REG	plat/board-sx1.h	22;"	d
SOFIA_POWER2_REG	plat/board-sx1.h	29;"	d
SOFIA_USB_POWER	plat/board-sx1.h	24;"	d
SOFT_DPLL_REQ	plat/hardware.h	112;"	d
SOFT_UDC_REQ	plat/hardware.h	110;"	d
SOFT_USB_CLK_REQ	plat/hardware.h	111;"	d
SPI_7XX_1	plat/mux.h	/^	SPI_7XX_1,$/;"	e	enum:omap7xx_index
SPI_7XX_2	plat/mux.h	/^	SPI_7XX_2,$/;"	e	enum:omap7xx_index
SPI_7XX_3	plat/mux.h	/^	SPI_7XX_3,$/;"	e	enum:omap7xx_index
SPI_7XX_4	plat/mux.h	/^	SPI_7XX_4,$/;"	e	enum:omap7xx_index
SPI_7XX_5	plat/mux.h	/^	SPI_7XX_5,$/;"	e	enum:omap7xx_index
SPI_7XX_6	plat/mux.h	/^	SPI_7XX_6,$/;"	e	enum:omap7xx_index
SRC_INDEX	plat/dma.h	309;"	d
SRC_PORT	plat/dma.h	307;"	d
STANDARD_ERROR	omap_l3_noc.h	29;"	d
SYSC_HAS_AUTOIDLE	plat/omap_hwmod.h	288;"	d
SYSC_HAS_CLOCKACTIVITY	plat/omap_hwmod.h	292;"	d
SYSC_HAS_DMADISABLE	plat/omap_hwmod.h	298;"	d
SYSC_HAS_EMUFREE	plat/omap_hwmod.h	291;"	d
SYSC_HAS_ENAWAKEUP	plat/omap_hwmod.h	290;"	d
SYSC_HAS_MIDLEMODE	plat/omap_hwmod.h	294;"	d
SYSC_HAS_RESET_STATUS	plat/omap_hwmod.h	297;"	d
SYSC_HAS_SIDLEMODE	plat/omap_hwmod.h	293;"	d
SYSC_HAS_SOFTRESET	plat/omap_hwmod.h	289;"	d
SYSC_NO_CACHE	plat/omap_hwmod.h	296;"	d
SYSC_TYPE1_AUTOIDLE_MASK	plat/omap_hwmod.h	61;"	d
SYSC_TYPE1_AUTOIDLE_SHIFT	plat/omap_hwmod.h	60;"	d
SYSC_TYPE1_CLOCKACTIVITY_MASK	plat/omap_hwmod.h	53;"	d
SYSC_TYPE1_CLOCKACTIVITY_SHIFT	plat/omap_hwmod.h	52;"	d
SYSC_TYPE1_ENAWAKEUP_MASK	plat/omap_hwmod.h	57;"	d
SYSC_TYPE1_ENAWAKEUP_SHIFT	plat/omap_hwmod.h	56;"	d
SYSC_TYPE1_MIDLEMODE_MASK	plat/omap_hwmod.h	51;"	d
SYSC_TYPE1_MIDLEMODE_SHIFT	plat/omap_hwmod.h	50;"	d
SYSC_TYPE1_SIDLEMODE_MASK	plat/omap_hwmod.h	55;"	d
SYSC_TYPE1_SIDLEMODE_SHIFT	plat/omap_hwmod.h	54;"	d
SYSC_TYPE1_SOFTRESET_MASK	plat/omap_hwmod.h	59;"	d
SYSC_TYPE1_SOFTRESET_SHIFT	plat/omap_hwmod.h	58;"	d
SYSC_TYPE2_DMADISABLE_MASK	plat/omap_hwmod.h	74;"	d
SYSC_TYPE2_DMADISABLE_SHIFT	plat/omap_hwmod.h	73;"	d
SYSC_TYPE2_MIDLEMODE_MASK	plat/omap_hwmod.h	72;"	d
SYSC_TYPE2_MIDLEMODE_SHIFT	plat/omap_hwmod.h	71;"	d
SYSC_TYPE2_SIDLEMODE_MASK	plat/omap_hwmod.h	70;"	d
SYSC_TYPE2_SIDLEMODE_SHIFT	plat/omap_hwmod.h	69;"	d
SYSC_TYPE2_SOFTRESET_MASK	plat/omap_hwmod.h	68;"	d
SYSC_TYPE2_SOFTRESET_SHIFT	plat/omap_hwmod.h	67;"	d
SYSC_TYPE3_MIDLEMODE_MASK	plat/omap_hwmod.h	83;"	d
SYSC_TYPE3_MIDLEMODE_SHIFT	plat/omap_hwmod.h	82;"	d
SYSC_TYPE3_SIDLEMODE_MASK	plat/omap_hwmod.h	81;"	d
SYSC_TYPE3_SIDLEMODE_SHIFT	plat/omap_hwmod.h	80;"	d
SYSSTATUS	plat/dma.h	/^IRQENABLE_L1,	IRQENABLE_L2,	IRQENABLE_L3,	SYSSTATUS,$/;"	e	enum:omap_reg_offsets
SYSS_HAS_RESET_STATUS	plat/omap_hwmod.h	295;"	d
SYSS_RESETDONE_MASK	plat/omap_hwmod.h	87;"	d
SYSS_RESETDONE_SHIFT	plat/omap_hwmod.h	86;"	d
T19_1610_SPIF_CS2	plat/mux.h	/^	T19_1610_SPIF_CS2,$/;"	e	enum:omap1xxx_index
T20_1610_LOW_PWR	plat/mux.h	/^	T20_1610_LOW_PWR,$/;"	e	enum:omap1xxx_index
T20_1610_MPUIO5	plat/mux.h	/^	T20_1610_MPUIO5,$/;"	e	enum:omap1xxx_index
TCMIF_BASE	plat/tc.h	27;"	d
TC_ENDIANISM	plat/tc.h	41;"	d
TC_TIMEOUT1	plat/tc.h	38;"	d
TC_TIMEOUT2	plat/tc.h	39;"	d
TC_TIMEOUT3	plat/tc.h	40;"	d
TI8148_REV_ES1_0	plat/cpu.h	403;"	d
TI8148_REV_ES2_0	plat/cpu.h	404;"	d
TI8148_REV_ES2_1	plat/cpu.h	405;"	d
TI814X_CLASS	plat/cpu.h	402;"	d
TI8168_REV_ES1_0	plat/cpu.h	399;"	d
TI8168_REV_ES1_1	plat/cpu.h	400;"	d
TI816X_CLASS	plat/cpu.h	398;"	d
TI816X_USBPHY0_NORMAL_MODE	plat/usb.h	127;"	d
TI816X_USBPHY_REFCLK_OSC	plat/usb.h	128;"	d
TI81XXUART1	plat/serial.h	104;"	d
TI81XXUART2	plat/serial.h	105;"	d
TI81XXUART3	plat/serial.h	106;"	d
TI81XX_ARM_INTC_BASE	plat/ti81xx.h	25;"	d
TI81XX_CONTROL_DEVCONF	control.h	61;"	d
TI81XX_CONTROL_DEVICE_ID	control.h	254;"	d
TI81XX_CTRL_BASE	plat/ti81xx.h	22;"	d
TI81XX_PRCM_BASE	plat/ti81xx.h	23;"	d
TI81XX_SCM_BASE	plat/ti81xx.h	21;"	d
TI81XX_UART1_BASE	plat/serial.h	56;"	d
TI81XX_UART2_BASE	plat/serial.h	57;"	d
TI81XX_UART3_BASE	plat/serial.h	58;"	d
TIPB_PRIVATE_CNTL_BASE	plat/hardware.h	238;"	d
TIPB_PUBLIC_CNTL_BASE	plat/hardware.h	236;"	d
TIPB_SWITCH_BASE	plat/omap16xx.h	124;"	d
TWL4030_BASE_NR_IRQS	plat/irqs.h	384;"	d
TWL4030_BASE_NR_IRQS	plat/irqs.h	387;"	d
TWL4030_GPIO_IRQ_BASE	plat/irqs.h	395;"	d
TWL4030_GPIO_IRQ_END	plat/irqs.h	401;"	d
TWL4030_GPIO_NR_IRQS	plat/irqs.h	397;"	d
TWL4030_GPIO_NR_IRQS	plat/irqs.h	399;"	d
TWL4030_IRQ_BASE	plat/irqs.h	382;"	d
TWL4030_IRQ_END	plat/irqs.h	390;"	d
TWL4030_PWR_IRQ_BASE	plat/irqs.h	391;"	d
TWL4030_PWR_IRQ_END	plat/irqs.h	392;"	d
TWL4030_PWR_NR_IRQS	plat/irqs.h	385;"	d
TWL4030_PWR_NR_IRQS	plat/irqs.h	388;"	d
TWL6030_BASE_NR_IRQS	plat/irqs.h	405;"	d
TWL6030_BASE_NR_IRQS	plat/irqs.h	407;"	d
TWL6030_IRQ_BASE	plat/irqs.h	403;"	d
TWL6030_IRQ_END	plat/irqs.h	409;"	d
TWL6040_CODEC_IRQ_BASE	plat/irqs.h	411;"	d
TWL6040_CODEC_IRQ_END	plat/irqs.h	417;"	d
TWL6040_CODEC_NR_IRQS	plat/irqs.h	413;"	d
TWL6040_CODEC_NR_IRQS	plat/irqs.h	415;"	d
TWL_COMMON_PDATA_AUDIO	twl-common.h	9;"	d
TWL_COMMON_PDATA_BCI	twl-common.h	7;"	d
TWL_COMMON_PDATA_MADC	twl-common.h	8;"	d
TWL_COMMON_PDATA_USB	twl-common.h	6;"	d
TWL_COMMON_REGULATOR_CLK32KG	twl-common.h	24;"	d
TWL_COMMON_REGULATOR_V1V8	twl-common.h	25;"	d
TWL_COMMON_REGULATOR_V2V1	twl-common.h	26;"	d
TWL_COMMON_REGULATOR_VANA	twl-common.h	21;"	d
TWL_COMMON_REGULATOR_VAUX1	twl-common.h	13;"	d
TWL_COMMON_REGULATOR_VAUX2	twl-common.h	14;"	d
TWL_COMMON_REGULATOR_VAUX3	twl-common.h	15;"	d
TWL_COMMON_REGULATOR_VCXIO	twl-common.h	22;"	d
TWL_COMMON_REGULATOR_VDAC	twl-common.h	12;"	d
TWL_COMMON_REGULATOR_VMMC	twl-common.h	18;"	d
TWL_COMMON_REGULATOR_VPLL1	twl-common.h	29;"	d
TWL_COMMON_REGULATOR_VPLL2	twl-common.h	30;"	d
TWL_COMMON_REGULATOR_VPP	twl-common.h	19;"	d
TWL_COMMON_REGULATOR_VUSB	twl-common.h	23;"	d
TWL_COMMON_REGULATOR_VUSIM	twl-common.h	20;"	d
TWL_IRQ_END	plat/irqs.h	421;"	d
TWL_IRQ_END	plat/irqs.h	423;"	d
U18_1610_SPIF_DIN	plat/mux.h	/^	U18_1610_SPIF_DIN,$/;"	e	enum:omap1xxx_index
U18_1610_UWIRE_SDI	plat/mux.h	/^	U18_1610_UWIRE_SDI,$/;"	e	enum:omap1xxx_index
U19_1610_SPIF_SCK	plat/mux.h	/^	U19_1610_SPIF_SCK,$/;"	e	enum:omap1xxx_index
U20_1610_MPUIO14	plat/mux.h	/^	U20_1610_MPUIO14,$/;"	e	enum:omap1xxx_index
UART1_RTS	plat/mux.h	/^	UART1_RTS,$/;"	e	enum:omap1xxx_index
UART1_TX	plat/mux.h	/^	UART1_TX = 0,$/;"	e	enum:omap1xxx_index
UART2_CTS	plat/mux.h	/^	UART2_CTS,$/;"	e	enum:omap1xxx_index
UART2_RTS	plat/mux.h	/^	UART2_RTS,$/;"	e	enum:omap1xxx_index
UART2_RX	plat/mux.h	/^	UART2_RX,$/;"	e	enum:omap1xxx_index
UART2_TX	plat/mux.h	/^	UART2_TX,$/;"	e	enum:omap1xxx_index
UART3_ACREG	plat/omap16xx.h	158;"	d
UART3_BCLK	plat/mux.h	/^	UART3_BCLK,	\/* 12MHz clock out *\/$/;"	e	enum:omap1xxx_index
UART3_BLR	plat/omap16xx.h	157;"	d
UART3_CLKREQ	plat/mux.h	/^	UART3_CLKREQ,$/;"	e	enum:omap1xxx_index
UART3_CTS	plat/mux.h	/^	UART3_CTS,$/;"	e	enum:omap1xxx_index
UART3_DIV16	plat/omap16xx.h	159;"	d
UART3_DLH	plat/omap16xx.h	132;"	d
UART3_DLL	plat/omap16xx.h	130;"	d
UART3_EBLR	plat/omap16xx.h	162;"	d
UART3_EFR	plat/omap16xx.h	135;"	d
UART3_FCR	plat/omap16xx.h	134;"	d
UART3_IER	plat/omap16xx.h	131;"	d
UART3_IIR	plat/omap16xx.h	133;"	d
UART3_LCR	plat/omap16xx.h	136;"	d
UART3_LSR	plat/omap16xx.h	140;"	d
UART3_MCR	plat/omap16xx.h	137;"	d
UART3_MDR1	plat/omap16xx.h	147;"	d
UART3_MDR2	plat/omap16xx.h	148;"	d
UART3_MSR	plat/omap16xx.h	142;"	d
UART3_MVR	plat/omap16xx.h	164;"	d
UART3_OSC_12M_SEL	plat/omap16xx.h	163;"	d
UART3_RESUME	plat/omap16xx.h	151;"	d
UART3_RHR	plat/omap16xx.h	128;"	d
UART3_RTS	plat/mux.h	/^	UART3_RTS,$/;"	e	enum:omap1xxx_index
UART3_RX	plat/mux.h	/^	UART3_RX,$/;"	e	enum:omap1xxx_index
UART3_RXFLH	plat/omap16xx.h	156;"	d
UART3_RXFLL	plat/omap16xx.h	154;"	d
UART3_SCR	plat/omap16xx.h	160;"	d
UART3_SFLSR	plat/omap16xx.h	149;"	d
UART3_SFREGH	plat/omap16xx.h	155;"	d
UART3_SFREGL	plat/omap16xx.h	153;"	d
UART3_SPR	plat/omap16xx.h	145;"	d
UART3_SSR	plat/omap16xx.h	161;"	d
UART3_TCR	plat/omap16xx.h	141;"	d
UART3_THR	plat/omap16xx.h	129;"	d
UART3_TLR	plat/omap16xx.h	146;"	d
UART3_TX	plat/mux.h	/^	UART3_TX,$/;"	e	enum:omap1xxx_index
UART3_TXFLH	plat/omap16xx.h	152;"	d
UART3_TXFLL	plat/omap16xx.h	150;"	d
UART3_XOFF1	plat/omap16xx.h	143;"	d
UART3_XOFF2	plat/omap16xx.h	144;"	d
UART3_XON1_ADDR1	plat/omap16xx.h	138;"	d
UART3_XON2_ADDR2	plat/omap16xx.h	139;"	d
UART_7XX_1	plat/mux.h	/^	UART_7XX_1,$/;"	e	enum:omap7xx_index
UART_7XX_2	plat/mux.h	/^	UART_7XX_2,$/;"	e	enum:omap7xx_index
UART_ERRATA_i202_MDR1_ACCESS	plat/omap-serial.h	61;"	d
UART_ERRATA_i291_DMA_FORCEIDLE	plat/omap-serial.h	62;"	d
UART_OFFSET	mach/debug-macro.S	/^#define UART_OFFSET(addr)	((addr) & 0x00ffffff)$/;"	d
ULPD_APLL_CTRL	plat/hardware.h	115;"	d
ULPD_CAM_CLK_CTRL	plat/hardware.h	125;"	d
ULPD_CLOCK_CTRL	plat/hardware.h	106;"	d
ULPD_DPLL_CTRL	plat/hardware.h	113;"	d
ULPD_IT_STATUS	plat/hardware.h	104;"	d
ULPD_POWER_CTRL	plat/hardware.h	116;"	d
ULPD_REG_BASE	plat/hardware.h	103;"	d
ULPD_SDW_CLK_DIV_CTRL_SEL	plat/hardware.h	124;"	d
ULPD_SETUP_ANALOG_CELL_3	plat/hardware.h	105;"	d
ULPD_SOFT_DISABLE_REQ_REG	plat/hardware.h	117;"	d
ULPD_SOFT_REQ	plat/hardware.h	109;"	d
ULPD_STATUS_REQ	plat/hardware.h	114;"	d
USB1_RCV	plat/mux.h	/^	USB1_RCV,$/;"	e	enum:omap1xxx_index
USB1_SEO	plat/mux.h	/^	USB1_SEO,$/;"	e	enum:omap1xxx_index
USB1_SPEED	plat/mux.h	/^	USB1_SPEED,$/;"	e	enum:omap1xxx_index
USB1_SUSP	plat/mux.h	/^	USB1_SUSP,$/;"	e	enum:omap1xxx_index
USB1_TXD	plat/mux.h	/^	USB1_TXD,$/;"	e	enum:omap1xxx_index
USB1_TXEN	plat/mux.h	/^	USB1_TXEN,$/;"	e	enum:omap1xxx_index
USB1_VM	plat/mux.h	/^	USB1_VM,$/;"	e	enum:omap1xxx_index
USB1_VP	plat/mux.h	/^	USB1_VP,$/;"	e	enum:omap1xxx_index
USB2_RCV	plat/mux.h	/^	USB2_RCV,$/;"	e	enum:omap1xxx_index
USB2_SEO	plat/mux.h	/^	USB2_SEO,$/;"	e	enum:omap1xxx_index
USB2_SUSP	plat/mux.h	/^	USB2_SUSP,$/;"	e	enum:omap1xxx_index
USB2_TXD	plat/mux.h	/^	USB2_TXD,$/;"	e	enum:omap1xxx_index
USB2_TXEN	plat/mux.h	/^	USB2_TXEN,$/;"	e	enum:omap1xxx_index
USB2_VM	plat/mux.h	/^	USB2_VM,$/;"	e	enum:omap1xxx_index
USB2_VP	plat/mux.h	/^	USB2_VP,$/;"	e	enum:omap1xxx_index
USBCTRL0	plat/usb.h	123;"	d
USBPHY_CDET_EXTCTL	plat/usb.h	141;"	d
USBPHY_CHGDET_DIS	plat/usb.h	133;"	d
USBPHY_CHGDET_RSTRT	plat/usb.h	134;"	d
USBPHY_CHGISINK_EN	plat/usb.h	137;"	d
USBPHY_CHGVSRC_EN	plat/usb.h	138;"	d
USBPHY_CM_PWRDN	plat/usb.h	131;"	d
USBPHY_DATA_POLARITY	plat/usb.h	151;"	d
USBPHY_DMGPIO_PD	plat/usb.h	148;"	d
USBPHY_DMINPUT	plat/usb.h	146;"	d
USBPHY_DMOPBUFCTL	plat/usb.h	144;"	d
USBPHY_DMPULLUP	plat/usb.h	139;"	d
USBPHY_DPGPIO_PD	plat/usb.h	147;"	d
USBPHY_DPINPUT	plat/usb.h	145;"	d
USBPHY_DPOPBUFCTL	plat/usb.h	143;"	d
USBPHY_DPPULLUP	plat/usb.h	140;"	d
USBPHY_GPIO_MODE	plat/usb.h	142;"	d
USBPHY_OTGSESSEND_EN	plat/usb.h	150;"	d
USBPHY_OTGVDET_EN	plat/usb.h	149;"	d
USBPHY_OTG_PWRDN	plat/usb.h	132;"	d
USBPHY_SINKONDP	plat/usb.h	136;"	d
USBPHY_SRCONDM	plat/usb.h	135;"	d
USBSTAT0	plat/usb.h	124;"	d
USB_MCLK_EN	plat/hardware.h	108;"	d
V10_1610_CF_IREQ	plat/mux.h	/^	V10_1610_CF_IREQ,$/;"	e	enum:omap1xxx_index
V10_1610_MPUIO10	plat/mux.h	/^	V10_1610_MPUIO10,$/;"	e	enum:omap1xxx_index
V10_1610_MPUIO7	plat/mux.h	/^	V10_1610_MPUIO7,$/;"	e	enum:omap1xxx_index
V14_16XX_GPIO37	plat/mux.h	/^	V14_16XX_GPIO37,$/;"	e	enum:omap1xxx_index
V14_16XX_UART1_RX	plat/mux.h	/^	V14_16XX_UART1_RX,$/;"	e	enum:omap1xxx_index
V19_1610_UWIRE_SCLK	plat/mux.h	/^	V19_1610_UWIRE_SCLK,$/;"	e	enum:omap1xxx_index
V2_1710_GPIO10	plat/mux.h	/^	V2_1710_GPIO10,$/;"	e	enum:omap1xxx_index
V5_1610_GPIO24	plat/mux.h	/^	V5_1610_GPIO24,$/;"	e	enum:omap1xxx_index
V5_1610_MMC2_DATDIR0	plat/mux.h	/^	V5_1610_MMC2_DATDIR0,$/;"	e	enum:omap1xxx_index
V5_1710_MCLK_OFF	plat/mux.h	/^	V5_1710_MCLK_OFF,$/;"	e	enum:omap1xxx_index
V5_1710_MCLK_ON	plat/mux.h	/^	V5_1710_MCLK_ON,$/;"	e	enum:omap1xxx_index
V6_USB0_TXD	plat/mux.h	/^	V6_USB0_TXD,$/;"	e	enum:omap1xxx_index
V6_USB2_TXD	plat/mux.h	/^	V6_USB2_TXD,$/;"	e	enum:omap1xxx_index
V8_1610_MMC2_DAT1	plat/mux.h	/^	V8_1610_MMC2_DAT1,$/;"	e	enum:omap1xxx_index
V9_1610_GPIO7	plat/mux.h	/^	V9_1610_GPIO7,$/;"	e	enum:omap1xxx_index
V9_1610_MMC2_CMDDIR	plat/mux.h	/^	V9_1610_MMC2_CMDDIR,$/;"	e	enum:omap1xxx_index
V9_USB0_SPEED	plat/mux.h	/^	V9_USB0_SPEED,$/;"	e	enum:omap1xxx_index
V9_USB0_SUSP	plat/mux.h	/^	V9_USB0_SUSP,$/;"	e	enum:omap1xxx_index
VOLTSCALE_VCBYPASS	voltage.h	28;"	d
VOLTSCALE_VPFORCEUPDATE	voltage.h	27;"	d
VOLT_DATA_DEFINE	omap_opp_data.h	74;"	d
VP_IDLE_TIMEOUT	vp.h	34;"	d
VP_TRANXDONE_TIMEOUT	vp.h	35;"	d
W10_1610_CF_RESET	plat/mux.h	/^	W10_1610_CF_RESET,$/;"	e	enum:omap1xxx_index
W10_1610_MPUIO11	plat/mux.h	/^	W10_1610_MPUIO11,$/;"	e	enum:omap1xxx_index
W11_1610_CF_CD1	plat/mux.h	/^	W11_1610_CF_CD1,$/;"	e	enum:omap1xxx_index
W11_1610_MPUIO6	plat/mux.h	/^	W11_1610_MPUIO6,$/;"	e	enum:omap1xxx_index
W11_1610_MPUIO9	plat/mux.h	/^	W11_1610_MPUIO9,$/;"	e	enum:omap1xxx_index
W13_1610_CCP_CLKM	plat/mux.h	/^	W13_1610_CCP_CLKM,$/;"	e	enum:omap1xxx_index
W13_1610_USB1_SE0	plat/mux.h	/^	W13_1610_USB1_SE0,$/;"	e	enum:omap1xxx_index
W14_1610_CCP_DATAP	plat/mux.h	/^	W14_1610_CCP_DATAP,$/;"	e	enum:omap1xxx_index
W15_1610_MMC2_DAT2	plat/mux.h	/^	W15_1610_MMC2_DAT2,$/;"	e	enum:omap1xxx_index
W15_1710_GPIO40	plat/mux.h	/^	W15_1710_GPIO40,$/;"	e	enum:omap1xxx_index
W16_7XX_USB_PU_EN	plat/mux.h	/^	W16_7XX_USB_PU_EN,$/;"	e	enum:omap7xx_index
W17_7XX_USB_VBUSI	plat/mux.h	/^	W17_7XX_USB_VBUSI,$/;"	e	enum:omap7xx_index
W18_7XX_USB_DMCK_OUT	plat/mux.h	/^	W18_7XX_USB_DMCK_OUT,$/;"	e	enum:omap7xx_index
W19_1610_GPIO48	plat/mux.h	/^	W19_1610_GPIO48,$/;"	e	enum:omap1xxx_index
W19_1610_MMC2_DATDIR1	plat/mux.h	/^	W19_1610_MMC2_DATDIR1,$/;"	e	enum:omap1xxx_index
W19_7XX_USB_DCRST	plat/mux.h	/^	W19_7XX_USB_DCRST,$/;"	e	enum:omap7xx_index
W21_1610_SPIF_DOUT	plat/mux.h	/^	W21_1610_SPIF_DOUT,$/;"	e	enum:omap1xxx_index
W21_1610_UWIRE_SDO	plat/mux.h	/^	W21_1610_UWIRE_SDO,$/;"	e	enum:omap1xxx_index
W4_GPIO58	plat/mux.h	/^	W4_GPIO58,$/;"	e	enum:omap1xxx_index
W4_USB_CLKO	plat/mux.h	/^	W4_USB_CLKO,$/;"	e	enum:omap1xxx_index
W4_USB_HIGHZ	plat/mux.h	/^	W4_USB_HIGHZ,$/;"	e	enum:omap1xxx_index
W4_USB_PUEN	plat/mux.h	/^	W4_USB_PUEN,$/;"	e	enum:omap1xxx_index
W5_USB0_SE0	plat/mux.h	/^	W5_USB0_SE0,$/;"	e	enum:omap1xxx_index
W5_USB2_SE0	plat/mux.h	/^	W5_USB2_SE0,$/;"	e	enum:omap1xxx_index
W8_1610_GPIO9	plat/mux.h	/^	W8_1610_GPIO9,$/;"	e	enum:omap1xxx_index
W8_1610_MMC2_DAT0	plat/mux.h	/^	W8_1610_MMC2_DAT0,$/;"	e	enum:omap1xxx_index
W9_USB0_TXEN	plat/mux.h	/^	W9_USB0_TXEN,$/;"	e	enum:omap1xxx_index
W9_USB2_TXEN	plat/mux.h	/^	W9_USB2_TXEN,$/;"	e	enum:omap1xxx_index
WAKEUPGENENB_OFFSET_CPU0	omap4-sar-layout.h	40;"	d
WAKEUPGENENB_OFFSET_CPU1	omap4-sar-layout.h	42;"	d
WAKEUPGENENB_SECURE_OFFSET_CPU0	omap4-sar-layout.h	41;"	d
WAKEUPGENENB_SECURE_OFFSET_CPU1	omap4-sar-layout.h	43;"	d
WCLR_PRE_SHIFT	plat/omap16xx.h	184;"	d
WCLR_PTV_SHIFT	plat/omap16xx.h	185;"	d
WKUP_MOD	prcm-common.h	29;"	d
WPSHIFT	plat/dmtimer.h	200;"	d
WP_NONE	plat/dmtimer.h	178;"	d
WP_TCLR	plat/dmtimer.h	179;"	d
WP_TCRR	plat/dmtimer.h	180;"	d
WP_TCVR	plat/dmtimer.h	186;"	d
WP_TLDR	plat/dmtimer.h	181;"	d
WP_TMAR	plat/dmtimer.h	183;"	d
WP_TNIR	plat/dmtimer.h	185;"	d
WP_TOCR	plat/dmtimer.h	187;"	d
WP_TOWR	plat/dmtimer.h	188;"	d
WP_TPIR	plat/dmtimer.h	184;"	d
WP_TTGR	plat/dmtimer.h	182;"	d
WR_RD_PIN_MONITORING	plat/gpmc.h	80;"	d
WSPR_DISABLE_0	plat/omap16xx.h	195;"	d
WSPR_DISABLE_1	plat/omap16xx.h	196;"	d
WSPR_ENABLE_0	plat/omap16xx.h	193;"	d
WSPR_ENABLE_1	plat/omap16xx.h	194;"	d
WWPS_W_PEND_WCLR	plat/omap16xx.h	191;"	d
WWPS_W_PEND_WCRR	plat/omap16xx.h	190;"	d
WWPS_W_PEND_WLDR	plat/omap16xx.h	189;"	d
WWPS_W_PEND_WSPR	plat/omap16xx.h	187;"	d
WWPS_W_PEND_WTGR	plat/omap16xx.h	188;"	d
Y10_1610_MMC2_CLK	plat/mux.h	/^	Y10_1610_MMC2_CLK,$/;"	e	enum:omap1xxx_index
Y12_1610_CCP_CLKP	plat/mux.h	/^	Y12_1610_CCP_CLKP,$/;"	e	enum:omap1xxx_index
Y14_1610_CCP_DATAM	plat/mux.h	/^	Y14_1610_CCP_DATAM,$/;"	e	enum:omap1xxx_index
Y15_1610_CAM_OUTCLK	plat/mux.h	/^	Y15_1610_CAM_OUTCLK,$/;"	e	enum:omap1xxx_index
Y15_1610_GPIO17	plat/mux.h	/^	Y15_1610_GPIO17,$/;"	e	enum:omap1xxx_index
Y15_1610_UART3_RTS	plat/mux.h	/^	Y15_1610_UART3_RTS,$/;"	e	enum:omap1xxx_index
Y5_USB0_RCV	plat/mux.h	/^	Y5_USB0_RCV,$/;"	e	enum:omap1xxx_index
Y5_USB2_RCV	plat/mux.h	/^	Y5_USB2_RCV,$/;"	e	enum:omap1xxx_index
Y8_1610_MMC2_CMD	plat/mux.h	/^	Y8_1610_MMC2_CMD,$/;"	e	enum:omap1xxx_index
ZOOM2_HEADSET_EXTMUTE_GPIO	mach/board-zoom.h	12;"	d
ZOOM_NAND_CS	mach/board-zoom.h	6;"	d
ZOOM_PORT_SHIFT	plat/serial.h	80;"	d
ZOOM_UART	plat/serial.h	110;"	d
ZOOM_UART_BASE	plat/serial.h	75;"	d
ZOOM_UART_VIRT	plat/serial.h	76;"	d
_CLKDM_FLAG_HWSUP_ENABLED	clockdomain.h	88;"	d
_DEBUG_LL_ENTRY	plat/uncompress.h	69;"	d
_HWMOD_NO_MPU_PORT	plat/omap_hwmod.h	450;"	d
_HWMOD_SKIP_ENABLE	plat/omap_hwmod.h	453;"	d
_HWMOD_STATE_CLKS_INITED	plat/omap_hwmod.h	465;"	d
_HWMOD_STATE_DISABLED	plat/omap_hwmod.h	469;"	d
_HWMOD_STATE_ENABLED	plat/omap_hwmod.h	467;"	d
_HWMOD_STATE_IDLE	plat/omap_hwmod.h	468;"	d
_HWMOD_STATE_INITIALIZED	plat/omap_hwmod.h	466;"	d
_HWMOD_STATE_REGISTERED	plat/omap_hwmod.h	464;"	d
_HWMOD_STATE_UNKNOWN	plat/omap_hwmod.h	463;"	d
_HWMOD_SYSCONFIG_LOADED	plat/omap_hwmod.h	452;"	d
_HWMOD_WAKEUP_ENABLED	plat/omap_hwmod.h	451;"	d
_OCPIF_INT_FLAGS_REGISTERED	plat/omap_hwmod.h	236;"	d
_OMAP2_MCSPI_H	plat/mcspi.h	2;"	d
_OMAP4_BALLENTRY	mux44xx.c	44;"	d	file:
_OMAP4_MUXENTRY	mux44xx.c	27;"	d	file:
_OMAP4_MUXENTRY	mux44xx.c	36;"	d	file:
_OMAP_BOARD_H	plat/board.h	11;"	d
_OMAP_BOARD_RX51_H	mach/board-rx51.h	6;"	d
_OMAP_TIMER_CAPTURE2_OFFSET	plat/dmtimer.h	192;"	d
_OMAP_TIMER_CAPTURE_OFFSET	plat/dmtimer.h	190;"	d
_OMAP_TIMER_COUNTER_OFFSET	plat/dmtimer.h	174;"	d
_OMAP_TIMER_CTRL_OFFSET	plat/dmtimer.h	160;"	d
_OMAP_TIMER_IF_CTRL_OFFSET	plat/dmtimer.h	191;"	d
_OMAP_TIMER_LOAD_OFFSET	plat/dmtimer.h	175;"	d
_OMAP_TIMER_MATCH_OFFSET	plat/dmtimer.h	189;"	d
_OMAP_TIMER_TICK_COUNT_OFFSET	plat/dmtimer.h	195;"	d
_OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET	plat/dmtimer.h	197;"	d
_OMAP_TIMER_TICK_INT_MASK_SET_OFFSET	plat/dmtimer.h	196;"	d
_OMAP_TIMER_TICK_NEG_OFFSET	plat/dmtimer.h	194;"	d
_OMAP_TIMER_TICK_POS_OFFSET	plat/dmtimer.h	193;"	d
_OMAP_TIMER_TRIGGER_OFFSET	plat/dmtimer.h	176;"	d
_OMAP_TIMER_WAKEUP_EN_OFFSET	plat/dmtimer.h	159;"	d
_OMAP_TIMER_WRITE_PEND_OFFSET	plat/dmtimer.h	177;"	d
_PLAT_REMOTEPROC_H	plat/remoteproc.h	18;"	d
__ARCH_ARM_MACH_OMAP2PLUS_COMMON_H	common.h	26;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK2XXX_H	clock2xxx.h	9;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK34XX_H	clock34xx.h	9;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK3517_H	clock3517.h	9;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK36XX_H	clock36xx.h	9;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK3XXX_H	clock3xxx.h	9;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK44XX_H	clock44xx.h	9;"	d
__ARCH_ARM_MACH_OMAP2_CLOCKDOMAIN_H	clockdomain.h	17;"	d
__ARCH_ARM_MACH_OMAP2_CLOCK_H	clock.h	17;"	d
__ARCH_ARM_MACH_OMAP2_CM1_44XX_H	cm1_44xx.h	26;"	d
__ARCH_ARM_MACH_OMAP2_CM2_44XX_H	cm2_44xx.h	26;"	d
__ARCH_ARM_MACH_OMAP2_CM_33XX_H	cm33xx.h	18;"	d
__ARCH_ARM_MACH_OMAP2_CM_REGBITS_24XX_H	cm-regbits-24xx.h	2;"	d
__ARCH_ARM_MACH_OMAP2_CM_REGBITS_33XX_H	cm-regbits-33xx.h	21;"	d
__ARCH_ARM_MACH_OMAP2_CM_REGBITS_34XX_H	cm-regbits-34xx.h	2;"	d
__ARCH_ARM_MACH_OMAP2_CM_REGBITS_44XX_H	cm-regbits-44xx.h	23;"	d
__ARCH_ARM_MACH_OMAP2_CONTROL_H	control.h	17;"	d
__ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_44XX_H	mach/ctrl_module_core_44xx.h	21;"	d
__ARCH_ARM_MACH_OMAP2_CTRL_MODULE_PAD_CORE_44XX_H	mach/ctrl_module_pad_core_44xx.h	21;"	d
__ARCH_ARM_MACH_OMAP2_CTRL_MODULE_PAD_WKUP_44XX_H	mach/ctrl_module_pad_wkup_44xx.h	21;"	d
__ARCH_ARM_MACH_OMAP2_CTRL_MODULE_WKUP_44XX_H	mach/ctrl_module_wkup_44xx.h	21;"	d
__ARCH_ARM_MACH_OMAP2_DISPLAY_H	display.h	20;"	d
__ARCH_ARM_MACH_OMAP2_L3_INTERCONNECT_3XXX_H	omap_l3_noc.h	24;"	d
__ARCH_ARM_MACH_OMAP2_L3_INTERCONNECT_3XXX_H	omap_l3_smx.h	25;"	d
__ARCH_ARM_MACH_OMAP2_MUX_44XX_H	mux44xx.h	20;"	d
__ARCH_ARM_MACH_OMAP2_OMAP44XX_DMA_H	plat/dma-44xx.h	23;"	d
__ARCH_ARM_MACH_OMAP2_OMAP44XX_IRQS_H	plat/irqs-44xx.h	21;"	d
__ARCH_ARM_MACH_OMAP2_OMAP_HWMOD_COMMON_DATA_H	omap_hwmod_common_data.h	15;"	d
__ARCH_ARM_MACH_OMAP2_OMAP_OPP_DATA_H	omap_opp_data.h	20;"	d
__ARCH_ARM_MACH_OMAP2_OPP2XXX_H	opp2xxx.h	30;"	d
__ARCH_ARM_MACH_OMAP2_PM_H	pm.h	12;"	d
__ARCH_ARM_MACH_OMAP2_POWERDOMAINS2XXX_3XXX_DATA_H	powerdomains2xxx_3xxx_data.h	15;"	d
__ARCH_ARM_MACH_OMAP2_POWERDOMAIN_H	powerdomain.h	18;"	d
__ARCH_ARM_MACH_OMAP2_PRCM44XX_H	prcm44xx.h	19;"	d
__ARCH_ARM_MACH_OMAP2_PRCM_MPU44XX_H	prcm_mpu44xx.h	26;"	d
__ARCH_ARM_MACH_OMAP2_PRM2XXX_3XXX_H	prm2xxx_3xxx.h	17;"	d
__ARCH_ARM_MACH_OMAP2_PRM33XX_H	prm33xx.h	17;"	d
__ARCH_ARM_MACH_OMAP2_PRM44XX_H	prm44xx.h	26;"	d
__ARCH_ARM_MACH_OMAP2_PRM_H	prm.h	14;"	d
__ARCH_ARM_MACH_OMAP2_PRM_REGBITS_24XX_H	prm-regbits-24xx.h	2;"	d
__ARCH_ARM_MACH_OMAP2_PRM_REGBITS_33XX_H	prm-regbits-33xx.h	17;"	d
__ARCH_ARM_MACH_OMAP2_PRM_REGBITS_34XX_H	prm-regbits-34xx.h	14;"	d
__ARCH_ARM_MACH_OMAP2_PRM_REGBITS_44XX_H	prm-regbits-44xx.h	23;"	d
__ARCH_ARM_MACH_OMAP2_SCRM_44XX_H	scrm44xx.h	20;"	d
__ARCH_ARM_MACH_OMAP2_SDRAM_HYNIX_H8MBX00U0MER0EM	sdram-hynix-h8mbx00u0mer-0em.h	12;"	d
__ARCH_ARM_MACH_OMAP2_SDRAM_NUMONYX_M65KXXXXAM	sdram-numonyx-m65kxxxxam.h	12;"	d
__ARCH_ARM_MACH_OMAP2_SDRC_H	sdrc.h	2;"	d
__ARCH_ARM_MACH_OMAP2_VC_H	vc.h	18;"	d
__ARCH_ARM_MACH_OMAP2_VOLTAGE_H	voltage.h	15;"	d
__ARCH_ARM_MACH_OMAP2_VP_H	vp.h	18;"	d
__ARCH_ARM_MACH_OMAP2_WD_TIMER_H	wd_timer.h	11;"	d
__ARCH_ARM_MACH_OMAP_COMMON_H	plat/common.h	28;"	d
__ARCH_ARM_MACH_OMAP_DEVICES_H	devices.h	13;"	d
__ARCH_ARM_OMAP_CLOCK_H	plat/clock.h	14;"	d
__ARCH_ARM_OMAP_SRAM_H	plat/sram.h	12;"	d
__ARCH_ARM_OMAP_VOLTAGE_H	plat/voltage.h	12;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_MACH_L4_3XXX_H	plat/l4_3xxx.h	14;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_MACH_OMAP_DEVICE_H	plat/omap_device.h	32;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_MACH_OMAP_HWMOD_H	plat/omap_hwmod.h	31;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_PLAT_CLKDEV_OMAP_H	plat/clkdev_omap.h	9;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_PLAT_L3_2XXX_H	plat/l3_2xxx.h	14;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_PLAT_L3_3XXX_H	plat/l3_3xxx.h	14;"	d
__ARCH_ARM_PLAT_OMAP_INCLUDE_PLAT_L4_2XXX_H	plat/l4_2xxx.h	14;"	d
__ARCH_ASM_MACH_OMAP2_CM2XXX_3XXX_H	cm2xxx_3xxx.h	17;"	d
__ARCH_ASM_MACH_OMAP2_CM44XX_H	cm44xx.h	17;"	d
__ARCH_ASM_MACH_OMAP2_CMINST44XX_H	cminst44xx.h	12;"	d
__ARCH_ASM_MACH_OMAP2_CM_H	cm.h	14;"	d
__ARCH_ASM_MACH_OMAP2_PRCM_COMMON_H	prcm-common.h	2;"	d
__ARCH_ASM_MACH_OMAP2_PRMINST44XX_H	prminst44xx.h	13;"	d
__ASM_ARCH_AM33XX_H	plat/am33xx.h	17;"	d
__ASM_ARCH_AM35XX_H	mach/am35xx.h	15;"	d
__ASM_ARCH_DMA_H	plat/dma.h	22;"	d
__ASM_ARCH_DMTIMER_H	plat/dmtimer.h	41;"	d
__ASM_ARCH_MENELAUS_H	plat/menelaus.h	8;"	d
__ASM_ARCH_MUX_H	plat/mux.h	34;"	d
__ASM_ARCH_OMAP15XX_H	plat/omap1510.h	29;"	d
__ASM_ARCH_OMAP15XX_IRQS_H	plat/irqs.h	29;"	d
__ASM_ARCH_OMAP16XX_H	plat/omap16xx.h	29;"	d
__ASM_ARCH_OMAP2_H	plat/omap24xx.h	27;"	d
__ASM_ARCH_OMAP3_H	plat/omap34xx.h	25;"	d
__ASM_ARCH_OMAP44XX_H	plat/omap44xx.h	14;"	d
__ASM_ARCH_OMAP7XX_H	plat/omap7xx.h	31;"	d
__ASM_ARCH_OMAP_AMS_DELTA_H	plat/board-ams-delta.h	27;"	d
__ASM_ARCH_OMAP_CPU_H	plat/cpu.h	31;"	d
__ASM_ARCH_OMAP_FPGA_H	plat/fpga.h	20;"	d
__ASM_ARCH_OMAP_GPIO_H	plat/gpio.h	27;"	d
__ASM_ARCH_OMAP_GPIO_SWITCH_H	plat/gpio-switch.h	12;"	d
__ASM_ARCH_OMAP_HARDWARE_H	plat/hardware.h	37;"	d
__ASM_ARCH_OMAP_MCBSP_H	plat/mcbsp.h	25;"	d
__ASM_ARCH_OMAP_TIMEX_H	plat/timex.h	29;"	d
__ASM_ARCH_OMAP_USB_H	plat/usb.h	4;"	d
__ASM_ARCH_SERIAL_H	plat/serial.h	14;"	d
__ASM_ARCH_SX1_I2C_CHIPS_H	plat/board-sx1.h	16;"	d
__ASM_ARCH_TC_H	plat/tc.h	25;"	d
__ASM_ARCH_TI81XX_H	plat/ti81xx.h	17;"	d
__ASM_ARCH_VOICEBLUE_H	plat/board-voiceblue.h	12;"	d
__ASM_ARM_ARCH_OMAP_PRCM_H	plat/prcm.h	28;"	d
__ASM_SOC_OMAP54XX_H	plat/omap54xx.h	14;"	d
__ASM__ARCH_OMAP_I2C_H	plat/i2c.h	22;"	d
__IOMMU_MMAP_H	plat/iovmm.h	14;"	d
__LCD_MIPID_H	plat/lcd_mipid.h	2;"	d
__MACH_BARRIERS_H	mach/barriers.h	23;"	d
__MACH_IOMMU2_H	plat/iommu2.h	14;"	d
__MACH_IOMMU_H	plat/iommu.h	14;"	d
__OMAP2_GPMC_H	plat/gpmc.h	12;"	d
__OMAP2_MMC_H	plat/mmc.h	12;"	d
__OMAP_COMMON_BOARD_DEVICES__	common-board-devices.h	2;"	d
__OMAP_DSP_H__	plat/dsp.h	2;"	d
__OMAP_FLASH_H	plat/flash.h	10;"	d
__OMAP_PMIC_COMMON__	twl-common.h	2;"	d
__OMAP_SECURE_H__	plat/omap-secure.h	2;"	d
__OMAP_SERIAL_H__	plat/omap-serial.h	18;"	d
__OMAP_VRAM_H__	plat/vram.h	22;"	d
__OMAP_VRFB_H__	plat/vrfb.h	22;"	d
__PLAT_OMAP_IOMMU_H	plat/iopgtable.h	14;"	d
__PLAT_OMAP_MULTI_H	plat/multi.h	23;"	d
____ASM_ARCH_SDRC_H	plat/sdrc.h	2;"	d
__arch_decomp_setup	plat/uncompress.h	/^static inline void __arch_decomp_setup(unsigned long arch_id)$/;"	f	signature:(unsigned long arch_id)
__initdata	board-panda.c	/^static struct map_desc omap44xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omap44xx_io_desc	file:
__initdata	board-panda.c	/^static struct omap_board_mux board_mux[] __initdata = {$/;"	v	typeref:struct:board_mux	file:
__initdata	board-panda.c	/^static struct platform_device *panda_devices[] __initdata = {$/;"	v	typeref:struct:panda_devices	file:
__initdata	id.c	/^static struct omap_id omap_ids[] __initdata = {$/;"	v	typeref:struct:omap_ids	file:
__initdata	io.c	/^static struct map_desc omap242x_io_desc[] __initdata = {$/;"	v	typeref:struct:omap242x_io_desc	file:
__initdata	io.c	/^static struct map_desc omap243x_io_desc[] __initdata = {$/;"	v	typeref:struct:omap243x_io_desc	file:
__initdata	io.c	/^static struct map_desc omap24xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omap24xx_io_desc	file:
__initdata	io.c	/^static struct map_desc omap34xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omap34xx_io_desc	file:
__initdata	io.c	/^static struct map_desc omap44xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omap44xx_io_desc	file:
__initdata	io.c	/^static struct map_desc omap54xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omap54xx_io_desc	file:
__initdata	io.c	/^static struct map_desc omapam33xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omapam33xx_io_desc	file:
__initdata	io.c	/^static struct map_desc omapti81xx_io_desc[] __initdata = {$/;"	v	typeref:struct:omapti81xx_io_desc	file:
__maybe_unused	mux.h	/^static struct omap_board_mux *board_mux __maybe_unused;$/;"	v	typeref:struct:board_mux
__omap2_set_globals	board-panda.c	/^void __init __omap2_set_globals(struct omap_globals *omap2_globals)$/;"	f	signature:(struct omap_globals *omap2_globals)
__omap_dm_timer_init_regs	plat/dmtimer.h	/^static inline void __omap_dm_timer_init_regs(struct omap_dm_timer *timer)$/;"	f	signature:(struct omap_dm_timer *timer)
__omap_dm_timer_int_enable	plat/dmtimer.h	/^static inline void __omap_dm_timer_int_enable(struct omap_dm_timer *timer,$/;"	f	signature:(struct omap_dm_timer *timer, unsigned int value)
__omap_dm_timer_load_start	plat/dmtimer.h	/^static inline void __omap_dm_timer_load_start(struct omap_dm_timer *timer,$/;"	f	signature:(struct omap_dm_timer *timer, u32 ctrl, unsigned int load, int posted)
__omap_dm_timer_read	plat/dmtimer.h	/^static inline u32 __omap_dm_timer_read(struct omap_dm_timer *timer, u32 reg,$/;"	f	signature:(struct omap_dm_timer *timer, u32 reg, int posted)
__omap_dm_timer_read_counter	plat/dmtimer.h	/^__omap_dm_timer_read_counter(struct omap_dm_timer *timer, int posted)$/;"	f	signature:(struct omap_dm_timer *timer, int posted)
__omap_dm_timer_reset	plat/dmtimer.h	/^static inline void __omap_dm_timer_reset(struct omap_dm_timer *timer,$/;"	f	signature:(struct omap_dm_timer *timer, int autoidle, int wakeup)
__omap_dm_timer_set_source	plat/dmtimer.h	/^static inline int __omap_dm_timer_set_source(struct clk *timer_fck,$/;"	f	signature:(struct clk *timer_fck, struct clk *parent)
__omap_dm_timer_stop	plat/dmtimer.h	/^static inline void __omap_dm_timer_stop(struct omap_dm_timer *timer,$/;"	f	signature:(struct omap_dm_timer *timer, int posted, unsigned long rate)
__omap_dm_timer_write	plat/dmtimer.h	/^static inline void __omap_dm_timer_write(struct omap_dm_timer *timer,$/;"	f	signature:(struct omap_dm_timer *timer, u32 reg, u32 val, int posted)
__omap_dm_timer_write_status	plat/dmtimer.h	/^static inline void __omap_dm_timer_write_status(struct omap_dm_timer *timer,$/;"	f	signature:(struct omap_dm_timer *timer, unsigned int value)
__omap_get_config	plat/board.h	/^extern const void *__init __omap_get_config(u16 tag, size_t len, int nr);$/;"	p	signature:(u16 tag, size_t len, int nr)
__raw_readll	omap_l3_smx.h	335;"	d
__raw_writell	omap_l3_smx.h	333;"	d
_clk	plat/omap_hwmod.h	/^	struct clk			*_clk;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::clk	access:public
_clk	plat/omap_hwmod.h	/^	struct clk			*_clk;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::clk	access:public
_clk	plat/omap_hwmod.h	/^	struct clk	*_clk;$/;"	m	struct:omap_hwmod_opt_clk	typeref:struct:omap_hwmod_opt_clk::clk	access:public
_clkdm_add_autodeps	clockdomain.h	/^extern void _clkdm_add_autodeps(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
_clkdm_del_autodeps	clockdomain.h	/^extern void _clkdm_del_autodeps(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
_dev_wakeup_lat_limit	plat/omap_device.h	/^	u32				_dev_wakeup_lat_limit;$/;"	m	struct:omap_device	access:public
_flags	clockdomain.h	/^	u8 _flags;$/;"	m	struct:clockdomain	access:public
_int_flags	plat/omap_hwmod.h	/^	u8				_int_flags;$/;"	m	struct:omap_hwmod	access:public
_int_flags	plat/omap_hwmod.h	/^	u8				_int_flags;$/;"	m	struct:omap_hwmod_ocp_if	access:public
_lock	plat/omap_hwmod.h	/^	spinlock_t			_lock;$/;"	m	struct:omap_hwmod	access:public
_mpu_port	plat/omap_hwmod.h	/^	struct omap_hwmod_ocp_if	*_mpu_port;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_ocp_if	access:public
_mpu_rt_va	plat/omap_hwmod.h	/^	void __iomem			*_mpu_rt_va;$/;"	m	struct:omap_hwmod	access:public
_omap2_init_reprogram_sdrc	io.c	/^static int __init _omap2_init_reprogram_sdrc(void)$/;"	f	file:	signature:(void)
_omap_hwmod_enable	plat/omap_hwmod.h	/^int _omap_hwmod_enable(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
_omap_hwmod_idle	plat/omap_hwmod.h	/^int _omap_hwmod_idle(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
_omap_hwmod_mux_handle_irq	mux.c	/^static int _omap_hwmod_mux_handle_irq(struct omap_hwmod *oh, void *data)$/;"	f	file:	signature:(struct omap_hwmod *oh, void *data)
_omap_mux_get_by_name	mux.c	/^static int __init _omap_mux_get_by_name(struct omap_mux_partition *partition,$/;"	f	file:	signature:(struct omap_mux_partition *partition, const char *muxname, struct omap_mux **found_mux)
_omap_mux_init_gpio	mux.c	/^static int __init _omap_mux_init_gpio(struct omap_mux_partition *partition,$/;"	f	file:	signature:(struct omap_mux_partition *partition, int gpio, int val)
_postsetup_state	plat/omap_hwmod.h	/^	u8				_postsetup_state;$/;"	m	struct:omap_hwmod	access:public
_set_hwmod_postsetup_state	io.c	/^static int _set_hwmod_postsetup_state(struct omap_hwmod *oh, void *data)$/;"	f	file:	signature:(struct omap_hwmod *oh, void *data)
_state	plat/omap_device.h	/^	u8				_state;$/;"	m	struct:omap_device	access:public
_state	plat/omap_hwmod.h	/^	u8				_state;$/;"	m	struct:omap_hwmod	access:public
_sysc_cache	plat/omap_hwmod.h	/^	u32				_sysc_cache;$/;"	m	struct:omap_hwmod	access:public
access	plat/gpmc.h	/^	u16 access;		\/* Start-cycle to first data valid delay *\/$/;"	m	struct:gpmc_timings	access:public
ack	prcm-common.h	/^	u16 ack;$/;"	m	struct:omap_prcm_irq_setup	access:public
ack_irq	plat/mailbox.h	/^	void		(*ack_irq)(struct omap_mbox *mbox, omap_mbox_irq_t irq);$/;"	m	struct:omap_mbox_ops	access:public
actim_ctrla	plat/sdrc.h	/^	u32 actim_ctrla;$/;"	m	struct:omap_sdrc_params	access:public
actim_ctrlb	plat/sdrc.h	/^	u32 actim_ctrlb;$/;"	m	struct:omap_sdrc_params	access:public
activate_func	plat/omap_device.h	/^	int (*activate_func)(struct omap_device *od);$/;"	m	struct:omap_device_pm_latency	access:public
activate_lat	plat/omap_device.h	/^	u32 activate_lat;$/;"	m	struct:omap_device_pm_latency	access:public
activate_lat_worst	plat/omap_device.h	/^	u32 activate_lat_worst;$/;"	m	struct:omap_device_pm_latency	access:public
addr	plat/omap_hwmod.h	/^	struct omap_hwmod_addr_space	*addr;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::omap_hwmod_addr_space	access:public
adv_on	plat/gpmc.h	/^	u16 adv_on;		\/* Assertion time *\/$/;"	m	struct:gpmc_timings	access:public
adv_rd_off	plat/gpmc.h	/^	u16 adv_rd_off;		\/* Read deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
adv_wr_off	plat/gpmc.h	/^	u16 adv_wr_off;		\/* Write deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
after_set_reg	plat/mmc.h	/^		void (*after_set_reg)(struct device *dev, int slot,$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
alloc_cr	plat/iommu.h	/^	struct cr_regs *(*alloc_cr)(struct omap_iommu *obj,$/;"	m	struct:iommu_functions	typeref:struct:iommu_functions::alloc_cr	access:public
allow_idle	plat/clock.h	/^	void			(*allow_idle)(struct clk *);$/;"	m	struct:clkops	access:public
am33xx_clk_init	clock.h	/^extern int am33xx_clk_init(void);$/;"	p	signature:(void)
am33xx_clockdomains_init	clockdomain.h	/^extern void __init am33xx_clockdomains_init(void);$/;"	p	signature:(void)
am33xx_cm_clkdm_disable_hwsup	cm33xx.h	/^extern void am33xx_cm_clkdm_disable_hwsup(s16 inst, u16 cdoffs);$/;"	p	signature:(s16 inst, u16 cdoffs)
am33xx_cm_clkdm_enable_hwsup	cm33xx.h	/^extern void am33xx_cm_clkdm_enable_hwsup(s16 inst, u16 cdoffs);$/;"	p	signature:(s16 inst, u16 cdoffs)
am33xx_cm_clkdm_force_sleep	cm33xx.h	/^extern void am33xx_cm_clkdm_force_sleep(s16 inst, u16 cdoffs);$/;"	p	signature:(s16 inst, u16 cdoffs)
am33xx_cm_clkdm_force_wakeup	cm33xx.h	/^extern void am33xx_cm_clkdm_force_wakeup(s16 inst, u16 cdoffs);$/;"	p	signature:(s16 inst, u16 cdoffs)
am33xx_cm_is_clkdm_in_hwsup	cm33xx.h	/^extern bool am33xx_cm_is_clkdm_in_hwsup(s16 inst, u16 cdoffs);$/;"	p	signature:(s16 inst, u16 cdoffs)
am33xx_cm_module_disable	cm33xx.h	/^extern void am33xx_cm_module_disable(u16 inst, s16 cdoffs,$/;"	p	signature:(u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_module_disable	cm33xx.h	/^static inline void am33xx_cm_module_disable(u16 inst, s16 cdoffs,$/;"	f	signature:(u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_module_enable	cm33xx.h	/^extern void am33xx_cm_module_enable(u8 mode, u16 inst, s16 cdoffs,$/;"	p	signature:(u8 mode, u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_module_enable	cm33xx.h	/^static inline void am33xx_cm_module_enable(u8 mode, u16 inst, s16 cdoffs,$/;"	f	signature:(u8 mode, u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_wait_module_idle	cm33xx.h	/^extern int am33xx_cm_wait_module_idle(u16 inst, s16 cdoffs,$/;"	p	signature:(u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_wait_module_idle	cm33xx.h	/^static inline int am33xx_cm_wait_module_idle(u16 inst, s16 cdoffs,$/;"	f	signature:(u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_wait_module_ready	cm33xx.h	/^extern int am33xx_cm_wait_module_ready(u16 inst, s16 cdoffs,$/;"	p	signature:(u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_cm_wait_module_ready	cm33xx.h	/^static inline int am33xx_cm_wait_module_ready(u16 inst, s16 cdoffs,$/;"	f	signature:(u16 inst, s16 cdoffs, u16 clkctrl_offs)
am33xx_init_early	common.h	/^void am33xx_init_early(void);$/;"	p	signature:(void)
am33xx_init_early	io.c	/^void __init am33xx_init_early(void)$/;"	f	signature:(void)
am33xx_map_io	common.h	/^void am33xx_map_io(void);$/;"	p	signature:(void)
am33xx_powerdomains_init	powerdomain.h	/^extern void am33xx_powerdomains_init(void);$/;"	p	signature:(void)
am33xx_prm_assert_hardreset	prm33xx.h	/^extern int am33xx_prm_assert_hardreset(u8 shift, s16 inst, u16 rstctrl_offs);$/;"	p	signature:(u8 shift, s16 inst, u16 rstctrl_offs)
am33xx_prm_deassert_hardreset	prm33xx.h	/^extern int am33xx_prm_deassert_hardreset(u8 shift, s16 inst,$/;"	p	signature:(u8 shift, s16 inst, u16 rstctrl_offs, u16 rstst_offs)
am33xx_prm_global_warm_sw_reset	prm33xx.h	/^extern void am33xx_prm_global_warm_sw_reset(void);$/;"	p	signature:(void)
am33xx_prm_is_hardreset_asserted	prm33xx.h	/^extern int am33xx_prm_is_hardreset_asserted(u8 shift, s16 inst,$/;"	p	signature:(u8 shift, s16 inst, u16 rstctrl_offs)
am33xx_prm_read_reg	prm33xx.h	/^extern u32 am33xx_prm_read_reg(s16 inst, u16 idx);$/;"	p	signature:(s16 inst, u16 idx)
am33xx_prm_rmw_reg_bits	prm33xx.h	/^extern u32 am33xx_prm_rmw_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx);$/;"	p	signature:(u32 mask, u32 bits, s16 inst, s16 idx)
am33xx_prm_write_reg	prm33xx.h	/^extern void am33xx_prm_write_reg(u32 val, s16 inst, u16 idx);$/;"	p	signature:(u32 val, s16 inst, u16 idx)
am33xx_voltagedomains_init	voltage.h	/^extern void am33xx_voltagedomains_init(void);$/;"	p	signature:(void)
am35x_musb_clear_irq	plat/usb.h	/^extern void am35x_musb_clear_irq(void);$/;"	p	signature:(void)
am35x_musb_phy_power	plat/usb.h	/^extern void am35x_musb_phy_power(u8 on);$/;"	p	signature:(u8 on)
am35x_musb_reset	plat/usb.h	/^extern void am35x_musb_reset(void);$/;"	p	signature:(void)
am35x_set_mode	plat/usb.h	/^extern void am35x_set_mode(u8 musb_mode);$/;"	p	signature:(u8 musb_mode)
am35xx_emac_init	am35xx-emac.h	/^static inline void am35xx_emac_init(unsigned long mdio_bus_freq, u8 rmii_en) {}$/;"	f	signature:(unsigned long mdio_bus_freq, u8 rmii_en)
am35xx_emac_init	am35xx-emac.h	/^void am35xx_emac_init(unsigned long mdio_bus_freq, u8 rmii_en);$/;"	p	signature:(unsigned long mdio_bus_freq, u8 rmii_en)
am35xx_init_early	common.h	/^void am35xx_init_early(void);$/;"	p	signature:(void)
am35xx_init_early	io.c	/^void __init am35xx_init_early(void)$/;"	f	signature:(void)
am35xx_init_late	common.h	/^void am35xx_init_late(void);$/;"	p	signature:(void)
am35xx_init_late	io.c	/^void __init am35xx_init_late(void)$/;"	f	signature:(void)
ams_delta_latch2_write	plat/board-ams-delta.h	64;"	d
ams_delta_latch_write	plat/board-ams-delta.h	/^void ams_delta_latch_write(int base, int ngpio, u16 mask, u16 value);$/;"	p	signature:(int base, int ngpio, u16 mask, u16 value)
ap	plat/iommu.h	/^		u16 ap;$/;"	m	union:iotlb_entry::__anon2	access:public
app_irq	omap_l3_noc.h	/^	int app_irq;$/;"	m	struct:omap4_l3	access:public
app_irq	omap_l3_smx.h	/^	int app_irq;$/;"	m	struct:omap3_l3	access:public
arch_decomp_setup	plat/uncompress.h	201;"	d
arch_decomp_wdog	plat/uncompress.h	206;"	d
auto_recal_bit	plat/clock.h	/^	u8			auto_recal_bit;$/;"	m	struct:dpll_data	access:public
autoidle_mask	plat/clock.h	/^	u32			autoidle_mask;$/;"	m	struct:dpll_data	access:public
autoidle_reg	plat/clock.h	/^	void __iomem		*autoidle_reg;$/;"	m	struct:dpll_data	access:public
autoidle_shift	plat/omap_hwmod.h	/^	u8 autoidle_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
autosuspend_timeout	plat/omap-serial.h	/^	unsigned int		autosuspend_timeout;$/;"	m	struct:omap_uart_port_info	access:public
balls	mux.h	/^	char	*balls[OMAP_MUX_NR_SIDES];$/;"	m	struct:omap_ball	access:public
balls	mux.h	/^	char	*balls[OMAP_MUX_NR_SIDES];$/;"	m	struct:omap_mux	access:public
ban_openended	plat/mmc.h	/^		unsigned int ban_openended:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
bank_stride	plat/gpio.h	/^	int bank_stride;	\/* Only needed for omap1 MPUIO *\/$/;"	m	struct:omap_gpio_platform_data	access:public
bank_type	plat/gpio.h	/^	int bank_type;$/;"	m	struct:omap_gpio_platform_data	access:public
bank_width	plat/gpio.h	/^	int bank_width;		\/* GPIO bank width *\/$/;"	m	struct:omap_gpio_dev_attr	access:public
bank_width	plat/gpio.h	/^	int bank_width;		\/* GPIO bank width *\/$/;"	m	struct:omap_gpio_platform_data	access:public
banks	powerdomain.h	/^	const u8 banks;$/;"	m	struct:powerdomain	access:public
base	mux.h	/^	void __iomem		*base;$/;"	m	struct:omap_mux_partition	access:public
base	plat/iommu.h	/^	short base;$/;"	m	struct:iotlb_lock	access:public
base_cs	plat/sdrc.h	/^	u32 base_cs;		\/* base chip select to use for calculations *\/$/;"	m	struct:memory_timings	access:public
base_irq	prcm-common.h	/^	int base_irq;$/;"	m	struct:omap_prcm_irq_setup	access:public
base_sdrc_rfr	opp2xxx.h	/^	unsigned long base_sdrc_rfr;	\/* base refresh timing for a set *\/$/;"	m	struct:prcm_config	access:public
before_set_reg	plat/mmc.h	/^		void (*before_set_reg)(struct device *dev, int slot,$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
blink_timer	plat/board.h	/^	int blink_timer;$/;"	m	struct:omap_pwm_led_platform_data	access:public
board_flash_init	board-flash.h	/^extern void board_flash_init(struct flash_partitions [],$/;"	p	signature:(struct flash_partitions [], char chip_sel[][GPMC_CS_NUM], int nand_type)
board_flash_init	board-flash.h	/^static inline void board_flash_init(struct flash_partitions part[],$/;"	f	signature:(struct flash_partitions part[], char chip_sel[][GPMC_CS_NUM], int nand_type)
board_mux	board-panda.c	219;"	d	file:
board_nand_init	board-flash.h	/^extern void board_nand_init(struct mtd_partition *nand_parts,$/;"	p	signature:(struct mtd_partition *nand_parts, u8 nr_parts, u8 cs, int nand_type)
board_nand_init	board-flash.h	/^static inline void board_nand_init(struct mtd_partition *nand_parts,$/;"	f	signature:(struct mtd_partition *nand_parts, u8 nr_parts, u8 cs, int nand_type)
board_onenand_data	plat/onenand.h	47;"	d
board_onenand_init	board-flash.h	/^extern void board_onenand_init(struct mtd_partition *nand_parts,$/;"	p	signature:(struct mtd_partition *nand_parts, u8 nr_parts, u8 cs)
board_onenand_init	board-flash.h	/^static inline void board_onenand_init(struct mtd_partition *nand_parts,$/;"	f	signature:(struct mtd_partition *nand_parts, u8 nr_parts, u8 cs)
board_rev	plat/fpga.h	/^	u16		board_rev;$/;"	m	struct:h2p2_dbg_fpga	access:public
board_smc91x_data	plat/gpmc-smc91x.h	35;"	d
btwilink_device	board-panda.c	/^static struct platform_device btwilink_device = {$/;"	v	typeref:struct:platform_device	file:
buffer_size	plat/mcbsp.h	/^	u16 buffer_size;$/;"	m	struct:omap_mcbsp_platform_data	access:public
burst_mode	plat/dma.h	/^	enum omap_dma_burst_mode burst_mode; \/* Burst mode 4\/8\/16 words *\/$/;"	m	struct:omap_dma_channel_params	typeref:enum:omap_dma_channel_params::omap_dma_burst_mode	access:public
bypass_val_reg	vc.h	/^	u8 bypass_val_reg;$/;"	m	struct:omap_vc_common	access:public
bytes_to_iopgsz	plat/iommu.h	163;"	d
bytespp	plat/vrfb.h	/^	u8 bytespp;$/;"	m	struct:vrfb	access:public
calc_latency	plat/omap-serial.h	/^	u32			calc_latency;$/;"	m	struct:uart_omap_port	access:public
callback	plat/dma.h	/^	void (*callback)(int lch, u16 ch_status, void *data);$/;"	m	struct:omap_dma_lch	access:public
cam	plat/iommu.h	/^		u32 cam;$/;"	m	union:cr_regs::__anon4	access:public
cam_h	plat/iommu.h	/^			u16 cam_h;$/;"	m	struct:cr_regs::__anon4::__anon5	access:public
cam_l	plat/iommu.h	/^			u16 cam_l;$/;"	m	struct:cr_regs::__anon4::__anon5	access:public
capability	plat/dmtimer.h	/^	u32 capability;$/;"	m	struct:omap_dm_timer	access:public
caps	hsmmc.h	/^	u32	caps;		\/* 4\/8 wires and any additional host$/;"	m	struct:omap2_hsmmc_info	access:public
caps	plat/mmc.h	/^		u32 caps;	\/* Used for the MMC driver on 2430 and later *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
card_detect	plat/mmc.h	/^		int (*card_detect)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
card_detect_irq	plat/mmc.h	/^		int card_detect_irq;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
cdev	plat/led.h	/^	struct led_classdev	cdev;$/;"	m	struct:omap_led_config	typeref:struct:omap_led_config::led_classdev	access:public
cfg_channel	vc.h	/^	u8 cfg_channel;$/;"	m	struct:omap_vc_channel	access:public
cfg_channel_reg	vc.h	/^	u8 cfg_channel_reg;$/;"	m	struct:omap_vc_channel	access:public
cfg_channel_sa_shift	vc.h	/^	u8 cfg_channel_sa_shift;$/;"	m	struct:omap_vc_channel	access:public
cfg_reg	plat/mux.h	/^	int			(*cfg_reg)(const struct pin_config *cfg);$/;"	m	struct:omap_mux_cfg	access:public
chain_id	plat/dma.h	/^	int chain_id;$/;"	m	struct:omap_dma_lch	access:public
chan	plat/dma.h	/^	struct omap_dma_lch *chan;$/;"	m	struct:omap_dma_dev_attr	typeref:struct:omap_dma_dev_attr::omap_dma_lch	access:public
chan_count	plat/dma.h	/^	u16 chan_count;$/;"	m	struct:omap_dma_dev_attr	access:public
channel	plat/board.h	/^	u8 channel;$/;"	m	struct:omap_sti_console_config	access:public
check_txdone	vp.h	/^	u32 (*check_txdone)(u8 vp_id);$/;"	m	struct:omap_vp_ops	access:public
children	plat/clock.h	/^	struct list_head	children;$/;"	m	struct:clk	typeref:struct:clk::list_head	access:public
cleanup	plat/mmc.h	/^	void (*cleanup)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
clear_dma	plat/dma.h	/^	void (*clear_dma)(int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
clear_irq	plat/usb.h	/^	void	(*clear_irq)(void);$/;"	m	struct:omap_musb_board_data	access:public
clear_lch_regs	plat/dma.h	/^	void (*clear_lch_regs)(int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
clear_txdone	vp.h	/^	void (*clear_txdone)(u8 vp_id);$/;"	m	struct:omap_vp_ops	access:public
clk	plat/clock.h	/^struct clk {$/;"	s
clk	plat/iommu.h	/^	struct clk	*clk;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::clk	access:public
clk	plat/omap_hwmod.h	/^	const char			*clk;$/;"	m	struct:omap_hwmod_ocp_if	access:public
clk	plat/omap_hwmod.h	/^	const char	*clk;$/;"	m	struct:omap_hwmod_opt_clk	access:public
clk::children	plat/clock.h	/^	struct list_head	children;$/;"	m	struct:clk	typeref:struct:clk::list_head	access:public
clk::clkdm	plat/clock.h	/^	struct clockdomain	*clkdm;$/;"	m	struct:clk	typeref:struct:clk::clockdomain	access:public
clk::clkdm_name	plat/clock.h	/^	const char		*clkdm_name;$/;"	m	struct:clk	access:public
clk::clksel	plat/clock.h	/^	const struct clksel	*clksel;$/;"	m	struct:clk	typeref:struct:clk::clksel	access:public
clk::clksel_mask	plat/clock.h	/^	u32			clksel_mask;$/;"	m	struct:clk	access:public
clk::clksel_reg	plat/clock.h	/^	void __iomem		*clksel_reg;$/;"	m	struct:clk	access:public
clk::dent	plat/clock.h	/^	struct dentry		*dent;	\/* For visible tree hierarchy *\/$/;"	m	struct:clk	typeref:struct:clk::dentry	access:public
clk::dpll_data	plat/clock.h	/^	struct dpll_data	*dpll_data;$/;"	m	struct:clk	typeref:struct:clk::dpll_data	access:public
clk::enable_bit	plat/clock.h	/^	u8			enable_bit;$/;"	m	struct:clk	access:public
clk::enable_reg	plat/clock.h	/^	void __iomem		*enable_reg;$/;"	m	struct:clk	access:public
clk::fixed_div	plat/clock.h	/^	u8			fixed_div;$/;"	m	struct:clk	access:public
clk::flags	plat/clock.h	/^	u8			flags;$/;"	m	struct:clk	access:public
clk::init	plat/clock.h	/^	void			(*init)(struct clk *);$/;"	m	struct:clk	access:public
clk::name	plat/clock.h	/^	const char		*name;$/;"	m	struct:clk	access:public
clk::node	plat/clock.h	/^	struct list_head	node;$/;"	m	struct:clk	typeref:struct:clk::list_head	access:public
clk::ops	plat/clock.h	/^	const struct clkops	*ops;$/;"	m	struct:clk	typeref:struct:clk::clkops	access:public
clk::parent	plat/clock.h	/^	struct clk		*parent;$/;"	m	struct:clk	typeref:struct:clk::clk	access:public
clk::rate	plat/clock.h	/^	unsigned long		rate;$/;"	m	struct:clk	access:public
clk::rate_offset	plat/clock.h	/^	u8			rate_offset;$/;"	m	struct:clk	access:public
clk::recalc	plat/clock.h	/^	unsigned long		(*recalc)(struct clk *);$/;"	m	struct:clk	access:public
clk::round_rate	plat/clock.h	/^	long			(*round_rate)(struct clk *, unsigned long);$/;"	m	struct:clk	access:public
clk::set_rate	plat/clock.h	/^	int			(*set_rate)(struct clk *, unsigned long);$/;"	m	struct:clk	access:public
clk::sibling	plat/clock.h	/^	struct list_head	sibling;	\/* node for children *\/$/;"	m	struct:clk	typeref:struct:clk::list_head	access:public
clk::src_offset	plat/clock.h	/^	u8			src_offset;$/;"	m	struct:clk	access:public
clk::usecount	plat/clock.h	/^	s8			usecount;$/;"	m	struct:clk	access:public
clk_allow_idle	plat/clock.h	/^	void		(*clk_allow_idle)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_bypass	plat/clock.h	/^	struct clk		*clk_bypass;$/;"	m	struct:dpll_data	typeref:struct:dpll_data::clk	access:public
clk_deny_idle	plat/clock.h	/^	void		(*clk_deny_idle)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_disable	plat/clock.h	/^	void		(*clk_disable)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_disable_unused	plat/clock.h	/^	void		(*clk_disable_unused)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_enable	plat/clock.h	/^	int		(*clk_enable)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_enable_init_clocks	plat/clock.h	/^extern void clk_enable_init_clocks(void);$/;"	p	signature:(void)
clk_functions	plat/clock.h	/^struct clk_functions {$/;"	s
clk_functions::clk_allow_idle	plat/clock.h	/^	void		(*clk_allow_idle)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_deny_idle	plat/clock.h	/^	void		(*clk_deny_idle)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_disable	plat/clock.h	/^	void		(*clk_disable)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_disable_unused	plat/clock.h	/^	void		(*clk_disable_unused)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_enable	plat/clock.h	/^	int		(*clk_enable)(struct clk *clk);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_round_rate	plat/clock.h	/^	long		(*clk_round_rate)(struct clk *clk, unsigned long rate);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_set_parent	plat/clock.h	/^	int		(*clk_set_parent)(struct clk *clk, struct clk *parent);$/;"	m	struct:clk_functions	access:public
clk_functions::clk_set_rate	plat/clock.h	/^	int		(*clk_set_rate)(struct clk *clk, unsigned long rate);$/;"	m	struct:clk_functions	access:public
clk_init	plat/clock.h	/^extern int clk_init(struct clk_functions *custom_clocks);$/;"	p	signature:(struct clk_functions *custom_clocks)
clk_name	plat/iommu.h	/^	const char *clk_name;$/;"	m	struct:iommu_platform_data	access:public
clk_preinit	plat/clock.h	/^extern void clk_preinit(struct clk *clk);$/;"	p	signature:(struct clk *clk)
clk_ref	plat/clock.h	/^	struct clk		*clk_ref;$/;"	m	struct:dpll_data	typeref:struct:dpll_data::clk	access:public
clk_register	plat/clock.h	/^extern int clk_register(struct clk *clk);$/;"	p	signature:(struct clk *clk)
clk_reparent	plat/clock.h	/^extern void clk_reparent(struct clk *child, struct clk *parent);$/;"	p	signature:(struct clk *child, struct clk *parent)
clk_round_rate	plat/clock.h	/^	long		(*clk_round_rate)(struct clk *clk, unsigned long rate);$/;"	m	struct:clk_functions	access:public
clk_set_parent	plat/clock.h	/^	int		(*clk_set_parent)(struct clk *clk, struct clk *parent);$/;"	m	struct:clk_functions	access:public
clk_set_rate	plat/clock.h	/^	int		(*clk_set_rate)(struct clk *clk, unsigned long rate);$/;"	m	struct:clk_functions	access:public
clk_unregister	plat/clock.h	/^extern void clk_unregister(struct clk *clk);$/;"	p	signature:(struct clk *clk)
clkact_shift	plat/omap_hwmod.h	/^	u8 clkact_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
clkctrl_offs	plat/omap_hwmod.h	/^	u16		clkctrl_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
clkdm	clockdomain.h	/^	struct clockdomain *clkdm;$/;"	m	struct:clkdm_dep	typeref:struct:clkdm_dep::clockdomain	access:public
clkdm	clockdomain.h	/^	} clkdm;$/;"	m	struct:clkdm_autodep	typeref:union:clkdm_autodep::__anon11	access:public
clkdm	plat/clock.h	/^	struct clockdomain	*clkdm;$/;"	m	struct:clk	typeref:struct:clk::clockdomain	access:public
clkdm	plat/omap_hwmod.h	/^	struct clockdomain		*clkdm;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::clockdomain	access:public
clkdm_add_sleepdep	clockdomain.h	/^	int	(*clkdm_add_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_add_sleepdep	clockdomain.h	/^int clkdm_add_sleepdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	p	signature:(struct clockdomain *clkdm1, struct clockdomain *clkdm2)
clkdm_add_wkdep	clockdomain.h	/^	int	(*clkdm_add_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_add_wkdep	clockdomain.h	/^int clkdm_add_wkdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	p	signature:(struct clockdomain *clkdm1, struct clockdomain *clkdm2)
clkdm_allow_idle	clockdomain.h	/^	void	(*clkdm_allow_idle)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_allow_idle	clockdomain.h	/^void clkdm_allow_idle(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_autodep	clockdomain.h	/^struct clkdm_autodep {$/;"	s
clkdm_autodep::__anon11::name	clockdomain.h	/^		const char *name;$/;"	m	union:clkdm_autodep::__anon11	access:public
clkdm_autodep::__anon11::ptr	clockdomain.h	/^		struct clockdomain *ptr;$/;"	m	union:clkdm_autodep::__anon11	typeref:struct:clkdm_autodep::__anon11::clockdomain	access:public
clkdm_autodep::clkdm	clockdomain.h	/^	} clkdm;$/;"	m	struct:clkdm_autodep	typeref:union:clkdm_autodep::__anon11	access:public
clkdm_clear_all_sleepdeps	clockdomain.h	/^	int	(*clkdm_clear_all_sleepdeps)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_clear_all_sleepdeps	clockdomain.h	/^int clkdm_clear_all_sleepdeps(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_clear_all_wkdeps	clockdomain.h	/^	int	(*clkdm_clear_all_wkdeps)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_clear_all_wkdeps	clockdomain.h	/^int clkdm_clear_all_wkdeps(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_clk_disable	clockdomain.h	/^	int	(*clkdm_clk_disable)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_clk_disable	clockdomain.h	/^int clkdm_clk_disable(struct clockdomain *clkdm, struct clk *clk);$/;"	p	signature:(struct clockdomain *clkdm, struct clk *clk)
clkdm_clk_enable	clockdomain.h	/^	int	(*clkdm_clk_enable)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_clk_enable	clockdomain.h	/^int clkdm_clk_enable(struct clockdomain *clkdm, struct clk *clk);$/;"	p	signature:(struct clockdomain *clkdm, struct clk *clk)
clkdm_complete_init	clockdomain.h	/^int clkdm_complete_init(void);$/;"	p	signature:(void)
clkdm_del_sleepdep	clockdomain.h	/^	int	(*clkdm_del_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_del_sleepdep	clockdomain.h	/^int clkdm_del_sleepdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	p	signature:(struct clockdomain *clkdm1, struct clockdomain *clkdm2)
clkdm_del_wkdep	clockdomain.h	/^	int	(*clkdm_del_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_del_wkdep	clockdomain.h	/^int clkdm_del_wkdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	p	signature:(struct clockdomain *clkdm1, struct clockdomain *clkdm2)
clkdm_deny_idle	clockdomain.h	/^	void	(*clkdm_deny_idle)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_deny_idle	clockdomain.h	/^void clkdm_deny_idle(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_dep	clockdomain.h	/^struct clkdm_dep {$/;"	s
clkdm_dep::clkdm	clockdomain.h	/^	struct clockdomain *clkdm;$/;"	m	struct:clkdm_dep	typeref:struct:clkdm_dep::clockdomain	access:public
clkdm_dep::clkdm_name	clockdomain.h	/^	const char *clkdm_name;$/;"	m	struct:clkdm_dep	access:public
clkdm_dep::sleepdep_usecount	clockdomain.h	/^	atomic_t sleepdep_usecount;$/;"	m	struct:clkdm_dep	access:public
clkdm_dep::wkdep_usecount	clockdomain.h	/^	atomic_t wkdep_usecount;$/;"	m	struct:clkdm_dep	access:public
clkdm_for_each	clockdomain.h	/^int clkdm_for_each(int (*fn)(struct clockdomain *clkdm, void *user),$/;"	p	signature:(int (*fn)(struct clockdomain *clkdm, void *user), void *user)
clkdm_get_pwrdm	clockdomain.h	/^struct powerdomain *clkdm_get_pwrdm(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_hwmod_disable	clockdomain.h	/^int clkdm_hwmod_disable(struct clockdomain *clkdm, struct omap_hwmod *oh);$/;"	p	signature:(struct clockdomain *clkdm, struct omap_hwmod *oh)
clkdm_hwmod_enable	clockdomain.h	/^int clkdm_hwmod_enable(struct clockdomain *clkdm, struct omap_hwmod *oh);$/;"	p	signature:(struct clockdomain *clkdm, struct omap_hwmod *oh)
clkdm_in_hwsup	clockdomain.h	/^bool clkdm_in_hwsup(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_lookup	clockdomain.h	/^struct clockdomain *clkdm_lookup(const char *name);$/;"	p	signature:(const char *name)
clkdm_name	clockdomain.h	/^	const char *clkdm_name;$/;"	m	struct:clkdm_dep	access:public
clkdm_name	plat/clock.h	/^	const char		*clkdm_name;$/;"	m	struct:clk	access:public
clkdm_name	plat/omap_hwmod.h	/^	char				*clkdm_name;$/;"	m	struct:omap_hwmod	access:public
clkdm_offs	clockdomain.h	/^	const u16 clkdm_offs;$/;"	m	struct:clockdomain	access:public
clkdm_ops	clockdomain.h	/^struct clkdm_ops {$/;"	s
clkdm_ops::clkdm_add_sleepdep	clockdomain.h	/^	int	(*clkdm_add_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_add_wkdep	clockdomain.h	/^	int	(*clkdm_add_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_allow_idle	clockdomain.h	/^	void	(*clkdm_allow_idle)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_clear_all_sleepdeps	clockdomain.h	/^	int	(*clkdm_clear_all_sleepdeps)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_clear_all_wkdeps	clockdomain.h	/^	int	(*clkdm_clear_all_wkdeps)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_clk_disable	clockdomain.h	/^	int	(*clkdm_clk_disable)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_clk_enable	clockdomain.h	/^	int	(*clkdm_clk_enable)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_del_sleepdep	clockdomain.h	/^	int	(*clkdm_del_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_del_wkdep	clockdomain.h	/^	int	(*clkdm_del_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_deny_idle	clockdomain.h	/^	void	(*clkdm_deny_idle)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_read_sleepdep	clockdomain.h	/^	int	(*clkdm_read_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_read_wkdep	clockdomain.h	/^	int	(*clkdm_read_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_sleep	clockdomain.h	/^	int	(*clkdm_sleep)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_ops::clkdm_wakeup	clockdomain.h	/^	int	(*clkdm_wakeup)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_read_sleepdep	clockdomain.h	/^	int	(*clkdm_read_sleepdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_read_sleepdep	clockdomain.h	/^int clkdm_read_sleepdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	p	signature:(struct clockdomain *clkdm1, struct clockdomain *clkdm2)
clkdm_read_wkdep	clockdomain.h	/^	int	(*clkdm_read_wkdep)(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	m	struct:clkdm_ops	access:public
clkdm_read_wkdep	clockdomain.h	/^int clkdm_read_wkdep(struct clockdomain *clkdm1, struct clockdomain *clkdm2);$/;"	p	signature:(struct clockdomain *clkdm1, struct clockdomain *clkdm2)
clkdm_register_autodeps	clockdomain.h	/^int clkdm_register_autodeps(struct clkdm_autodep *ia);$/;"	p	signature:(struct clkdm_autodep *ia)
clkdm_register_clkdms	clockdomain.h	/^int clkdm_register_clkdms(struct clockdomain **c);$/;"	p	signature:(struct clockdomain **c)
clkdm_register_platform_funcs	clockdomain.h	/^int clkdm_register_platform_funcs(struct clkdm_ops *co);$/;"	p	signature:(struct clkdm_ops *co)
clkdm_sleep	clockdomain.h	/^	int	(*clkdm_sleep)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_sleep	clockdomain.h	/^int clkdm_sleep(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkdm_wakeup	clockdomain.h	/^	int	(*clkdm_wakeup)(struct clockdomain *clkdm);$/;"	m	struct:clkdm_ops	access:public
clkdm_wakeup	clockdomain.h	/^int clkdm_wakeup(struct clockdomain *clkdm);$/;"	p	signature:(struct clockdomain *clkdm)
clkops	plat/clock.h	/^struct clkops {$/;"	s
clkops::allow_idle	plat/clock.h	/^	void			(*allow_idle)(struct clk *);$/;"	m	struct:clkops	access:public
clkops::deny_idle	plat/clock.h	/^	void			(*deny_idle)(struct clk *);$/;"	m	struct:clkops	access:public
clkops::disable	plat/clock.h	/^	void			(*disable)(struct clk *);$/;"	m	struct:clkops	access:public
clkops::enable	plat/clock.h	/^	int			(*enable)(struct clk *);$/;"	m	struct:clkops	access:public
clkops::find_companion	plat/clock.h	/^	void			(*find_companion)(struct clk *, void __iomem **,$/;"	m	struct:clkops	access:public
clkops::find_idlest	plat/clock.h	/^	void			(*find_idlest)(struct clk *, void __iomem **,$/;"	m	struct:clkops	access:public
clksel	plat/clock.h	/^	const struct clksel	*clksel;$/;"	m	struct:clk	typeref:struct:clk::clksel	access:public
clksel	plat/clock.h	/^struct clksel {$/;"	s
clksel::parent	plat/clock.h	/^	struct clk		 *parent;$/;"	m	struct:clksel	typeref:struct:clksel::clk	access:public
clksel::rates	plat/clock.h	/^	const struct clksel_rate *rates;$/;"	m	struct:clksel	typeref:struct:clksel::clksel_rate	access:public
clksel_mask	plat/clock.h	/^	u32			clksel_mask;$/;"	m	struct:clk	access:public
clksel_rate	plat/clock.h	/^struct clksel_rate {$/;"	s
clksel_rate::div	plat/clock.h	/^	u8			div;$/;"	m	struct:clksel_rate	access:public
clksel_rate::flags	plat/clock.h	/^	u16			flags;$/;"	m	struct:clksel_rate	access:public
clksel_rate::val	plat/clock.h	/^	u32			val;$/;"	m	struct:clksel_rate	access:public
clksel_reg	plat/clock.h	/^	void __iomem		*clksel_reg;$/;"	m	struct:clk	access:public
clktrctrl_mask	clockdomain.h	/^	const u16 clktrctrl_mask;$/;"	m	struct:clockdomain	access:public
clockact	plat/omap_hwmod.h	/^	u8 clockact;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
clockdomain	clockdomain.h	/^struct clockdomain {$/;"	s
clockdomain::__anon12::name	clockdomain.h	/^		const char *name;$/;"	m	union:clockdomain::__anon12	access:public
clockdomain::__anon12::ptr	clockdomain.h	/^		struct powerdomain *ptr;$/;"	m	union:clockdomain::__anon12	typeref:struct:clockdomain::__anon12::powerdomain	access:public
clockdomain::_flags	clockdomain.h	/^	u8 _flags;$/;"	m	struct:clockdomain	access:public
clockdomain::clkdm_offs	clockdomain.h	/^	const u16 clkdm_offs;$/;"	m	struct:clockdomain	access:public
clockdomain::clktrctrl_mask	clockdomain.h	/^	const u16 clktrctrl_mask;$/;"	m	struct:clockdomain	access:public
clockdomain::cm_inst	clockdomain.h	/^	const s16 cm_inst;$/;"	m	struct:clockdomain	access:public
clockdomain::dep_bit	clockdomain.h	/^	const u8 dep_bit;$/;"	m	struct:clockdomain	access:public
clockdomain::flags	clockdomain.h	/^	const u8 flags;$/;"	m	struct:clockdomain	access:public
clockdomain::lock	clockdomain.h	/^	spinlock_t lock;$/;"	m	struct:clockdomain	access:public
clockdomain::name	clockdomain.h	/^	const char *name;$/;"	m	struct:clockdomain	access:public
clockdomain::node	clockdomain.h	/^	struct list_head node;$/;"	m	struct:clockdomain	typeref:struct:clockdomain::list_head	access:public
clockdomain::prcm_partition	clockdomain.h	/^	const u8 prcm_partition;$/;"	m	struct:clockdomain	access:public
clockdomain::pwrdm	clockdomain.h	/^	} pwrdm;$/;"	m	struct:clockdomain	typeref:union:clockdomain::__anon12	access:public
clockdomain::sleepdep_srcs	clockdomain.h	/^	struct clkdm_dep *sleepdep_srcs;$/;"	m	struct:clockdomain	typeref:struct:clockdomain::clkdm_dep	access:public
clockdomain::usecount	clockdomain.h	/^	atomic_t usecount;$/;"	m	struct:clockdomain	access:public
clockdomain::wkdep_srcs	clockdomain.h	/^	struct clkdm_dep *wkdep_srcs;$/;"	m	struct:clockdomain	typeref:struct:clockdomain::clkdm_dep	access:public
clr_dataout	plat/gpio.h	/^	u16 clr_dataout;$/;"	m	struct:omap_gpio_reg_offs	access:public
clr_irqenable	plat/gpio.h	/^	u16 clr_irqenable;$/;"	m	struct:omap_gpio_reg_offs	access:public
cm	common.h	/^	void __iomem	*cm;             \/* Clock Management *\/$/;"	m	struct:omap_globals	access:public
cm2	common.h	/^	void __iomem	*cm2;$/;"	m	struct:omap_globals	access:public
cm_clksel1_core	opp2xxx.h	/^	unsigned long cm_clksel1_core;	\/* major subsystem dividers *\/$/;"	m	struct:prcm_config	access:public
cm_clksel1_pll	opp2xxx.h	/^	unsigned long cm_clksel1_pll;	\/* m,n *\/$/;"	m	struct:prcm_config	access:public
cm_clksel2_pll	opp2xxx.h	/^	unsigned long cm_clksel2_pll;	\/* dpllx1 or x2 out *\/$/;"	m	struct:prcm_config	access:public
cm_clksel_dsp	opp2xxx.h	/^	unsigned long cm_clksel_dsp;	\/* dsp+iva1 div(2420), iva2.1(2430) *\/$/;"	m	struct:prcm_config	access:public
cm_clksel_gfx	opp2xxx.h	/^	unsigned long cm_clksel_gfx;	\/* gfx dividers *\/$/;"	m	struct:prcm_config	access:public
cm_clksel_mdm	opp2xxx.h	/^	unsigned long cm_clksel_mdm;	\/* modem dividers 2430 only *\/$/;"	m	struct:prcm_config	access:public
cm_clksel_mpu	opp2xxx.h	/^	unsigned long cm_clksel_mpu;	\/* mpu divider *\/$/;"	m	struct:prcm_config	access:public
cm_inst	clockdomain.h	/^	const s16 cm_inst;$/;"	m	struct:clockdomain	access:public
cmd_off_shift	vc.h	/^	u8 cmd_off_shift;$/;"	m	struct:omap_vc_common	access:public
cmd_on_mask	vc.h	/^	u32 cmd_on_mask;$/;"	m	struct:omap_vc_common	access:public
cmd_on_shift	vc.h	/^	u8 cmd_on_shift;$/;"	m	struct:omap_vc_common	access:public
cmd_onlp_shift	vc.h	/^	u8 cmd_onlp_shift;$/;"	m	struct:omap_vc_common	access:public
cmd_reg_addr	vc.h	/^	u16 cmd_reg_addr;$/;"	m	struct:omap_vc_channel	access:public
cmd_reg_addr	voltage.h	/^	u16 cmd_reg_addr;$/;"	m	struct:omap_voltdm_pmic	access:public
cmd_ret_shift	vc.h	/^	u8 cmd_ret_shift;$/;"	m	struct:omap_vc_common	access:public
cmdval_reg	vc.h	/^	u8 cmdval_reg;$/;"	m	struct:omap_vc_channel	access:public
col_gpios	plat/keypad.h	/^	unsigned int *col_gpios;$/;"	m	struct:omap_kp_platform_data	access:public
cols	plat/keypad.h	/^	int cols;$/;"	m	struct:omap_kp_platform_data	access:public
common	vc.h	/^	const struct omap_vc_common *common;$/;"	m	struct:omap_vc_channel	typeref:struct:omap_vc_channel::omap_vc_common	access:public
common	vp.h	/^	const struct omap_vp_common *common;$/;"	m	struct:omap_vp_instance	typeref:struct:omap_vp_instance::omap_vp_common	access:public
component	plat/board.h	/^	char component[12];$/;"	m	struct:omap_version_config	access:public
console_speed	plat/board.h	/^	u32 console_speed;$/;"	m	struct:omap_serial_console_config	access:public
console_uart	plat/board.h	/^	u8 console_uart;$/;"	m	struct:omap_serial_console_config	access:public
context	plat/dmtimer.h	/^	struct timer_regs context;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::timer_regs	access:public
context	plat/vrfb.h	/^	u8 context;$/;"	m	struct:vrfb	access:public
context_loss_cnt	plat/omap-serial.h	/^	u32			context_loss_cnt;$/;"	m	struct:uart_omap_port	access:public
context_offs	plat/omap_hwmod.h	/^	u16		context_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
control_reg	plat/clock.h	/^	void __iomem		*control_reg;$/;"	m	struct:dpll_data	access:public
controller_flags	plat/mmc.h	/^	u8 controller_flags;$/;"	m	struct:omap_mmc_platform_data	access:public
cover	plat/mmc.h	/^		unsigned cover:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
cover_only	hsmmc.h	/^	bool	cover_only;	\/* No card detect - just cover switch *\/$/;"	m	struct:omap2_hsmmc_info	access:public
cpu	plat/clkdev_omap.h	/^	u16				cpu;$/;"	m	struct:omap_clk	access:public
cpu_class_is_omap1	plat/cpu.h	372;"	d
cpu_class_is_omap2	plat/cpu.h	374;"	d
cpu_get_freq	plat/dsp.h	/^	unsigned long (*cpu_get_freq) (void);$/;"	m	struct:omap_dsp_platform_data	access:public
cpu_is_omap1510	plat/cpu.h	281;"	d
cpu_is_omap1510	plat/cpu.h	302;"	d
cpu_is_omap1510	plat/cpu.h	304;"	d
cpu_is_omap15xx	plat/cpu.h	145;"	d
cpu_is_omap15xx	plat/cpu.h	175;"	d
cpu_is_omap15xx	plat/cpu.h	176;"	d
cpu_is_omap1610	plat/cpu.h	282;"	d
cpu_is_omap1610	plat/cpu.h	308;"	d
cpu_is_omap1610	plat/cpu.h	313;"	d
cpu_is_omap1611	plat/cpu.h	284;"	d
cpu_is_omap1611	plat/cpu.h	309;"	d
cpu_is_omap1611	plat/cpu.h	314;"	d
cpu_is_omap1621	plat/cpu.h	285;"	d
cpu_is_omap1621	plat/cpu.h	311;"	d
cpu_is_omap1621	plat/cpu.h	316;"	d
cpu_is_omap16xx	plat/cpu.h	146;"	d
cpu_is_omap16xx	plat/cpu.h	179;"	d
cpu_is_omap16xx	plat/cpu.h	180;"	d
cpu_is_omap1710	plat/cpu.h	286;"	d
cpu_is_omap1710	plat/cpu.h	312;"	d
cpu_is_omap1710	plat/cpu.h	317;"	d
cpu_is_omap2420	plat/cpu.h	287;"	d
cpu_is_omap2420	plat/cpu.h	321;"	d
cpu_is_omap2420	plat/cpu.h	325;"	d
cpu_is_omap2422	plat/cpu.h	288;"	d
cpu_is_omap2422	plat/cpu.h	322;"	d
cpu_is_omap2422	plat/cpu.h	326;"	d
cpu_is_omap2423	plat/cpu.h	289;"	d
cpu_is_omap2423	plat/cpu.h	323;"	d
cpu_is_omap2423	plat/cpu.h	327;"	d
cpu_is_omap242x	plat/cpu.h	148;"	d
cpu_is_omap242x	plat/cpu.h	207;"	d
cpu_is_omap242x	plat/cpu.h	208;"	d
cpu_is_omap2430	plat/cpu.h	290;"	d
cpu_is_omap2430	plat/cpu.h	324;"	d
cpu_is_omap2430	plat/cpu.h	328;"	d
cpu_is_omap243x	plat/cpu.h	149;"	d
cpu_is_omap243x	plat/cpu.h	211;"	d
cpu_is_omap243x	plat/cpu.h	212;"	d
cpu_is_omap24xx	plat/cpu.h	147;"	d
cpu_is_omap24xx	plat/cpu.h	203;"	d
cpu_is_omap24xx	plat/cpu.h	204;"	d
cpu_is_omap310	plat/cpu.h	280;"	d
cpu_is_omap310	plat/cpu.h	301;"	d
cpu_is_omap310	plat/cpu.h	303;"	d
cpu_is_omap3430	plat/cpu.h	291;"	d
cpu_is_omap3430	plat/cpu.h	332;"	d
cpu_is_omap3430	plat/cpu.h	337;"	d
cpu_is_omap343x	plat/cpu.h	151;"	d
cpu_is_omap343x	plat/cpu.h	216;"	d
cpu_is_omap343x	plat/cpu.h	218;"	d
cpu_is_omap34xx	plat/cpu.h	150;"	d
cpu_is_omap34xx	plat/cpu.h	215;"	d
cpu_is_omap34xx	plat/cpu.h	217;"	d
cpu_is_omap3630	plat/cpu.h	292;"	d
cpu_is_omap3630	plat/cpu.h	338;"	d
cpu_is_omap3630	plat/cpu.h	339;"	d
cpu_is_omap443x	plat/cpu.h	159;"	d
cpu_is_omap443x	plat/cpu.h	355;"	d
cpu_is_omap443x	plat/cpu.h	359;"	d
cpu_is_omap446x	plat/cpu.h	160;"	d
cpu_is_omap446x	plat/cpu.h	356;"	d
cpu_is_omap446x	plat/cpu.h	360;"	d
cpu_is_omap447x	plat/cpu.h	161;"	d
cpu_is_omap447x	plat/cpu.h	357;"	d
cpu_is_omap447x	plat/cpu.h	361;"	d
cpu_is_omap44xx	plat/cpu.h	158;"	d
cpu_is_omap44xx	plat/cpu.h	354;"	d
cpu_is_omap44xx	plat/cpu.h	358;"	d
cpu_is_omap5912	plat/cpu.h	283;"	d
cpu_is_omap5912	plat/cpu.h	310;"	d
cpu_is_omap5912	plat/cpu.h	315;"	d
cpu_is_omap7xx	plat/cpu.h	144;"	d
cpu_is_omap7xx	plat/cpu.h	167;"	d
cpu_is_omap7xx	plat/cpu.h	168;"	d
cpu_is_omap7xx	plat/cpu.h	171;"	d
cpu_is_omap7xx	plat/cpu.h	172;"	d
cpu_is_ti814x	plat/cpu.h	154;"	d
cpu_is_ti814x	plat/cpu.h	335;"	d
cpu_is_ti814x	plat/cpu.h	342;"	d
cpu_is_ti816x	plat/cpu.h	153;"	d
cpu_is_ti816x	plat/cpu.h	334;"	d
cpu_is_ti816x	plat/cpu.h	341;"	d
cpu_is_ti81xx	plat/cpu.h	152;"	d
cpu_is_ti81xx	plat/cpu.h	333;"	d
cpu_is_ti81xx	plat/cpu.h	340;"	d
cpu_rev	id.c	/^static const char *cpu_rev;$/;"	v	file:
cpu_set_freq	plat/dsp.h	/^	void (*cpu_set_freq) (unsigned long f);$/;"	m	struct:omap_dsp_platform_data	access:public
cr_regs	plat/iommu.h	/^struct cr_regs {$/;"	s
cr_regs::__anon4::__anon5::cam_h	plat/iommu.h	/^			u16 cam_h;$/;"	m	struct:cr_regs::__anon4::__anon5	access:public
cr_regs::__anon4::__anon5::cam_l	plat/iommu.h	/^			u16 cam_l;$/;"	m	struct:cr_regs::__anon4::__anon5	access:public
cr_regs::__anon4::cam	plat/iommu.h	/^		u32 cam;$/;"	m	union:cr_regs::__anon4	access:public
cr_regs::__anon6::__anon7::ram_h	plat/iommu.h	/^			u16 ram_h;$/;"	m	struct:cr_regs::__anon6::__anon7	access:public
cr_regs::__anon6::__anon7::ram_l	plat/iommu.h	/^			u16 ram_l;$/;"	m	struct:cr_regs::__anon6::__anon7	access:public
cr_regs::__anon6::ram	plat/iommu.h	/^		u32 ram;$/;"	m	union:cr_regs::__anon6	access:public
cr_to_e	plat/iommu.h	/^	void (*cr_to_e)(struct cr_regs *cr, struct iotlb_entry *e);$/;"	m	struct:iommu_functions	access:public
cr_to_virt	plat/iommu.h	/^	u32 (*cr_to_virt)(struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
cr_valid	plat/iommu.h	/^	int (*cr_valid)(struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
cs	plat/gpmc-smc91x.h	/^	int	cs;$/;"	m	struct:omap_smc91x_platform_data	access:public
cs	plat/gpmc-smsc911x.h	/^	int	cs;$/;"	m	struct:omap_smsc911x_platform_data	access:public
cs	plat/nand.h	/^	int			cs;$/;"	m	struct:omap_nand_platform_data	access:public
cs	plat/onenand.h	/^	int			cs;$/;"	m	struct:omap_onenand_platform_data	access:public
cs_on	plat/gpmc.h	/^	u16 cs_on;		\/* Assertion time *\/$/;"	m	struct:gpmc_timings	access:public
cs_rd_off	plat/gpmc.h	/^	u16 cs_rd_off;		\/* Read deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
cs_wr_off	plat/gpmc.h	/^	u16 cs_wr_off;		\/* Write deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
ctrl	common.h	/^	void __iomem	*ctrl;           \/* System Control Module *\/$/;"	m	struct:omap_globals	access:public
ctrl	plat/gpio.h	/^	u16 ctrl;$/;"	m	struct:omap_gpio_reg_offs	access:public
ctrl_name	plat/board.h	/^	char ctrl_name[16];$/;"	m	struct:omap_lcd_config	access:public
ctrl_pad	common.h	/^	void __iomem	*ctrl_pad;	\/* PAD Control Module *\/$/;"	m	struct:omap_globals	access:public
ctx	plat/iommu.h	/^	void *ctx; \/* iommu context: registres saved area *\/$/;"	m	struct:omap_iommu	access:public
ctx_loss_count	plat/dmtimer.h	/^	int ctx_loss_count;$/;"	m	struct:omap_dm_timer	access:public
da	plat/iommu.h	/^	u32 da;$/;"	m	struct:iotlb_entry	access:public
da_end	plat/iommu.h	/^	u32 da_end;$/;"	m	struct:iommu_platform_data	access:public
da_end	plat/iommu.h	/^	u32 da_end;$/;"	m	struct:omap_iommu	access:public
da_end	plat/iovmm.h	/^	u32			da_end;$/;"	m	struct:iovm_struct	access:public
da_start	plat/iommu.h	/^	u32 da_start;$/;"	m	struct:iommu_platform_data	access:public
da_start	plat/iommu.h	/^	u32 da_start;$/;"	m	struct:omap_iommu	access:public
da_start	plat/iovmm.h	/^	u32			da_start; \/* area definition *\/$/;"	m	struct:iovm_struct	access:public
data	plat/board.h	/^	const void *data;$/;"	m	struct:omap_board_config_kernel	access:public
data	plat/board.h	/^	u8  data[0];$/;"	m	struct:omap_board_config_entry	access:public
data	plat/dma.h	/^	void *data;$/;"	m	struct:omap_dma_lch	access:public
data_lines	plat/board.h	/^	u8   data_lines;$/;"	m	struct:omap_lcd_config	access:public
data_lines	plat/lcd_mipid.h	/^	int	data_lines;$/;"	m	struct:mipid_platform_data	access:public
data_shift	vc.h	/^	u8 data_shift;$/;"	m	struct:omap_vc_common	access:public
data_type	plat/dma.h	/^	int data_type;		\/* data type 8,16,32 *\/$/;"	m	struct:omap_dma_channel_params	access:public
datain	plat/gpio.h	/^	u16 datain;$/;"	m	struct:omap_gpio_reg_offs	access:public
dataout	plat/gpio.h	/^	u16 dataout;$/;"	m	struct:omap_gpio_reg_offs	access:public
dbck_flag	plat/gpio.h	/^	bool dbck_flag;		\/* dbck required or not - True for OMAP3&4 *\/$/;"	m	struct:omap_gpio_dev_attr	access:public
dbck_flag	plat/gpio.h	/^	bool dbck_flag;		\/* dbck required or not - True for OMAP3&4 *\/$/;"	m	struct:omap_gpio_platform_data	access:public
dbounce	plat/keypad.h	/^	bool dbounce;$/;"	m	struct:omap_kp_platform_data	access:public
dco_mask	plat/clock.h	/^	u32			dco_mask;$/;"	m	struct:dpll_data	access:public
deactivate_func	plat/omap_device.h	/^	int (*deactivate_func)(struct omap_device *od);$/;"	m	struct:omap_device_pm_latency	access:public
deactivate_lat	plat/omap_device.h	/^	u32 deactivate_lat;$/;"	m	struct:omap_device_pm_latency	access:public
deactivate_lat_worst	plat/omap_device.h	/^	u32 deactivate_lat_worst;$/;"	m	struct:omap_device_pm_latency	access:public
debounce	plat/gpio.h	/^	u16 debounce;$/;"	m	struct:omap_gpio_reg_offs	access:public
debounce_en	plat/gpio.h	/^	u16 debounce_en;$/;"	m	struct:omap_gpio_reg_offs	access:public
debounce_falling	plat/gpio-switch.h	/^	u16 debounce_falling;$/;"	m	struct:omap_gpio_switch	access:public
debounce_rising	plat/gpio-switch.h	/^	u16 debounce_rising;$/;"	m	struct:omap_gpio_switch	access:public
debug	plat/mux.h	/^	unsigned char		debug;$/;"	m	struct:pin_config	access:public
debug_card_init	plat/board.h	/^extern int debug_card_init(u32 addr, unsigned gpio);$/;"	p	signature:(u32 addr, unsigned gpio)
debug_irq	omap_l3_noc.h	/^	int debug_irq;$/;"	m	struct:omap4_l3	access:public
debug_irq	omap_l3_smx.h	/^	int debug_irq;$/;"	m	struct:omap3_l3	access:public
default_available	omap_opp_data.h	/^	bool default_available;$/;"	m	struct:omap_opp_def	access:public
default_intensity	plat/board.h	/^	int default_intensity;$/;"	m	struct:omap_backlight_config	access:public
deferred	hsmmc.h	/^	bool	deferred;	\/* mmc needs a deferred probe *\/$/;"	m	struct:omap2_hsmmc_info	access:public
delay	plat/keypad.h	/^	unsigned long delay;$/;"	m	struct:omap_kp_platform_data	access:public
dent	plat/clock.h	/^	struct dentry		*dent;	\/* For visible tree hierarchy *\/$/;"	m	struct:clk	typeref:struct:clk::dentry	access:public
deny_idle	plat/clock.h	/^	void			(*deny_idle)(struct clk *);$/;"	m	struct:clkops	access:public
dep_bit	clockdomain.h	/^	const u8 dep_bit;$/;"	m	struct:clockdomain	access:public
dest_start	plat/irda.h	/^	unsigned long dest_start;$/;"	m	struct:omap_irda_config	access:public
dev	id.c	/^	u8	dev;		\/* Device type from production_id reg *\/$/;"	m	struct:omap_id	file:	access:public
dev	omap_l3_noc.h	/^	struct device *dev;$/;"	m	struct:omap4_l3	typeref:struct:omap4_l3::device	access:public
dev	omap_l3_smx.h	/^	struct device *dev;$/;"	m	struct:omap3_l3	typeref:struct:omap3_l3::device	access:public
dev	plat/iommu.h	/^	struct device	*dev;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::device	access:public
dev	plat/mailbox.h	/^	struct device		*dev;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::device	access:public
dev	plat/mmc.h	/^	struct device *dev;$/;"	m	struct:omap_mmc_platform_data	typeref:struct:omap_mmc_platform_data::device	access:public
dev_attr	plat/omap_hwmod.h	/^	void				*dev_attr;$/;"	m	struct:omap_hwmod	access:public
dev_caps	plat/dma.h	/^	u32 dev_caps;$/;"	m	struct:omap_dma_dev_attr	access:public
dev_id	plat/dma.h	/^	int dev_id;$/;"	m	struct:omap_dma_lch	access:public
dev_id	plat/onenand.h	/^	u16			dev_id;$/;"	m	struct:onenand_freq_info	access:public
dev_name	plat/dma.h	/^	const char *dev_name;$/;"	m	struct:omap_dma_lch	access:public
dev_ready	plat/nand.h	/^	bool			dev_ready;$/;"	m	struct:omap_nand_platform_data	access:public
dev_to_omap_iommu	plat/iommu.h	/^static inline struct omap_iommu *dev_to_omap_iommu(struct device *dev)$/;"	f	signature:(struct device *dev)
dev_wakeup_lat	plat/omap_device.h	/^	u32				dev_wakeup_lat;$/;"	m	struct:omap_device	access:public
device_enable	plat/remoteproc.h	/^	int (*device_enable) (struct platform_device *pdev);$/;"	m	struct:omap_rproc_pdata	access:public
device_shutdown	plat/remoteproc.h	/^	int (*device_shutdown) (struct platform_device *pdev);$/;"	m	struct:omap_rproc_pdata	access:public
devsize	plat/nand.h	/^	int			devsize;$/;"	m	struct:omap_nand_platform_data	access:public
direction	plat/gpio.h	/^	u16 direction;$/;"	m	struct:omap_gpio_reg_offs	access:public
disable	plat/clock.h	/^	void			(*disable)(struct clk *);$/;"	m	struct:clkops	access:public
disable	plat/iommu.h	/^	void (*disable)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
disable_irq	plat/mailbox.h	/^	void		(*disable_irq)(struct omap_mbox *mbox,$/;"	m	struct:omap_mbox_ops	access:public
disable_irq_lch	plat/dma.h	/^	void (*disable_irq_lch)(int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
div	plat/clock.h	/^	u8			div;$/;"	m	struct:clksel_rate	access:public
div1_mask	plat/clock.h	/^	u32			div1_mask;$/;"	m	struct:dpll_data	access:public
dlh	plat/omap-serial.h	/^	unsigned char		dlh;$/;"	m	struct:uart_omap_port	access:public
dll	plat/omap-serial.h	/^	unsigned char		dll;$/;"	m	struct:uart_omap_port	access:public
dll_mode	plat/sdrc.h	/^	u32 dll_mode;		\/* use lock mode = 1, unlock mode = 0 *\/$/;"	m	struct:memory_timings	access:public
dma_attr	plat/dma.h	/^	struct omap_dma_dev_attr *dma_attr;$/;"	m	struct:omap_system_dma_plat_info	typeref:struct:omap_system_dma_plat_info::omap_dma_dev_attr	access:public
dma_channel	plat/onenand.h	/^	int			dma_channel;$/;"	m	struct:omap_onenand_platform_data	access:public
dma_enabled	plat/omap-serial.h	/^	bool			dma_enabled;	\/* To specify DMA Mode *\/$/;"	m	struct:omap_uart_port_info	access:public
dma_read	plat/dma.h	/^	u32 (*dma_read)(int reg, int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
dma_req	plat/omap_hwmod.h	/^	s16		dma_req;$/;"	m	struct:omap_hwmod_dma_info	access:public
dma_rx_buf_size	plat/omap-serial.h	/^	unsigned int		dma_rx_buf_size;$/;"	m	struct:omap_uart_port_info	access:public
dma_rx_poll_rate	plat/omap-serial.h	/^	unsigned int		dma_rx_poll_rate;$/;"	m	struct:omap_uart_port_info	access:public
dma_rx_timeout	plat/omap-serial.h	/^	unsigned int		dma_rx_timeout;$/;"	m	struct:omap_uart_port_info	access:public
dma_write	plat/dma.h	/^	void (*dma_write)(u32 val, int reg, int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
dmadisable_shift	plat/omap_hwmod.h	/^	u8 dmadisable_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
dmtimer_platform_data	plat/dmtimer.h	/^struct dmtimer_platform_data {$/;"	s
dmtimer_platform_data::set_timer_src	plat/dmtimer.h	/^	int (*set_timer_src)(struct platform_device *pdev, int source);$/;"	m	struct:dmtimer_platform_data	access:public
dmtimer_platform_data::timer_capability	plat/dmtimer.h	/^	u32 timer_capability;$/;"	m	struct:dmtimer_platform_data	access:public
domain	plat/iommu.h	/^	struct iommu_domain *domain;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::iommu_domain	access:public
dpll_data	plat/clock.h	/^	struct dpll_data	*dpll_data;$/;"	m	struct:clk	typeref:struct:clk::dpll_data	access:public
dpll_data	plat/clock.h	/^struct dpll_data {$/;"	s
dpll_data::auto_recal_bit	plat/clock.h	/^	u8			auto_recal_bit;$/;"	m	struct:dpll_data	access:public
dpll_data::autoidle_mask	plat/clock.h	/^	u32			autoidle_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::autoidle_reg	plat/clock.h	/^	void __iomem		*autoidle_reg;$/;"	m	struct:dpll_data	access:public
dpll_data::clk_bypass	plat/clock.h	/^	struct clk		*clk_bypass;$/;"	m	struct:dpll_data	typeref:struct:dpll_data::clk	access:public
dpll_data::clk_ref	plat/clock.h	/^	struct clk		*clk_ref;$/;"	m	struct:dpll_data	typeref:struct:dpll_data::clk	access:public
dpll_data::control_reg	plat/clock.h	/^	void __iomem		*control_reg;$/;"	m	struct:dpll_data	access:public
dpll_data::dco_mask	plat/clock.h	/^	u32			dco_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::div1_mask	plat/clock.h	/^	u32			div1_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::enable_mask	plat/clock.h	/^	u32			enable_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::flags	plat/clock.h	/^	u8			flags;$/;"	m	struct:dpll_data	access:public
dpll_data::freqsel_mask	plat/clock.h	/^	u32			freqsel_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::idlest_mask	plat/clock.h	/^	u32			idlest_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::idlest_reg	plat/clock.h	/^	void __iomem		*idlest_reg;$/;"	m	struct:dpll_data	access:public
dpll_data::last_rounded_m	plat/clock.h	/^	u16			last_rounded_m;$/;"	m	struct:dpll_data	access:public
dpll_data::last_rounded_n	plat/clock.h	/^	u8			last_rounded_n;$/;"	m	struct:dpll_data	access:public
dpll_data::last_rounded_rate	plat/clock.h	/^	unsigned long		last_rounded_rate;$/;"	m	struct:dpll_data	access:public
dpll_data::max_divider	plat/clock.h	/^	u16			max_divider;$/;"	m	struct:dpll_data	access:public
dpll_data::max_multiplier	plat/clock.h	/^	u16			max_multiplier;$/;"	m	struct:dpll_data	access:public
dpll_data::min_divider	plat/clock.h	/^	u8			min_divider;$/;"	m	struct:dpll_data	access:public
dpll_data::modes	plat/clock.h	/^	u8			modes;$/;"	m	struct:dpll_data	access:public
dpll_data::mult_div1_reg	plat/clock.h	/^	void __iomem		*mult_div1_reg;$/;"	m	struct:dpll_data	access:public
dpll_data::mult_mask	plat/clock.h	/^	u32			mult_mask;$/;"	m	struct:dpll_data	access:public
dpll_data::recal_en_bit	plat/clock.h	/^	u8			recal_en_bit;$/;"	m	struct:dpll_data	access:public
dpll_data::recal_st_bit	plat/clock.h	/^	u8			recal_st_bit;$/;"	m	struct:dpll_data	access:public
dpll_data::sddiv_mask	plat/clock.h	/^	u32			sddiv_mask;$/;"	m	struct:dpll_data	access:public
dpll_speed	opp2xxx.h	/^	unsigned long dpll_speed;	\/* dpll: out*xtal*M\/(N-1)table_recalc *\/$/;"	m	struct:prcm_config	access:public
dsp_cm_read	plat/dsp.h	/^	u32 (*dsp_cm_read)(s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_cm_rmw_bits	plat/dsp.h	/^	u32 (*dsp_cm_rmw_bits)(u32, u32, s16, s16);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_cm_write	plat/dsp.h	/^	void (*dsp_cm_write)(u32, s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_get_opp	plat/dsp.h	/^	u8 (*dsp_get_opp) (void);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_prm_read	plat/dsp.h	/^	u32 (*dsp_prm_read)(s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_prm_rmw_bits	plat/dsp.h	/^	u32 (*dsp_prm_rmw_bits)(u32, u32, s16, s16);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_prm_write	plat/dsp.h	/^	void (*dsp_prm_write)(u32, s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
dsp_set_min_opp	plat/dsp.h	/^	void (*dsp_set_min_opp) (u8 opp_id);$/;"	m	struct:omap_dsp_platform_data	access:public
dst_amode	plat/dma.h	/^	int dst_amode;		\/* constant, post increment, indexed,$/;"	m	struct:omap_dma_channel_params	access:public
dst_ei	plat/dma.h	/^	int dst_ei;		\/* source element index *\/$/;"	m	struct:omap_dma_channel_params	access:public
dst_fi	plat/dma.h	/^	int dst_fi;		\/* source frame index *\/$/;"	m	struct:omap_dma_channel_params	access:public
dst_port	plat/dma.h	/^	int dst_port;		\/* Only on OMAP1 REVISIT: Is this needed? *\/$/;"	m	struct:omap_dma_channel_params	access:public
dst_start	plat/dma.h	/^	unsigned long dst_start;	\/* source address : physical *\/$/;"	m	struct:omap_dma_channel_params	access:public
dump_cr	plat/iommu.h	/^	ssize_t (*dump_cr)(struct omap_iommu *obj, struct cr_regs *cr,$/;"	m	struct:iommu_functions	access:public
dump_ctx	plat/iommu.h	/^	ssize_t (*dump_ctx)(struct omap_iommu *obj, char *buf, ssize_t len);$/;"	m	struct:iommu_functions	access:public
ecc_opt	plat/nand.h	/^	enum omap_ecc           ecc_opt;$/;"	m	struct:omap_nand_platform_data	typeref:enum:omap_nand_platform_data::omap_ecc	access:public
edgectrl1	plat/gpio.h	/^	u16 edgectrl1;$/;"	m	struct:omap_gpio_reg_offs	access:public
edgectrl2	plat/gpio.h	/^	u16 edgectrl2;$/;"	m	struct:omap_gpio_reg_offs	access:public
efr	plat/omap-serial.h	/^	unsigned char		efr;$/;"	m	struct:uart_omap_port	access:public
ehci_data	plat/usb.h	/^	struct ehci_hcd_omap_platform_data	*ehci_data;$/;"	m	struct:usbhs_omap_platform_data	typeref:struct:usbhs_omap_platform_data::ehci_hcd_omap_platform_data	access:public
ehci_hcd_omap_platform_data	plat/usb.h	/^struct ehci_hcd_omap_platform_data {$/;"	s
ehci_hcd_omap_platform_data::phy_reset	plat/usb.h	/^	unsigned			phy_reset:1;$/;"	m	struct:ehci_hcd_omap_platform_data	access:public
ehci_hcd_omap_platform_data::port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode	port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:ehci_hcd_omap_platform_data	typeref:enum:ehci_hcd_omap_platform_data::usbhs_omap_port_mode	access:public
ehci_hcd_omap_platform_data::regulator	plat/usb.h	/^	struct regulator		*regulator[OMAP3_HS_USB_PORTS];$/;"	m	struct:ehci_hcd_omap_platform_data	typeref:struct:ehci_hcd_omap_platform_data::regulator	access:public
ehci_hcd_omap_platform_data::reset_gpio_port	plat/usb.h	/^	int				reset_gpio_port[OMAP3_HS_USB_PORTS];$/;"	m	struct:ehci_hcd_omap_platform_data	access:public
elem_count	plat/dma.h	/^	int elem_count;		\/* number of elements in a frame *\/$/;"	m	struct:omap_dma_channel_params	access:public
elsz	plat/iommu.h	/^			u32 endian, elsz, mixed;$/;"	m	struct:iotlb_entry::__anon2::__anon3	access:public
enable	mux.h	/^	u16				enable;$/;"	m	struct:omap_device_pad	access:public
enable	plat/board.h	/^	unsigned enable:1;$/;"	m	struct:omap_sti_console_config	access:public
enable	plat/clock.h	/^	int			(*enable)(struct clk *);$/;"	m	struct:clkops	access:public
enable	plat/iommu.h	/^	int (*enable)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
enable_bit	plat/clock.h	/^	u8			enable_bit;$/;"	m	struct:clk	access:public
enable_irq	plat/mailbox.h	/^	void		(*enable_irq)(struct omap_mbox *mbox,$/;"	m	struct:omap_mbox_ops	access:public
enable_mask	plat/clock.h	/^	u32			enable_mask;$/;"	m	struct:dpll_data	access:public
enable_off_mode	pm.h	60;"	d
enable_omap3630_toggle_l2_on_restore	pm.h	/^extern void enable_omap3630_toggle_l2_on_restore(void);$/;"	p	signature:(void)
enable_omap3630_toggle_l2_on_restore	pm.h	/^static inline void enable_omap3630_toggle_l2_on_restore(void) { }$/;"	f	signature:(void)
enable_reg	plat/clock.h	/^	void __iomem		*enable_reg;$/;"	m	struct:clk	access:public
enable_st_clock	plat/mcbsp.h	/^	int (*enable_st_clock)(unsigned int, bool);$/;"	m	struct:omap_mcbsp_platform_data	access:public
enable_wakeup	plat/omap-serial.h	/^	void (*enable_wakeup)(struct platform_device *, bool);$/;"	m	struct:omap_uart_port_info	access:public
enabled	plat/omap_hwmod.h	/^	bool				enabled;$/;"	m	struct:omap_hwmod_mux_info	access:public
enabled	vp.h	/^	bool enabled;$/;"	m	struct:omap_vp_instance	access:public
enabled_irqs	plat/dma.h	/^	u16 enabled_irqs;$/;"	m	struct:omap_dma_lch	access:public
enabled_uarts	plat/board.h	/^	unsigned int enabled_uarts;$/;"	m	struct:omap_uart_config	access:public
end_type	plat/dma.h	/^enum end_type {$/;"	g
endian	plat/iommu.h	/^			u32 endian, elsz, mixed;$/;"	m	struct:iotlb_entry::__anon2::__anon3	access:public
enwkup_shift	plat/omap_hwmod.h	/^	u8 enwkup_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
errata	plat/dma.h	/^	u32 errata;$/;"	m	struct:omap_system_dma_plat_info	access:public
errata	plat/omap-serial.h	/^	u32			errata;$/;"	m	struct:uart_omap_port	access:public
es2_compatibility	plat/usb.h	/^	unsigned			es2_compatibility:1;$/;"	m	struct:ohci_hcd_omap_platform_data	access:public
es2_compatibility	plat/usb.h	/^	unsigned			es2_compatibility:1;$/;"	m	struct:usbhs_omap_board_data	access:public
ext_clock	hsmmc.h	/^	bool	ext_clock;	\/* use external pin for input clock *\/$/;"	m	struct:omap2_hsmmc_info	access:public
extvbus	plat/usb.h	/^	unsigned extvbus:1;$/;"	m	struct:omap_musb_board_data	access:public
fallingdetect	plat/gpio.h	/^	u16 fallingdetect;$/;"	m	struct:omap_gpio_reg_offs	access:public
fast_dll_ctrl	plat/sdrc.h	/^	u32 fast_dll_ctrl;	\/* unlock mode, dll value for fast speed *\/$/;"	m	struct:memory_timings	access:public
fault_isr	plat/iommu.h	/^	u32 (*fault_isr)(struct omap_iommu *obj, u32 *ra);$/;"	m	struct:iommu_functions	access:public
fclk	plat/dmtimer.h	/^	struct clk *fclk;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::clk	access:public
fcr	plat/omap-serial.h	/^	unsigned char		fcr;$/;"	m	struct:uart_omap_port	access:public
features	plat/mmc.h	/^		unsigned features;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
fifo	plat/mailbox.h	/^	struct kfifo		fifo;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::kfifo	access:public
fifo_depth	plat/i2c.h	/^	u8	fifo_depth;$/;"	m	struct:omap_i2c_dev_attr	access:public
fifo_empty	plat/mailbox.h	/^	int		(*fifo_empty)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
fifo_full	plat/mailbox.h	/^	int		(*fifo_full)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
fifo_read	plat/mailbox.h	/^	mbox_msg_t	(*fifo_read)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
fifo_write	plat/mailbox.h	/^	void		(*fifo_write)(struct omap_mbox *mbox, mbox_msg_t msg);$/;"	m	struct:omap_mbox_ops	access:public
find_companion	plat/clock.h	/^	void			(*find_companion)(struct clk *, void __iomem **,$/;"	m	struct:clkops	access:public
find_idlest	plat/clock.h	/^	void			(*find_idlest)(struct clk *, void __iomem **,$/;"	m	struct:clkops	access:public
firmware	plat/remoteproc.h	/^	const char *firmware;$/;"	m	struct:omap_rproc_pdata	access:public
fixed_div	plat/clock.h	/^	u8			fixed_div;$/;"	m	struct:clk	access:public
flags	clockdomain.h	/^	const u8 flags;$/;"	m	struct:clockdomain	access:public
flags	mux.h	/^	u32			flags;$/;"	m	struct:omap_board_data	access:public
flags	mux.h	/^	u32			flags;$/;"	m	struct:omap_mux_partition	access:public
flags	mux.h	/^	u8				flags;$/;"	m	struct:omap_device_pad	access:public
flags	opp2xxx.h	/^	unsigned short flags;$/;"	m	struct:prcm_config	access:public
flags	plat/clock.h	/^	u16			flags;$/;"	m	struct:clksel_rate	access:public
flags	plat/clock.h	/^	u8			flags;$/;"	m	struct:clk	access:public
flags	plat/clock.h	/^	u8			flags;$/;"	m	struct:dpll_data	access:public
flags	plat/dma.h	/^	long flags;$/;"	m	struct:omap_dma_lch	access:public
flags	plat/gpio-switch.h	/^	unsigned flags:4;$/;"	m	struct:omap_gpio_switch	access:public
flags	plat/gpmc-smc91x.h	/^	u32	flags;$/;"	m	struct:omap_smc91x_platform_data	access:public
flags	plat/gpmc-smsc911x.h	/^	u32	flags;$/;"	m	struct:omap_smsc911x_platform_data	access:public
flags	plat/i2c.h	/^	u32	flags;$/;"	m	struct:omap_i2c_dev_attr	access:public
flags	plat/iovmm.h	/^	u32			flags; \/* IOVMF_: see below *\/$/;"	m	struct:iovm_struct	access:public
flags	plat/mmc.h	/^	u8 flags;$/;"	m	struct:omap_mmc_dev_attr	access:public
flags	plat/omap-serial.h	/^	upf_t			flags;		\/* UPF_* flags *\/$/;"	m	struct:omap_uart_port_info	access:public
flags	plat/omap_device.h	/^	u32 flags;$/;"	m	struct:omap_device_pm_latency	access:public
flags	plat/omap_device.h	/^	u8                              flags;$/;"	m	struct:omap_device	access:public
flags	plat/omap_hwmod.h	/^	u16				flags;$/;"	m	struct:omap_hwmod	access:public
flags	plat/omap_hwmod.h	/^	u8				flags;$/;"	m	struct:omap_hwmod_ocp_if	access:public
flags	plat/omap_hwmod.h	/^	u8 flags;$/;"	m	struct:omap_hwmod_addr_space	access:public
flags	plat/omap_hwmod.h	/^	u8 flags;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
flags	plat/onenand.h	/^	u8			flags;$/;"	m	struct:omap_onenand_platform_data	access:public
flags	powerdomain.h	/^	const u8 flags;$/;"	m	struct:powerdomain	access:public
flags	vc.h	/^	u8 flags;$/;"	m	struct:omap_vc_channel	access:public
flash_partitions	board-flash.h	/^struct flash_partitions {$/;"	s
flash_partitions::nr_parts	board-flash.h	/^	int nr_parts;$/;"	m	struct:flash_partitions	access:public
flash_partitions::parts	board-flash.h	/^	struct mtd_partition *parts;$/;"	m	struct:flash_partitions	typeref:struct:flash_partitions::mtd_partition	access:public
flush	plat/uncompress.h	/^static inline void flush(void)$/;"	f	signature:(void)
followparent_recalc	plat/clock.h	/^extern unsigned long followparent_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
fpga_read	plat/fpga.h	24;"	d
fpga_rev	plat/fpga.h	/^	u16		fpga_rev;$/;"	m	struct:h2p2_dbg_fpga	access:public
fpga_write	plat/fpga.h	25;"	d
frame_count	plat/dma.h	/^	int frame_count;	\/* number of frames in a element *\/$/;"	m	struct:omap_dma_channel_params	access:public
free	plat/mcbsp.h	/^	void (*free)(unsigned int);$/;"	m	struct:omap_mcbsp_ops	access:public
freq	omap_opp_data.h	/^	unsigned long freq;$/;"	m	struct:omap_opp_def	access:public
freqsel_mask	plat/clock.h	/^	u32			freqsel_mask;$/;"	m	struct:dpll_data	access:public
full	plat/mailbox.h	/^	bool full;$/;"	m	struct:omap_mbox_queue	access:public
func_base	plat/dmtimer.h	/^	void __iomem	*func_base;	\/* function register base *\/$/;"	m	struct:omap_dm_timer	access:public
fw	plat/omap_hwmod.h	/^	}				fw;$/;"	m	struct:omap_hwmod_ocp_if	typeref:union:omap_hwmod_ocp_if::__anon9	access:public
get_bklight_level	plat/lcd_mipid.h	/^	int	(*get_bklight_level)(struct mipid_platform_data *pdata);$/;"	m	struct:mipid_platform_data	access:public
get_bklight_max	plat/lcd_mipid.h	/^	int	(*get_bklight_max)(struct mipid_platform_data *pdata);$/;"	m	struct:mipid_platform_data	access:public
get_context_loss_count	plat/gpio.h	/^	int (*get_context_loss_count)(struct device *dev);$/;"	m	struct:omap_gpio_platform_data	access:public
get_context_loss_count	plat/mmc.h	/^	int (*get_context_loss_count)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
get_context_loss_count	plat/omap-serial.h	/^	int (*get_context_loss_count)(struct device *);$/;"	m	struct:omap_uart_port_info	access:public
get_cover_state	plat/mmc.h	/^		int (*get_cover_state)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
get_freq	plat/onenand.h	/^	int		(*get_freq)(const struct onenand_freq_info *freq_info,$/;"	m	struct:omap_onenand_platform_data	access:public
get_omap3_evm_rev	plat/board.h	/^u8 get_omap3_evm_rev(void);$/;"	p	signature:(void)
get_omap3_evm_rev	plat/board.h	136;"	d
get_pte_attr	plat/iommu.h	/^	u32 (*get_pte_attr)(struct iotlb_entry *e);$/;"	m	struct:iommu_functions	access:public
get_ro	plat/mmc.h	/^		int (*get_ro)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
gic_init_irq	common.h	/^extern void __init gic_init_irq(void);$/;"	p	signature:(void)
gpio	mux.h	/^	u16	gpio;$/;"	m	struct:omap_mux	access:public
gpio	plat/gpio-switch.h	/^	s16 gpio;$/;"	m	struct:omap_gpio_switch	access:public
gpio	plat/led.h	/^	s16			gpio;$/;"	m	struct:omap_led_config	access:public
gpio_cd	hsmmc.h	/^	int	gpio_cd;	\/* or -EINVAL *\/$/;"	m	struct:omap2_hsmmc_info	access:public
gpio_irq	plat/gpmc-smc91x.h	/^	int	gpio_irq;$/;"	m	struct:omap_smc91x_platform_data	access:public
gpio_irq	plat/gpmc-smsc911x.h	/^	int	gpio_irq;$/;"	m	struct:omap_smsc911x_platform_data	access:public
gpio_irq	plat/onenand.h	/^	int			gpio_irq;$/;"	m	struct:omap_onenand_platform_data	access:public
gpio_led_info	board-panda.c	/^static struct gpio_led_platform_data gpio_led_info = {$/;"	v	typeref:struct:gpio_led_platform_data	file:
gpio_leds	board-panda.c	/^static struct gpio_led gpio_leds[] = {$/;"	v	typeref:struct:gpio_led	file:
gpio_outputs	plat/fpga.h	/^	u16		gpio_outputs;$/;"	m	struct:h2p2_dbg_fpga	access:public
gpio_pwrdwn	plat/gpmc-smc91x.h	/^	int	gpio_pwrdwn;$/;"	m	struct:omap_smc91x_platform_data	access:public
gpio_reset	plat/gpmc-smc91x.h	/^	int	gpio_reset;$/;"	m	struct:omap_smc91x_platform_data	access:public
gpio_reset	plat/gpmc-smsc911x.h	/^	int	gpio_reset;$/;"	m	struct:omap_smsc911x_platform_data	access:public
gpio_wp	hsmmc.h	/^	int	gpio_wp;	\/* or -EINVAL *\/$/;"	m	struct:omap2_hsmmc_info	access:public
gpio_wp	plat/mmc.h	/^		int gpio_wp;			\/* gpio (write protect) *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
gpmc_calculate_ecc	plat/gpmc.h	/^int gpmc_calculate_ecc(int cs, const u_char *dat, u_char *ecc_code);$/;"	p	signature:(int cs, const u_char *dat, u_char *ecc_code)
gpmc_calculate_ecc_bch4	plat/gpmc.h	/^int gpmc_calculate_ecc_bch4(int cs, const u_char *dat, u_char *ecc);$/;"	p	signature:(int cs, const u_char *dat, u_char *ecc)
gpmc_calculate_ecc_bch8	plat/gpmc.h	/^int gpmc_calculate_ecc_bch8(int cs, const u_char *dat, u_char *ecc);$/;"	p	signature:(int cs, const u_char *dat, u_char *ecc)
gpmc_cs_calc_divider	plat/gpmc.h	/^extern int gpmc_cs_calc_divider(int cs, unsigned int sync_clk);$/;"	p	signature:(int cs, unsigned int sync_clk)
gpmc_cs_configure	plat/gpmc.h	/^extern int gpmc_cs_configure(int cs, int cmd, int wval);$/;"	p	signature:(int cs, int cmd, int wval)
gpmc_cs_free	plat/gpmc.h	/^extern void gpmc_cs_free(int cs);$/;"	p	signature:(int cs)
gpmc_cs_read_reg	plat/gpmc.h	/^extern u32 gpmc_cs_read_reg(int cs, int idx);$/;"	p	signature:(int cs, int idx)
gpmc_cs_request	plat/gpmc.h	/^extern int gpmc_cs_request(int cs, unsigned long size, unsigned long *base);$/;"	p	signature:(int cs, unsigned long size, unsigned long *base)
gpmc_cs_reserved	plat/gpmc.h	/^extern int gpmc_cs_reserved(int cs);$/;"	p	signature:(int cs)
gpmc_cs_set_reserved	plat/gpmc.h	/^extern int gpmc_cs_set_reserved(int cs, int reserved);$/;"	p	signature:(int cs, int reserved)
gpmc_cs_set_timings	plat/gpmc.h	/^extern int gpmc_cs_set_timings(int cs, const struct gpmc_timings *t);$/;"	p	signature:(int cs, const struct gpmc_timings *t)
gpmc_cs_write_reg	plat/gpmc.h	/^extern void gpmc_cs_write_reg(int cs, int idx, u32 val);$/;"	p	signature:(int cs, int idx, u32 val)
gpmc_enable_hwecc	plat/gpmc.h	/^int gpmc_enable_hwecc(int cs, int mode, int dev_width, int ecc_size);$/;"	p	signature:(int cs, int mode, int dev_width, int ecc_size)
gpmc_enable_hwecc_bch	plat/gpmc.h	/^int gpmc_enable_hwecc_bch(int cs, int mode, int dev_width, int nsectors,$/;"	p	signature:(int cs, int mode, int dev_width, int nsectors, int nerrors)
gpmc_get_fclk_period	plat/gpmc.h	/^extern unsigned long gpmc_get_fclk_period(void);$/;"	p	signature:(void)
gpmc_init_hwecc_bch	plat/gpmc.h	/^int gpmc_init_hwecc_bch(int cs, int nsectors, int nerrors);$/;"	p	signature:(int cs, int nsectors, int nerrors)
gpmc_irq	plat/nand.h	/^	int			gpmc_irq;$/;"	m	struct:omap_nand_platform_data	access:public
gpmc_nand_init	plat/nand.h	/^extern int gpmc_nand_init(struct omap_nand_platform_data *d);$/;"	p	signature:(struct omap_nand_platform_data *d)
gpmc_nand_init	plat/nand.h	/^static inline int gpmc_nand_init(struct omap_nand_platform_data *d)$/;"	f	signature:(struct omap_nand_platform_data *d)
gpmc_nand_read	plat/gpmc.h	/^extern int gpmc_nand_read(int cs, int cmd);$/;"	p	signature:(int cs, int cmd)
gpmc_nand_write	plat/gpmc.h	/^extern int gpmc_nand_write(int cs, int cmd, int wval);$/;"	p	signature:(int cs, int cmd, int wval)
gpmc_ns_to_ticks	plat/gpmc.h	/^extern unsigned int gpmc_ns_to_ticks(unsigned int time_ns);$/;"	p	signature:(unsigned int time_ns)
gpmc_onenand_init	plat/onenand.h	/^extern void gpmc_onenand_init(struct omap_onenand_platform_data *d);$/;"	p	signature:(struct omap_onenand_platform_data *d)
gpmc_onenand_init	plat/onenand.h	/^static inline void gpmc_onenand_init(struct omap_onenand_platform_data *d)$/;"	f	signature:(struct omap_onenand_platform_data *d)
gpmc_prefetch_enable	plat/gpmc.h	/^extern int gpmc_prefetch_enable(int cs, int fifo_th, int dma_mode,$/;"	p	signature:(int cs, int fifo_th, int dma_mode, unsigned int u32_count, int is_write)
gpmc_prefetch_reset	plat/gpmc.h	/^extern int gpmc_prefetch_reset(int cs);$/;"	p	signature:(int cs)
gpmc_ps_to_ticks	plat/gpmc.h	/^extern unsigned int gpmc_ps_to_ticks(unsigned int time_ps);$/;"	p	signature:(unsigned int time_ps)
gpmc_read_status	plat/gpmc.h	/^extern int gpmc_read_status(int cmd);$/;"	p	signature:(int cmd)
gpmc_round_ns_to_ticks	plat/gpmc.h	/^extern unsigned int gpmc_round_ns_to_ticks(unsigned int time_ns);$/;"	p	signature:(unsigned int time_ns)
gpmc_smc91x_init	plat/gpmc-smc91x.h	/^extern void gpmc_smc91x_init(struct omap_smc91x_platform_data *d);$/;"	p	signature:(struct omap_smc91x_platform_data *d)
gpmc_smc91x_init	plat/gpmc-smc91x.h	/^static inline void gpmc_smc91x_init(struct omap_smc91x_platform_data *d)$/;"	f	signature:(struct omap_smc91x_platform_data *d)
gpmc_smsc911x_init	plat/gpmc-smsc911x.h	/^extern void gpmc_smsc911x_init(struct omap_smsc911x_platform_data *d);$/;"	p	signature:(struct omap_smsc911x_platform_data *d)
gpmc_smsc911x_init	plat/gpmc-smsc911x.h	/^static inline void gpmc_smsc911x_init(struct omap_smsc911x_platform_data *d)$/;"	f	signature:(struct omap_smsc911x_platform_data *d)
gpmc_t	plat/nand.h	/^	struct gpmc_timings	*gpmc_t;$/;"	m	struct:omap_nand_platform_data	typeref:struct:omap_nand_platform_data::gpmc_timings	access:public
gpmc_ticks_to_ns	plat/gpmc.h	/^extern unsigned int gpmc_ticks_to_ns(unsigned int ticks);$/;"	p	signature:(unsigned int ticks)
gpmc_timings	plat/gpmc.h	/^struct gpmc_timings {$/;"	s
gpmc_timings::access	plat/gpmc.h	/^	u16 access;		\/* Start-cycle to first data valid delay *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::adv_on	plat/gpmc.h	/^	u16 adv_on;		\/* Assertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::adv_rd_off	plat/gpmc.h	/^	u16 adv_rd_off;		\/* Read deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::adv_wr_off	plat/gpmc.h	/^	u16 adv_wr_off;		\/* Write deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::cs_on	plat/gpmc.h	/^	u16 cs_on;		\/* Assertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::cs_rd_off	plat/gpmc.h	/^	u16 cs_rd_off;		\/* Read deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::cs_wr_off	plat/gpmc.h	/^	u16 cs_wr_off;		\/* Write deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::oe_off	plat/gpmc.h	/^	u16 oe_off;		\/* OE deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::oe_on	plat/gpmc.h	/^	u16 oe_on;		\/* OE assertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::page_burst_access	plat/gpmc.h	/^	u16 page_burst_access;	\/* Multiple access word delay *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::rd_cycle	plat/gpmc.h	/^	u16 rd_cycle;		\/* Total read cycle time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::sync_clk	plat/gpmc.h	/^	u32 sync_clk;$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::we_off	plat/gpmc.h	/^	u16 we_off;		\/* WE deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::we_on	plat/gpmc.h	/^	u16 we_on;		\/* WE assertion time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::wr_access	plat/gpmc.h	/^	u16 wr_access;		\/* WRACCESSTIME *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::wr_cycle	plat/gpmc.h	/^	u16 wr_cycle;		\/* Total write cycle time *\/$/;"	m	struct:gpmc_timings	access:public
gpmc_timings::wr_data_mux_bus	plat/gpmc.h	/^	u16 wr_data_mux_bus;	\/* WRDATAONADMUXBUS *\/$/;"	m	struct:gpmc_timings	access:public
h2p2_dbg_fpga	plat/fpga.h	/^struct h2p2_dbg_fpga {$/;"	s
h2p2_dbg_fpga::board_rev	plat/fpga.h	/^	u16		board_rev;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::fpga_rev	plat/fpga.h	/^	u16		fpga_rev;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::gpio_outputs	plat/fpga.h	/^	u16		gpio_outputs;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::lan_reset	plat/fpga.h	/^	u16		lan_reset;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::lan_status	plat/fpga.h	/^	u16		lan_status;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::leds	plat/fpga.h	/^	u16		leds;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::misc_inputs	plat/fpga.h	/^	u16		misc_inputs;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::ps2_ctrl	plat/fpga.h	/^	u16		ps2_ctrl;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::ps2_data	plat/fpga.h	/^	u16		ps2_data;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::reserved0	plat/fpga.h	/^	u16		reserved0;$/;"	m	struct:h2p2_dbg_fpga	access:public
h2p2_dbg_fpga::smc91x	plat/fpga.h	/^	u16		smc91x[8];$/;"	m	struct:h2p2_dbg_fpga	access:public
h8mbx00u0mer0em_sdrc_params	sdram-hynix-h8mbx00u0mer-0em.h	/^static struct omap_sdrc_params h8mbx00u0mer0em_sdrc_params[] = {$/;"	v	typeref:struct:omap_sdrc_params
has_ccr	plat/mcbsp.h	/^	bool has_ccr; \/* Transceiver has configuration control registers *\/$/;"	m	struct:omap_mcbsp_platform_data	access:public
has_framedonetv_irq	display.h	/^	bool	has_framedonetv_irq;$/;"	m	struct:omap_dss_dispc_dev_attr	access:public
has_wakeup	plat/mcbsp.h	/^	bool has_wakeup; \/* Wakeup capability *\/$/;"	m	struct:omap_mcbsp_platform_data	access:public
hawkeye	id.c	/^	u16	hawkeye;	\/* Silicon type (Hawkeye id) *\/$/;"	m	struct:omap_id	file:	access:public
hwmod_name	omap_opp_data.h	/^	char *hwmod_name;$/;"	m	struct:omap_opp_def	access:public
hwmods	plat/omap_device.h	/^	struct omap_hwmod		**hwmods;$/;"	m	struct:omap_device	typeref:struct:omap_device::omap_hwmod	access:public
hwmods_cnt	plat/omap_device.h	/^	u8				hwmods_cnt;$/;"	m	struct:omap_device	access:public
hwmods_cnt	plat/omap_hwmod.h	/^	u8				hwmods_cnt;$/;"	m	struct:omap_hwmod	access:public
hyb18m512160af6_sdrc_params	sdram-qimonda-hyb18m512160af-6.h	/^static struct omap_sdrc_params hyb18m512160af6_sdrc_params[] = {$/;"	v	typeref:struct:omap_sdrc_params
i2c_cfg_hsen_mask	vc.h	/^	u8 i2c_cfg_hsen_mask;$/;"	m	struct:omap_vc_common	access:public
i2c_cfg_reg	vc.h	/^	u8 i2c_cfg_reg;$/;"	m	struct:omap_vc_common	access:public
i2c_high_speed	vc.h	/^	bool i2c_high_speed;$/;"	m	struct:omap_vc_channel	access:public
i2c_high_speed	voltage.h	/^	bool i2c_high_speed;$/;"	m	struct:omap_voltdm_pmic	access:public
i2c_mcode	voltage.h	/^	u8 i2c_mcode;$/;"	m	struct:omap_voltdm_pmic	access:public
i2c_mcode_mask	vc.h	/^	u8 i2c_mcode_mask;$/;"	m	struct:omap_vc_common	access:public
i2c_slave_addr	vc.h	/^	u16 i2c_slave_addr;$/;"	m	struct:omap_vc_channel	access:public
i2c_slave_addr	voltage.h	/^	u16 i2c_slave_addr;$/;"	m	struct:omap_voltdm_pmic	access:public
ick	omap_l3_noc.h	/^	struct clk *ick;$/;"	m	struct:omap4_l3	typeref:struct:omap4_l3::clk	access:public
ick	omap_l3_smx.h	/^	struct clk *ick;$/;"	m	struct:omap3_l3	typeref:struct:omap3_l3::clk	access:public
id	mux.h	/^	int			id;$/;"	m	struct:omap_board_data	access:public
id	omap_l3_noc.h	/^	u32 id;$/;"	m	struct:l3_masters_data	access:public
id	plat/dmtimer.h	/^	int id;$/;"	m	struct:omap_dm_timer	access:public
id	plat/gpmc-smsc911x.h	/^	int	id;$/;"	m	struct:omap_smsc911x_platform_data	access:public
id	vp.h	/^	u8 id;$/;"	m	struct:omap_vp_instance	access:public
id_0	mach/id.h	/^	u32 id_0;$/;"	m	struct:omap_die_id	access:public
id_1	mach/id.h	/^	u32 id_1;$/;"	m	struct:omap_die_id	access:public
id_2	mach/id.h	/^	u32 id_2;$/;"	m	struct:omap_die_id	access:public
id_3	mach/id.h	/^	u32 id_3;$/;"	m	struct:omap_die_id	access:public
idle	mux.h	/^	u16				idle;$/;"	m	struct:omap_device_pad	access:public
idlemodes	plat/omap_hwmod.h	/^	u8 idlemodes;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
idlest_idle_bit	plat/omap_hwmod.h	/^	u8 idlest_idle_bit;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
idlest_mask	plat/clock.h	/^	u32			idlest_mask;$/;"	m	struct:dpll_data	access:public
idlest_reg	plat/clock.h	/^	void __iomem		*idlest_reg;$/;"	m	struct:dpll_data	access:public
idlest_reg_id	plat/omap_hwmod.h	/^	u8 idlest_reg_id;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
idlest_stdby_bit	plat/omap_hwmod.h	/^	u8 idlest_stdby_bit;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
ie	plat/dma.h	/^	int ie;			\/* interrupt enabled *\/$/;"	m	struct:omap_dma_channel_params	access:public
ier	plat/omap-serial.h	/^	unsigned char		ier;$/;"	m	struct:uart_omap_port	access:public
inband	omap_l3_smx.h	/^	unsigned inband:1;$/;"	m	struct:omap3_l3	access:public
init	plat/clock.h	/^	void			(*init)(struct clk *);$/;"	m	struct:clk	access:public
init	plat/mmc.h	/^	int (*init)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
init_card	hsmmc.h	/^	void (*init_card)(struct mmc_card *card);$/;"	m	struct:omap2_hsmmc_info	access:public
init_card	plat/mmc.h	/^		void (*init_card)(struct mmc_card *card);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
intc_of_init	common.h	/^int __init intc_of_init(struct device_node *node,$/;"	p	signature:(struct device_node *node, struct device_node *parent)
intc_of_init	common.h	/^static int __init intc_of_init(struct device_node *node,$/;"	f	signature:(struct device_node *node, struct device_node *parent)
intensity_timer	plat/board.h	/^	int intensity_timer;$/;"	m	struct:omap_pwm_led_platform_data	access:public
interface_type	plat/usb.h	/^	u8	interface_type;$/;"	m	struct:omap_musb_board_data	access:public
internal_clock	plat/mmc.h	/^		unsigned internal_clock:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
io_base	plat/dmtimer.h	/^	void __iomem	*io_base;$/;"	m	struct:omap_dm_timer	access:public
iommu	plat/iovmm.h	/^	struct omap_iommu	*iommu;	\/* iommu object which this belongs to *\/$/;"	m	struct:iovm_struct	typeref:struct:iovm_struct::omap_iommu	access:public
iommu_dev	plat/iommu.h	/^	struct omap_iommu *iommu_dev;$/;"	m	struct:omap_iommu_arch_data	typeref:struct:omap_iommu_arch_data::omap_iommu	access:public
iommu_functions	plat/iommu.h	/^struct iommu_functions {$/;"	s
iommu_functions::alloc_cr	plat/iommu.h	/^	struct cr_regs *(*alloc_cr)(struct omap_iommu *obj,$/;"	m	struct:iommu_functions	typeref:struct:iommu_functions::alloc_cr	access:public
iommu_functions::cr_to_e	plat/iommu.h	/^	void (*cr_to_e)(struct cr_regs *cr, struct iotlb_entry *e);$/;"	m	struct:iommu_functions	access:public
iommu_functions::cr_to_virt	plat/iommu.h	/^	u32 (*cr_to_virt)(struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
iommu_functions::cr_valid	plat/iommu.h	/^	int (*cr_valid)(struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
iommu_functions::disable	plat/iommu.h	/^	void (*disable)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
iommu_functions::dump_cr	plat/iommu.h	/^	ssize_t (*dump_cr)(struct omap_iommu *obj, struct cr_regs *cr,$/;"	m	struct:iommu_functions	access:public
iommu_functions::dump_ctx	plat/iommu.h	/^	ssize_t (*dump_ctx)(struct omap_iommu *obj, char *buf, ssize_t len);$/;"	m	struct:iommu_functions	access:public
iommu_functions::enable	plat/iommu.h	/^	int (*enable)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
iommu_functions::fault_isr	plat/iommu.h	/^	u32 (*fault_isr)(struct omap_iommu *obj, u32 *ra);$/;"	m	struct:iommu_functions	access:public
iommu_functions::get_pte_attr	plat/iommu.h	/^	u32 (*get_pte_attr)(struct iotlb_entry *e);$/;"	m	struct:iommu_functions	access:public
iommu_functions::restore_ctx	plat/iommu.h	/^	void (*restore_ctx)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
iommu_functions::save_ctx	plat/iommu.h	/^	void (*save_ctx)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
iommu_functions::set_twl	plat/iommu.h	/^	void (*set_twl)(struct omap_iommu *obj, bool on);$/;"	m	struct:iommu_functions	access:public
iommu_functions::tlb_load_cr	plat/iommu.h	/^	void (*tlb_load_cr)(struct omap_iommu *obj, struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
iommu_functions::tlb_read_cr	plat/iommu.h	/^	void (*tlb_read_cr)(struct omap_iommu *obj, struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
iommu_functions::version	plat/iommu.h	/^	unsigned long	version;$/;"	m	struct:iommu_functions	access:public
iommu_lock	plat/iommu.h	/^	spinlock_t	iommu_lock;	\/* global for this whole object *\/$/;"	m	struct:omap_iommu	access:public
iommu_platform_data	plat/iommu.h	/^struct iommu_platform_data {$/;"	s
iommu_platform_data::clk_name	plat/iommu.h	/^	const char *clk_name;$/;"	m	struct:iommu_platform_data	access:public
iommu_platform_data::da_end	plat/iommu.h	/^	u32 da_end;$/;"	m	struct:iommu_platform_data	access:public
iommu_platform_data::da_start	plat/iommu.h	/^	u32 da_start;$/;"	m	struct:iommu_platform_data	access:public
iommu_platform_data::name	plat/iommu.h	/^	const char *name;$/;"	m	struct:iommu_platform_data	access:public
iommu_platform_data::nr_tlb_entries	plat/iommu.h	/^	const int nr_tlb_entries;$/;"	m	struct:iommu_platform_data	access:public
iommu_read_reg	plat/iommu2.h	/^static inline u32 iommu_read_reg(struct omap_iommu *obj, size_t offs)$/;"	f	signature:(struct omap_iommu *obj, size_t offs)
iommu_write_reg	plat/iommu2.h	/^static inline void iommu_write_reg(struct omap_iommu *obj, u32 val, size_t offs)$/;"	f	signature:(struct omap_iommu *obj, u32 val, size_t offs)
iopgd	plat/iommu.h	/^	u32		*iopgd;$/;"	m	struct:omap_iommu	access:public
iopgd_index	plat/iopgtable.h	90;"	d
iopgd_is_section	plat/iopgtable.h	80;"	d
iopgd_is_super	plat/iopgtable.h	81;"	d
iopgd_is_table	plat/iopgtable.h	79;"	d
iopgd_offset	plat/iopgtable.h	91;"	d
iopgd_page_paddr	plat/iopgtable.h	93;"	d
iopgd_page_vaddr	plat/iopgtable.h	94;"	d
iopgsz_max	plat/iommu.h	157;"	d
iopgsz_ok	plat/iommu.h	175;"	d
iopgsz_to_bytes	plat/iommu.h	169;"	d
iopte_index	plat/iopgtable.h	97;"	d
iopte_is_large	plat/iopgtable.h	87;"	d
iopte_is_small	plat/iopgtable.h	86;"	d
iopte_offset	plat/iopgtable.h	98;"	d
iotlb_entry	plat/iommu.h	/^struct iotlb_entry {$/;"	s
iotlb_entry::__anon2::__anon3::elsz	plat/iommu.h	/^			u32 endian, elsz, mixed;$/;"	m	struct:iotlb_entry::__anon2::__anon3	access:public
iotlb_entry::__anon2::__anon3::endian	plat/iommu.h	/^			u32 endian, elsz, mixed;$/;"	m	struct:iotlb_entry::__anon2::__anon3	access:public
iotlb_entry::__anon2::__anon3::mixed	plat/iommu.h	/^			u32 endian, elsz, mixed;$/;"	m	struct:iotlb_entry::__anon2::__anon3	access:public
iotlb_entry::__anon2::ap	plat/iommu.h	/^		u16 ap;$/;"	m	union:iotlb_entry::__anon2	access:public
iotlb_entry::da	plat/iommu.h	/^	u32 da;$/;"	m	struct:iotlb_entry	access:public
iotlb_entry::pa	plat/iommu.h	/^	u32 pa;$/;"	m	struct:iotlb_entry	access:public
iotlb_entry::pgsz	plat/iommu.h	/^	u32 pgsz, prsvd, valid;$/;"	m	struct:iotlb_entry	access:public
iotlb_entry::prsvd	plat/iommu.h	/^	u32 pgsz, prsvd, valid;$/;"	m	struct:iotlb_entry	access:public
iotlb_entry::valid	plat/iommu.h	/^	u32 pgsz, prsvd, valid;$/;"	m	struct:iotlb_entry	access:public
iotlb_init_entry	plat/iopgtable.h	/^static inline u32 iotlb_init_entry(struct iotlb_entry *e, u32 da, u32 pa,$/;"	f	signature:(struct iotlb_entry *e, u32 da, u32 pa, u32 flags)
iotlb_lock	plat/iommu.h	/^struct iotlb_lock {$/;"	s
iotlb_lock::base	plat/iommu.h	/^	short base;$/;"	m	struct:iotlb_lock	access:public
iotlb_lock::vict	plat/iommu.h	/^	short vict;$/;"	m	struct:iotlb_lock	access:public
iovm_struct	plat/iovmm.h	/^struct iovm_struct {$/;"	s
iovm_struct::da_end	plat/iovmm.h	/^	u32			da_end;$/;"	m	struct:iovm_struct	access:public
iovm_struct::da_start	plat/iovmm.h	/^	u32			da_start; \/* area definition *\/$/;"	m	struct:iovm_struct	access:public
iovm_struct::flags	plat/iovmm.h	/^	u32			flags; \/* IOVMF_: see below *\/$/;"	m	struct:iovm_struct	access:public
iovm_struct::iommu	plat/iovmm.h	/^	struct omap_iommu	*iommu;	\/* iommu object which this belongs to *\/$/;"	m	struct:iovm_struct	typeref:struct:iovm_struct::omap_iommu	access:public
iovm_struct::list	plat/iovmm.h	/^	struct list_head	list; \/* linked in ascending order *\/$/;"	m	struct:iovm_struct	typeref:struct:iovm_struct::list_head	access:public
iovm_struct::sgt	plat/iovmm.h	/^	const struct sg_table	*sgt; \/* keep 'page' <-> 'da' mapping *\/$/;"	m	struct:iovm_struct	typeref:struct:iovm_struct::sg_table	access:public
iovm_struct::va	plat/iovmm.h	/^	void			*va; \/* mpu side mapped address *\/$/;"	m	struct:iovm_struct	access:public
irq	plat/dmtimer.h	/^	int irq;$/;"	m	struct:omap_dm_timer	access:public
irq	plat/mailbox.h	/^	unsigned int		irq;$/;"	m	struct:omap_mbox	access:public
irq	plat/omap_hwmod.h	/^	s16		irq;$/;"	m	struct:omap_hwmod_irq_info	access:public
irq	prcm-common.h	/^	int irq;$/;"	m	struct:omap_prcm_irq_setup	access:public
irq_dis	plat/dmtimer.h	/^	void __iomem	*irq_dis;	\/* irq disable, only on v2 ip *\/$/;"	m	struct:omap_dm_timer	access:public
irq_ena	plat/dmtimer.h	/^	void __iomem	*irq_ena;	\/* irq enable *\/$/;"	m	struct:omap_dm_timer	access:public
irq_stat	plat/dmtimer.h	/^	void __iomem	*irq_stat;	\/* TISR\/IRQSTATUS interrupt status *\/$/;"	m	struct:omap_dm_timer	access:public
irqctrl	plat/gpio.h	/^	u16 irqctrl;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqenable	plat/gpio.h	/^	u16 irqenable;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqenable2	plat/gpio.h	/^	u16 irqenable2;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqenable_inv	plat/gpio.h	/^	bool irqenable_inv;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqs	plat/omap_hwmod.h	/^	int				*irqs;$/;"	m	struct:omap_hwmod_mux_info	access:public
irqs	prcm-common.h	/^	const struct omap_prcm_irq *irqs;$/;"	m	struct:omap_prcm_irq_setup	typeref:struct:omap_prcm_irq_setup::omap_prcm_irq	access:public
irqstatus	plat/gpio.h	/^	u16 irqstatus;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqstatus2	plat/gpio.h	/^	u16 irqstatus2;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqstatus_raw0	plat/gpio.h	/^	u16 irqstatus_raw0;$/;"	m	struct:omap_gpio_reg_offs	access:public
irqstatus_raw1	plat/gpio.h	/^	u16 irqstatus_raw1;$/;"	m	struct:omap_gpio_reg_offs	access:public
is_irq	plat/mailbox.h	/^	int		(*is_irq)(struct omap_mbox *mbox, omap_mbox_irq_t irq);$/;"	m	struct:omap_mbox_ops	access:public
is_mpuio	plat/gpio.h	/^	bool is_mpuio;		\/* whether the bank is of type MPUIO *\/$/;"	m	struct:omap_gpio_platform_data	access:public
is_omap_port	plat/serial.h	113;"	d
isr_priv	plat/iommu.h	/^	void		*isr_priv;$/;"	m	struct:omap_iommu	access:public
keymap_data	plat/keypad.h	/^	const struct matrix_keymap_data *keymap_data;$/;"	m	struct:omap_kp_platform_data	typeref:struct:omap_kp_platform_data::matrix_keymap_data	access:public
l3_base	omap_l3_noc.h	/^	void __iomem *l3_base[L3_MODULES];$/;"	m	struct:omap4_l3	access:public
l3_flagmux	omap_l3_noc.h	/^static u32 l3_flagmux[L3_MODULES] = {$/;"	v
l3_masters	omap_l3_noc.h	/^} l3_masters[] = {$/;"	v	typeref:struct:l3_masters_data
l3_masters_data	omap_l3_noc.h	/^static struct l3_masters_data {$/;"	s
l3_masters_data::id	omap_l3_noc.h	/^	u32 id;$/;"	m	struct:l3_masters_data	access:public
l3_masters_data::name	omap_l3_noc.h	/^	char name[10];$/;"	m	struct:l3_masters_data	access:public
l3_perm_bit	plat/omap_hwmod.h	/^	u8 l3_perm_bit;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
l3_targ	omap_l3_noc.h	/^static u32 *l3_targ[L3_MODULES] = {$/;"	v
l3_targ_inst_clk1	omap_l3_noc.h	/^static u32 l3_targ_inst_clk1[] = {$/;"	v
l3_targ_inst_clk2	omap_l3_noc.h	/^static u32 l3_targ_inst_clk2[] = {$/;"	v
l3_targ_inst_clk3	omap_l3_noc.h	/^static u32 l3_targ_inst_clk3[] = {$/;"	v
l3_targ_inst_name	omap_l3_noc.h	/^static char *l3_targ_inst_name[L3_MODULES][21] = {$/;"	v
l4_fw_region	plat/omap_hwmod.h	/^	u8 l4_fw_region;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
l4_prot_group	plat/omap_hwmod.h	/^	u8 l4_prot_group;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
lan_reset	plat/fpga.h	/^	u16		lan_reset;$/;"	m	struct:h2p2_dbg_fpga	access:public
lan_status	plat/fpga.h	/^	u16		lan_status;$/;"	m	struct:h2p2_dbg_fpga	access:public
last_rounded_m	plat/clock.h	/^	u16			last_rounded_m;$/;"	m	struct:dpll_data	access:public
last_rounded_n	plat/clock.h	/^	u8			last_rounded_n;$/;"	m	struct:dpll_data	access:public
last_rounded_rate	plat/clock.h	/^	unsigned long		last_rounded_rate;$/;"	m	struct:dpll_data	access:public
late_init	plat/menelaus.h	/^	int (* late_init)(struct device *dev);$/;"	m	struct:menelaus_platform_data	access:public
latency	plat/omap-serial.h	/^	u32			latency;$/;"	m	struct:uart_omap_port	access:public
lch_count	plat/dma.h	/^	u16 lch_count;$/;"	m	struct:omap_dma_dev_attr	access:public
lcr	plat/omap-serial.h	/^	unsigned char		lcr;$/;"	m	struct:uart_omap_port	access:public
leds	plat/fpga.h	/^	u16		leds;$/;"	m	struct:h2p2_dbg_fpga	access:public
leds	plat/led.h	/^	struct omap_led_config	*leds;$/;"	m	struct:omap_led_platform_data	typeref:struct:omap_led_platform_data::omap_led_config	access:public
leds_gpio	board-panda.c	/^static struct platform_device leds_gpio = {$/;"	v	typeref:struct:platform_device	file:
len	plat/board.h	/^	u16 len;$/;"	m	struct:omap_board_config_entry	access:public
leveldetect0	plat/gpio.h	/^	u16 leveldetect0;$/;"	m	struct:omap_gpio_reg_offs	access:public
leveldetect1	plat/gpio.h	/^	u16 leveldetect1;$/;"	m	struct:omap_gpio_reg_offs	access:public
list	plat/iovmm.h	/^	struct list_head	list; \/* linked in ascending order *\/$/;"	m	struct:iovm_struct	typeref:struct:iovm_struct::list_head	access:public
lk	plat/clkdev_omap.h	/^	struct clk_lookup		lk;$/;"	m	struct:omap_clk	typeref:struct:omap_clk::clk_lookup	access:public
lock	clockdomain.h	/^	spinlock_t lock;$/;"	m	struct:clockdomain	access:public
lock	plat/mailbox.h	/^	spinlock_t		lock;$/;"	m	struct:omap_mbox_queue	access:public
logicretstate_mask	powerdomain.h	/^	const u32 logicretstate_mask;$/;"	m	struct:powerdomain	access:public
loses_context	plat/gpio.h	/^	bool loses_context;	\/* whether the bank would ever lose context *\/$/;"	m	struct:omap_gpio_platform_data	access:public
lsr_break_flag	plat/omap-serial.h	/^	unsigned int		lsr_break_flag;$/;"	m	struct:uart_omap_port	access:public
m65kxxxxam_sdrc_params	sdram-numonyx-m65kxxxxam.h	/^static struct omap_sdrc_params m65kxxxxam_sdrc_params[] = {$/;"	v	typeref:struct:omap_sdrc_params
m_type	plat/sdrc.h	/^	u32 m_type;		\/* ddr = 1, sdr = 0 *\/$/;"	m	struct:memory_timings	access:public
maf_id	plat/onenand.h	/^	u16			maf_id;$/;"	m	struct:onenand_freq_info	access:public
main_clk	plat/omap_hwmod.h	/^	const char			*main_clk;$/;"	m	struct:omap_hwmod	access:public
manager_count	display.h	/^	u8	manager_count;$/;"	m	struct:omap_dss_dispc_dev_attr	access:public
mask	plat/mux.h	/^	const unsigned char mask;$/;"	m	struct:pin_config	access:public
mask	prcm-common.h	/^	u16 mask;$/;"	m	struct:omap_prcm_irq_setup	access:public
mask_offset	plat/mux.h	/^	const unsigned char mask_offset;$/;"	m	struct:pin_config	access:public
master	plat/omap_hwmod.h	/^	struct omap_hwmod		*master;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::omap_hwmod	access:public
master_ports	plat/omap_hwmod.h	/^	struct list_head		master_ports; \/* connect to *_IA *\/$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::list_head	access:public
masters_cnt	plat/omap_hwmod.h	/^	u8				masters_cnt;$/;"	m	struct:omap_hwmod	access:public
max_divider	plat/clock.h	/^	u16			max_divider;$/;"	m	struct:dpll_data	access:public
max_freq	hsmmc.h	/^	int	max_freq;	\/* maximum clock, if constrained by external$/;"	m	struct:omap2_hsmmc_info	access:public
max_freq	plat/mmc.h	/^	unsigned int max_freq;$/;"	m	struct:omap_mmc_platform_data	access:public
max_multiplier	plat/clock.h	/^	u16			max_multiplier;$/;"	m	struct:dpll_data	access:public
mb	mach/barriers.h	31;"	d
mbox	plat/mailbox.h	/^	struct omap_mbox	*mbox;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::omap_mbox	access:public
mbox_msg_t	plat/mailbox.h	/^typedef u32 mbox_msg_t;$/;"	t
mbox_name	plat/remoteproc.h	/^	const char *mbox_name;$/;"	m	struct:omap_rproc_pdata	access:public
mcr	plat/omap-serial.h	/^	unsigned char		mcr;$/;"	m	struct:uart_omap_port	access:public
mdr1	plat/omap-serial.h	/^	unsigned char		mdr1;$/;"	m	struct:uart_omap_port	access:public
mem_on_mask	powerdomain.h	/^	const u32 mem_on_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
mem_pwrst_mask	powerdomain.h	/^	const u32 mem_pwrst_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
mem_ret_mask	powerdomain.h	/^	const u32 mem_ret_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
mem_retst_mask	powerdomain.h	/^	const u32 mem_retst_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
memory_timings	plat/sdrc.h	/^struct memory_timings {$/;"	s
memory_timings::base_cs	plat/sdrc.h	/^	u32 base_cs;		\/* base chip select to use for calculations *\/$/;"	m	struct:memory_timings	access:public
memory_timings::dll_mode	plat/sdrc.h	/^	u32 dll_mode;		\/* use lock mode = 1, unlock mode = 0 *\/$/;"	m	struct:memory_timings	access:public
memory_timings::fast_dll_ctrl	plat/sdrc.h	/^	u32 fast_dll_ctrl;	\/* unlock mode, dll value for fast speed *\/$/;"	m	struct:memory_timings	access:public
memory_timings::m_type	plat/sdrc.h	/^	u32 m_type;		\/* ddr = 1, sdr = 0 *\/$/;"	m	struct:memory_timings	access:public
memory_timings::slow_dll_ctrl	plat/sdrc.h	/^	u32 slow_dll_ctrl;	\/* unlock mode, dll value for slow speed *\/$/;"	m	struct:memory_timings	access:public
menelaus_get_slot_pin_states	plat/menelaus.h	/^extern int menelaus_get_slot_pin_states(void);$/;"	p	signature:(void)
menelaus_platform_data	plat/menelaus.h	/^struct menelaus_platform_data {$/;"	s
menelaus_platform_data::late_init	plat/menelaus.h	/^	int (* late_init)(struct device *dev);$/;"	m	struct:menelaus_platform_data	access:public
menelaus_register_mmc_callback	plat/menelaus.h	/^extern int menelaus_register_mmc_callback(void (*callback)(void *data, u8 card_mask),$/;"	p	signature:(void (*callback)(void *data, u8 card_mask), void *data)
menelaus_set_mmc_opendrain	plat/menelaus.h	/^extern int menelaus_set_mmc_opendrain(int slot, int enable);$/;"	p	signature:(int slot, int enable)
menelaus_set_mmc_slot	plat/menelaus.h	/^extern int menelaus_set_mmc_slot(int slot, int enable, int power, int cd_on);$/;"	p	signature:(int slot, int enable, int power, int cd_on)
menelaus_set_regulator_sleep	plat/menelaus.h	/^extern int menelaus_set_regulator_sleep(int enable, u32 val);$/;"	p	signature:(int enable, u32 val)
menelaus_set_slot_sel	plat/menelaus.h	/^extern int menelaus_set_slot_sel(int enable);$/;"	p	signature:(int enable)
menelaus_set_vaux	plat/menelaus.h	/^extern int menelaus_set_vaux(unsigned int mV);$/;"	p	signature:(unsigned int mV)
menelaus_set_vcore_hw	plat/menelaus.h	/^extern int menelaus_set_vcore_hw(unsigned int roof_mV, unsigned int floor_mV);$/;"	p	signature:(unsigned int roof_mV, unsigned int floor_mV)
menelaus_set_vcore_sw	plat/menelaus.h	/^extern int menelaus_set_vcore_sw(unsigned int mV);$/;"	p	signature:(unsigned int mV)
menelaus_set_vdcdc	plat/menelaus.h	/^extern int menelaus_set_vdcdc(int dcdc, unsigned int mV);$/;"	p	signature:(int dcdc, unsigned int mV)
menelaus_set_vio	plat/menelaus.h	/^extern int menelaus_set_vio(unsigned int mV);$/;"	p	signature:(unsigned int mV)
menelaus_set_vmem	plat/menelaus.h	/^extern int menelaus_set_vmem(unsigned int mV);$/;"	p	signature:(unsigned int mV)
menelaus_set_vmmc	plat/menelaus.h	/^extern int menelaus_set_vmmc(unsigned int mV);$/;"	p	signature:(unsigned int mV)
menelaus_unregister_mmc_callback	plat/menelaus.h	/^extern void menelaus_unregister_mmc_callback(void);$/;"	p	signature:(void)
midle_shift	plat/omap_hwmod.h	/^	u8 midle_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
min_divider	plat/clock.h	/^	u8			min_divider;$/;"	m	struct:dpll_data	access:public
mipid_platform_data	plat/lcd_mipid.h	/^struct mipid_platform_data {$/;"	s
mipid_platform_data::data_lines	plat/lcd_mipid.h	/^	int	data_lines;$/;"	m	struct:mipid_platform_data	access:public
mipid_platform_data::get_bklight_level	plat/lcd_mipid.h	/^	int	(*get_bklight_level)(struct mipid_platform_data *pdata);$/;"	m	struct:mipid_platform_data	access:public
mipid_platform_data::get_bklight_max	plat/lcd_mipid.h	/^	int	(*get_bklight_max)(struct mipid_platform_data *pdata);$/;"	m	struct:mipid_platform_data	access:public
mipid_platform_data::nreset_gpio	plat/lcd_mipid.h	/^	int	nreset_gpio;$/;"	m	struct:mipid_platform_data	access:public
mipid_platform_data::set_bklight_level	plat/lcd_mipid.h	/^	void	(*set_bklight_level)(struct mipid_platform_data *pdata,$/;"	m	struct:mipid_platform_data	access:public
mipid_platform_data::shutdown	plat/lcd_mipid.h	/^	void	(*shutdown)(struct mipid_platform_data *pdata);$/;"	m	struct:mipid_platform_data	access:public
mipid_test_num	plat/lcd_mipid.h	/^enum mipid_test_num {$/;"	g
mipid_test_result	plat/lcd_mipid.h	/^enum mipid_test_result {$/;"	g
misc_inputs	plat/fpga.h	/^	u16		misc_inputs;$/;"	m	struct:h2p2_dbg_fpga	access:public
mixed	plat/iommu.h	/^			u32 endian, elsz, mixed;$/;"	m	struct:iotlb_entry::__anon2::__anon3	access:public
mmap	plat/iommu.h	/^	struct list_head	mmap;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::list_head	access:public
mmap_lock	plat/iommu.h	/^	struct mutex		mmap_lock; \/* protect mmap *\/$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::mutex	access:public
mmc	hsmmc.h	/^	u8	mmc;		\/* controller 1\/2\/3 *\/$/;"	m	struct:omap2_hsmmc_info	access:public
mode	plat/irda.h	/^	int mode;$/;"	m	struct:omap_irda_config	access:public
mode	plat/usb.h	/^	u8	mode;$/;"	m	struct:omap_musb_board_data	access:public
modes	plat/clock.h	/^	u8			modes;$/;"	m	struct:dpll_data	access:public
module_bit	plat/omap_hwmod.h	/^	u8 module_bit;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
module_offs	plat/omap_hwmod.h	/^	s16 module_offs;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
modulemode	plat/omap_hwmod.h	/^	u8		modulemode;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
mpu_irqs	plat/omap_hwmod.h	/^	struct omap_hwmod_irq_info	*mpu_irqs;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_irq_info	access:public
mpu_speed	opp2xxx.h	/^	unsigned long mpu_speed;	\/* speed of MPU *\/$/;"	m	struct:prcm_config	access:public
mpu_speed	plat/dsp.h	/^	unsigned long mpu_speed[6];$/;"	m	struct:omap_dsp_platform_data	access:public
mr	plat/sdrc.h	/^	u32 mr;$/;"	m	struct:omap_sdrc_params	access:public
msr_saved_flags	plat/omap-serial.h	/^	unsigned char		msr_saved_flags;$/;"	m	struct:uart_omap_port	access:public
mt46h32m32lf6_sdrc_params	sdram-micron-mt46h32m32lf-6.h	/^static struct omap_sdrc_params mt46h32m32lf6_sdrc_params[] = {$/;"	v	typeref:struct:omap_sdrc_params
mult_div1_reg	plat/clock.h	/^	void __iomem		*mult_div1_reg;$/;"	m	struct:dpll_data	access:public
mult_mask	plat/clock.h	/^	u32			mult_mask;$/;"	m	struct:dpll_data	access:public
musb_interface	plat/usb.h	/^enum musb_interface    {MUSB_INTERFACE_ULPI, MUSB_INTERFACE_UTMI};$/;"	g
mux	mux.c	/^	struct omap_mux		mux;$/;"	m	struct:omap_mux_entry	typeref:struct:omap_mux_entry::omap_mux	file:	access:public
mux	mux.h	/^	struct omap_mux			*mux;$/;"	m	struct:omap_device_pad	typeref:struct:omap_device_pad::omap_mux	access:public
mux	plat/omap_hwmod.h	/^	struct omap_hwmod_mux_info	*mux;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_mux_info	access:public
mux_dbg_dir	mux.c	/^static struct dentry *mux_dbg_dir;$/;"	v	typeref:struct:dentry	file:
mux_partitions_cnt	mux.c	/^static u32 mux_partitions_cnt;$/;"	v	file:
mux_reg	plat/mux.h	/^	const unsigned int 	mux_reg;$/;"	m	struct:pin_config	access:public
mux_reg_name	plat/mux.h	/^	const char *mux_reg_name;$/;"	m	struct:pin_config	access:public
mux_signal	plat/mcbsp.h	/^	int (*mux_signal)(struct device *dev, const char *signal, const char *src);$/;"	m	struct:omap_mcbsp_platform_data	access:public
muxmodes	mux.h	/^	struct list_head	muxmodes;$/;"	m	struct:omap_mux_partition	typeref:struct:omap_mux_partition::list_head	access:public
muxnames	mux.h	/^	char	*muxnames[OMAP_MUX_NR_MODES];$/;"	m	struct:omap_mux	access:public
name	clockdomain.h	/^		const char *name;$/;"	m	union:clkdm_autodep::__anon11	access:public
name	clockdomain.h	/^		const char *name;$/;"	m	union:clockdomain::__anon12	access:public
name	clockdomain.h	/^	const char *name;$/;"	m	struct:clockdomain	access:public
name	hsmmc.h	/^	char	*name;		\/* or NULL for default *\/$/;"	m	struct:omap2_hsmmc_info	access:public
name	mux.h	/^	char				*name;$/;"	m	struct:omap_device_pad	access:public
name	mux.h	/^	const char		*name;$/;"	m	struct:omap_mux_partition	access:public
name	omap_l3_noc.h	/^	char name[10];$/;"	m	struct:l3_masters_data	access:public
name	plat/board.h	/^	const char *name;$/;"	m	struct:omap_pwm_led_platform_data	access:public
name	plat/clock.h	/^	const char		*name;$/;"	m	struct:clk	access:public
name	plat/gpio-switch.h	/^	const char *name;$/;"	m	struct:omap_gpio_switch	access:public
name	plat/iommu.h	/^	const char	*name;$/;"	m	struct:omap_iommu	access:public
name	plat/iommu.h	/^	const char *name;$/;"	m	struct:iommu_platform_data	access:public
name	plat/iommu.h	/^	const char *name;$/;"	m	struct:omap_iommu_arch_data	access:public
name	plat/mailbox.h	/^	char			*name;$/;"	m	struct:omap_mbox	access:public
name	plat/mmc.h	/^		const char *name;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
name	plat/mux.h	/^	char 			*name;$/;"	m	struct:pin_config	access:public
name	plat/omap-serial.h	/^	char			name[20];$/;"	m	struct:uart_omap_port	access:public
name	plat/omap_hwmod.h	/^	const char				*name;$/;"	m	struct:omap_hwmod_class	access:public
name	plat/omap_hwmod.h	/^	const char			*name;$/;"	m	struct:omap_hwmod	access:public
name	plat/omap_hwmod.h	/^	const char	*name;$/;"	m	struct:omap_hwmod_dma_info	access:public
name	plat/omap_hwmod.h	/^	const char	*name;$/;"	m	struct:omap_hwmod_irq_info	access:public
name	plat/omap_hwmod.h	/^	const char	*name;$/;"	m	struct:omap_hwmod_rst_info	access:public
name	plat/omap_hwmod.h	/^	const char *name;$/;"	m	struct:omap_hwmod_addr_space	access:public
name	plat/remoteproc.h	/^	const char *name;$/;"	m	struct:omap_rproc_pdata	access:public
name	powerdomain.h	/^		const char *name;$/;"	m	union:powerdomain::__anon13	access:public
name	powerdomain.h	/^	const char *name;$/;"	m	struct:powerdomain	access:public
name	prcm-common.h	/^	const char *name;$/;"	m	struct:omap_prcm_irq	access:public
name	voltage.h	/^		const char *name;$/;"	m	union:voltagedomain::__anon1	access:public
name	voltage.h	/^	char *name;$/;"	m	struct:voltagedomain	access:public
nand_io	plat/nand.h	/^enum nand_io {$/;"	g
next_lch	plat/dma.h	/^	int next_lch;$/;"	m	struct:omap_dma_lch	access:public
next_linked_ch	plat/dma.h	/^	int next_linked_ch;$/;"	m	struct:omap_dma_lch	access:public
no_off	hsmmc.h	/^	bool	no_off;		\/* power_saving and power is not to go off *\/$/;"	m	struct:omap2_hsmmc_info	access:public
no_off	plat/mmc.h	/^		unsigned no_off:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
no_off_init	hsmmc.h	/^	bool	no_off_init;	\/* no power off when not in MMC sleep state *\/$/;"	m	struct:omap2_hsmmc_info	access:public
no_regulator_off_init	plat/mmc.h	/^		unsigned no_regulator_off_init:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
node	clockdomain.h	/^	struct list_head node;$/;"	m	struct:clockdomain	typeref:struct:clockdomain::list_head	access:public
node	mux.c	/^	struct list_head	node;$/;"	m	struct:omap_mux_entry	typeref:struct:omap_mux_entry::list_head	file:	access:public
node	mux.h	/^	struct list_head	node;$/;"	m	struct:omap_mux_partition	typeref:struct:omap_mux_partition::list_head	access:public
node	plat/clock.h	/^	struct list_head	node;$/;"	m	struct:clk	typeref:struct:clk::list_head	access:public
node	plat/dmtimer.h	/^	struct list_head node;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::list_head	access:public
node	plat/omap_hwmod.h	/^	struct list_head		node;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::list_head	access:public
node	plat/omap_hwmod.h	/^	struct list_head		node;$/;"	m	struct:omap_hwmod_link	typeref:struct:omap_hwmod_link::list_head	access:public
node	powerdomain.h	/^	struct list_head node;$/;"	m	struct:powerdomain	typeref:struct:powerdomain::list_head	access:public
node	voltage.h	/^	struct list_head node;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::list_head	access:public
nokia_get_sdram_timings	sdram-nokia.h	/^struct omap_sdrc_params *nokia_get_sdram_timings(void);$/;"	p	signature:(void)
nominal_volt	voltage.h	/^	u32 nominal_volt;$/;"	m	struct:voltagedomain	access:public
nomux	plat/mmc.h	/^		unsigned nomux:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
non_wakeup_gpios	plat/gpio.h	/^	u32 non_wakeup_gpios;$/;"	m	struct:omap_gpio_platform_data	access:public
nonremovable	hsmmc.h	/^	bool	nonremovable;	\/* Nonremovable e.g. eMMC *\/$/;"	m	struct:omap2_hsmmc_info	access:public
nonremovable	plat/mmc.h	/^		unsigned nonremovable:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
notifier	plat/mailbox.h	/^	struct blocking_notifier_head   notifier;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::blocking_notifier_head	access:public
notify	plat/gpio-switch.h	/^	void (* notify)(void *data, int state);$/;"	m	struct:omap_gpio_switch	access:public
notify_data	plat/gpio-switch.h	/^	void *notify_data;$/;"	m	struct:omap_gpio_switch	access:public
nr_irqs	prcm-common.h	/^	u8 nr_irqs;$/;"	m	struct:omap_prcm_irq_setup	access:public
nr_leds	plat/led.h	/^	s16			nr_leds;$/;"	m	struct:omap_led_platform_data	access:public
nr_pads	plat/omap_hwmod.h	/^	int				nr_pads;$/;"	m	struct:omap_hwmod_mux_info	access:public
nr_pads_dynamic	plat/omap_hwmod.h	/^	int				nr_pads_dynamic;$/;"	m	struct:omap_hwmod_mux_info	access:public
nr_parts	board-flash.h	/^	int nr_parts;$/;"	m	struct:flash_partitions	access:public
nr_parts	plat/nand.h	/^	int			nr_parts;$/;"	m	struct:omap_nand_platform_data	access:public
nr_parts	plat/onenand.h	/^	int			nr_parts;$/;"	m	struct:omap_onenand_platform_data	access:public
nr_regs	prcm-common.h	/^	u8 nr_regs;$/;"	m	struct:omap_prcm_irq_setup	access:public
nr_slots	plat/mmc.h	/^	unsigned nr_slots:2;$/;"	m	struct:omap_mmc_platform_data	access:public
nr_tlb_entries	plat/iommu.h	/^	const int nr_tlb_entries;$/;"	m	struct:iommu_platform_data	access:public
nr_tlb_entries	plat/iommu.h	/^	int		nr_tlb_entries;$/;"	m	struct:omap_iommu	access:public
nreset_gpio	plat/board.h	/^	s16  nreset_gpio;$/;"	m	struct:omap_lcd_config	access:public
nreset_gpio	plat/lcd_mipid.h	/^	int	nreset_gpio;$/;"	m	struct:mipid_platform_data	access:public
num_chipselect	plat/mcspi.h	/^	unsigned short num_chipselect;$/;"	m	struct:omap2_mcspi_dev_attr	access:public
num_cs	plat/mcspi.h	/^	unsigned short	num_cs;$/;"	m	struct:omap2_mcspi_platform_config	access:public
obj-y	Makefile	/^obj-y := board-panda.o id.o mux.o mux44xx.o$/;"	m
ocp_barrier	prcm-common.h	/^	void (*ocp_barrier)(void);$/;"	m	struct:omap_prcm_irq_setup	access:public
ocp_if	plat/omap_hwmod.h	/^	struct omap_hwmod_ocp_if	*ocp_if;$/;"	m	struct:omap_hwmod_link	typeref:struct:omap_hwmod_link::omap_hwmod_ocp_if	access:public
ocr_mask	hsmmc.h	/^	int	ocr_mask;	\/* temporary HACK *\/$/;"	m	struct:omap2_hsmmc_info	access:public
ocr_mask	plat/mmc.h	/^		u32 ocr_mask;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
od	plat/omap_hwmod.h	/^	struct omap_device		*od;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_device	access:public
oe_off	plat/gpmc.h	/^	u16 oe_off;		\/* OE deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
oe_on	plat/gpmc.h	/^	u16 oe_on;		\/* OE assertion time *\/$/;"	m	struct:gpmc_timings	access:public
off	mux.h	/^	u16				off;$/;"	m	struct:omap_device_pad	access:public
off_volt	voltage.h	/^	u32 off_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
offset	prcm-common.h	/^	unsigned int offset;$/;"	m	struct:omap_prcm_irq	access:public
oh_name	plat/remoteproc.h	/^	const char *oh_name;$/;"	m	struct:omap_rproc_pdata	access:public
oh_name_opt	plat/remoteproc.h	/^	const char *oh_name_opt;$/;"	m	struct:omap_rproc_pdata	access:public
ohci_data	plat/usb.h	/^	struct ohci_hcd_omap_platform_data	*ohci_data;$/;"	m	struct:usbhs_omap_platform_data	typeref:struct:usbhs_omap_platform_data::ohci_hcd_omap_platform_data	access:public
ohci_hcd_omap_platform_data	plat/usb.h	/^struct ohci_hcd_omap_platform_data {$/;"	s
ohci_hcd_omap_platform_data::es2_compatibility	plat/usb.h	/^	unsigned			es2_compatibility:1;$/;"	m	struct:ohci_hcd_omap_platform_data	access:public
ohci_hcd_omap_platform_data::port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode	port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:ohci_hcd_omap_platform_data	typeref:enum:ohci_hcd_omap_platform_data::usbhs_omap_port_mode	access:public
omap1510_fpga_init_irq	plat/fpga.h	/^extern void omap1510_fpga_init_irq(void);$/;"	p	signature:(void)
omap1_i2c_mux_pins	plat/i2c.h	/^void __init omap1_i2c_mux_pins(int bus_id);$/;"	p	signature:(int bus_id)
omap1_init_mmc	plat/mmc.h	/^static inline void omap1_init_mmc(struct omap_mmc_platform_data **mmc_data,$/;"	f	signature:(struct omap_mmc_platform_data **mmc_data, int nr_controllers)
omap1_init_mmc	plat/mmc.h	/^void omap1_init_mmc(struct omap_mmc_platform_data **mmc_data,$/;"	p	signature:(struct omap_mmc_platform_data **mmc_data, int nr_controllers)
omap1_mux_init	plat/mux.h	/^extern int omap1_mux_init(void);$/;"	p	signature:(void)
omap1_mux_init	plat/mux.h	/^static inline int omap1_mux_init(void) { return 0; }$/;"	f	signature:(void)
omap1_set_vpp	plat/flash.h	/^extern void omap1_set_vpp(struct platform_device *pdev, int enable);$/;"	p	signature:(struct platform_device *pdev, int enable)
omap1_sram_reprogram_clock	plat/sram.h	/^extern void omap1_sram_reprogram_clock(u32 ckctl, u32 dpllctl);$/;"	p	signature:(u32 ckctl, u32 dpllctl)
omap1_usb0_init	plat/usb.h	/^static inline u32 omap1_usb0_init(unsigned nwires, unsigned is_device)$/;"	f	signature:(unsigned nwires, unsigned is_device)
omap1_usb0_init	plat/usb.h	/^u32 omap1_usb0_init(unsigned nwires, unsigned is_device);$/;"	p	signature:(unsigned nwires, unsigned is_device)
omap1_usb1_init	plat/usb.h	/^static inline u32 omap1_usb1_init(unsigned nwires)$/;"	f	signature:(unsigned nwires)
omap1_usb1_init	plat/usb.h	/^u32 omap1_usb1_init(unsigned nwires);$/;"	p	signature:(unsigned nwires)
omap1_usb2_init	plat/usb.h	/^static inline u32 omap1_usb2_init(unsigned nwires, unsigned alt_pingroup)$/;"	f	signature:(unsigned nwires, unsigned alt_pingroup)
omap1_usb2_init	plat/usb.h	/^u32 omap1_usb2_init(unsigned nwires, unsigned alt_pingroup);$/;"	p	signature:(unsigned nwires, unsigned alt_pingroup)
omap1xxx_index	plat/mux.h	/^enum omap1xxx_index {$/;"	g
omap2	plat/omap_hwmod.h	/^		struct omap_hwmod_omap2_firewall omap2;$/;"	m	union:omap_hwmod_ocp_if::__anon9	typeref:struct:omap_hwmod_ocp_if::__anon9::omap_hwmod_omap2_firewall	access:public
omap2	plat/omap_hwmod.h	/^		struct omap_hwmod_omap2_prcm omap2;$/;"	m	union:omap_hwmod::__anon10	typeref:struct:omap_hwmod::__anon10::omap_hwmod_omap2_prcm	access:public
omap2420_clk_init	clock2xxx.h	/^int omap2420_clk_init(void);$/;"	p	signature:(void)
omap2420_clk_init	clock2xxx.h	26;"	d
omap2420_hwmod_init	plat/omap_hwmod.h	/^extern int omap2420_hwmod_init(void);$/;"	p	signature:(void)
omap2420_init_early	common.h	/^void omap2420_init_early(void);$/;"	p	signature:(void)
omap2420_init_early	io.c	/^void __init omap2420_init_early(void)$/;"	f	signature:(void)
omap2420_init_late	common.h	/^void omap2420_init_late(void);$/;"	p	signature:(void)
omap2420_init_late	io.c	/^void __init omap2420_init_late(void)$/;"	f	signature:(void)
omap2420_mux_init	mux.h	/^int omap2420_mux_init(struct omap_board_mux *board_mux, int flags);$/;"	p	signature:(struct omap_board_mux *board_mux, int flags)
omap242x_clockdomains_init	clockdomain.h	/^extern void __init omap242x_clockdomains_init(void);$/;"	p	signature:(void)
omap242x_init_mmc	plat/mmc.h	/^static inline void omap242x_init_mmc(struct omap_mmc_platform_data **mmc_data)$/;"	f	signature:(struct omap_mmc_platform_data **mmc_data)
omap242x_init_mmc	plat/mmc.h	/^void omap242x_init_mmc(struct omap_mmc_platform_data **mmc_data);$/;"	p	signature:(struct omap_mmc_platform_data **mmc_data)
omap242x_map_common_io	common.h	/^extern void omap242x_map_common_io(void);$/;"	p	signature:(void)
omap242x_map_common_io	common.h	/^static inline void omap242x_map_common_io(void)$/;"	f	signature:(void)
omap242x_map_common_io	io.c	/^void __init omap242x_map_common_io(void)$/;"	f	signature:(void)
omap242x_map_io	common.h	/^void omap242x_map_io(void);$/;"	p	signature:(void)
omap242x_powerdomains_init	powerdomain.h	/^extern void omap242x_powerdomains_init(void);$/;"	p	signature:(void)
omap242x_sram_ddr_init	plat/sram.h	/^extern void omap242x_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,$/;"	p	signature:(u32 *slow_dll_ctrl, u32 fast_dll_ctrl, u32 base_cs, u32 force_unlock)
omap242x_sram_reprogram_sdrc	plat/sram.h	/^extern void omap242x_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,$/;"	p	signature:(u32 perf_level, u32 dll_val, u32 mem_type)
omap242x_sram_set_prcm	plat/sram.h	/^extern u32 omap242x_sram_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val,$/;"	p	signature:(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass)
omap2430_clk_init	clock2xxx.h	/^int omap2430_clk_init(void);$/;"	p	signature:(void)
omap2430_clk_init	clock2xxx.h	32;"	d
omap2430_hwmod_init	plat/omap_hwmod.h	/^extern int omap2430_hwmod_init(void);$/;"	p	signature:(void)
omap2430_init_early	common.h	/^void omap2430_init_early(void);$/;"	p	signature:(void)
omap2430_init_early	io.c	/^void __init omap2430_init_early(void)$/;"	f	signature:(void)
omap2430_init_late	common.h	/^void omap2430_init_late(void);$/;"	p	signature:(void)
omap2430_init_late	io.c	/^void __init omap2430_init_late(void)$/;"	f	signature:(void)
omap2430_mux_init	mux.h	/^int omap2430_mux_init(struct omap_board_mux *board_mux, int flags);$/;"	p	signature:(struct omap_board_mux *board_mux, int flags)
omap2430_rate_table	opp2xxx.h	424;"	d
omap243x_clockdomains_init	clockdomain.h	/^extern void __init omap243x_clockdomains_init(void);$/;"	p	signature:(void)
omap243x_map_common_io	common.h	/^extern void omap243x_map_common_io(void);$/;"	p	signature:(void)
omap243x_map_common_io	common.h	/^static inline void omap243x_map_common_io(void)$/;"	f	signature:(void)
omap243x_map_common_io	io.c	/^void __init omap243x_map_common_io(void)$/;"	f	signature:(void)
omap243x_map_io	common.h	/^void omap243x_map_io(void);$/;"	p	signature:(void)
omap243x_powerdomains_init	powerdomain.h	/^extern void omap243x_powerdomains_init(void);$/;"	p	signature:(void)
omap243x_sram_ddr_init	plat/sram.h	/^extern void omap243x_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,$/;"	p	signature:(u32 *slow_dll_ctrl, u32 fast_dll_ctrl, u32 base_cs, u32 force_unlock)
omap243x_sram_reprogram_sdrc	plat/sram.h	/^extern void omap243x_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,$/;"	p	signature:(u32 perf_level, u32 dll_val, u32 mem_type)
omap243x_sram_set_prcm	plat/sram.h	/^extern u32 omap243x_sram_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val,$/;"	p	signature:(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass)
omap24xx_cpu_suspend	pm.h	/^extern void omap24xx_cpu_suspend(u32 dll_ctrl, void __iomem *sdrc_dlla_ctrl,$/;"	p	signature:(u32 dll_ctrl, void __iomem *sdrc_dlla_ctrl, void __iomem *sdrc_power)
omap24xx_idle_loop_suspend	pm.h	/^extern void omap24xx_idle_loop_suspend(void);$/;"	p	signature:(void)
omap24xx_sram_reprogram_clock	plat/sram.h	/^extern void omap24xx_sram_reprogram_clock(u32 ckctl, u32 dpllctl);$/;"	p	signature:(u32 ckctl, u32 dpllctl)
omap2_clk_dflt_find_companion	clock.h	/^void omap2_clk_dflt_find_companion(struct clk *clk, void __iomem **other_reg,$/;"	p	signature:(struct clk *clk, void __iomem **other_reg, u8 *other_bit)
omap2_clk_dflt_find_idlest	clock.h	/^void omap2_clk_dflt_find_idlest(struct clk *clk, void __iomem **idlest_reg,$/;"	p	signature:(struct clk *clk, void __iomem **idlest_reg, u8 *idlest_bit, u8 *idlest_val)
omap2_clk_disable	clock.h	/^void omap2_clk_disable(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_clk_disable_clkdm_control	clock.h	/^void __init omap2_clk_disable_clkdm_control(void);$/;"	p	signature:(void)
omap2_clk_disable_unused	clock.h	/^void omap2_clk_disable_unused(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_clk_disable_unused	clock.h	75;"	d
omap2_clk_enable	clock.h	/^int omap2_clk_enable(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_clk_print_new_rates	clock.h	/^void omap2_clk_print_new_rates(const char *hfclkin_ck_name,$/;"	p	signature:(const char *hfclkin_ck_name, const char *core_ck_name, const char *mpu_ck_name)
omap2_clk_round_rate	clock.h	/^long omap2_clk_round_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap2_clk_set_parent	clock.h	/^int omap2_clk_set_parent(struct clk *clk, struct clk *new_parent);$/;"	p	signature:(struct clk *clk, struct clk *new_parent)
omap2_clk_set_rate	clock.h	/^int omap2_clk_set_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap2_clk_switch_mpurate_at_boot	clock.h	/^int omap2_clk_switch_mpurate_at_boot(const char *mpurate_ck_name);$/;"	p	signature:(const char *mpurate_ck_name)
omap2_clksel_recalc	clock.h	/^unsigned long omap2_clksel_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_clksel_round_rate	clock.h	/^long omap2_clksel_round_rate(struct clk *clk, unsigned long target_rate);$/;"	p	signature:(struct clk *clk, unsigned long target_rate)
omap2_clksel_round_rate_div	clock.h	/^u32 omap2_clksel_round_rate_div(struct clk *clk, unsigned long target_rate,$/;"	p	signature:(struct clk *clk, unsigned long target_rate, u32 *new_div)
omap2_clksel_set_parent	clock.h	/^int omap2_clksel_set_parent(struct clk *clk, struct clk *new_parent);$/;"	p	signature:(struct clk *clk, struct clk *new_parent)
omap2_clksel_set_rate	clock.h	/^int omap2_clksel_set_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap2_clkt_iclk_allow_idle	clock.h	/^extern void omap2_clkt_iclk_allow_idle(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_clkt_iclk_deny_idle	clock.h	/^extern void omap2_clkt_iclk_deny_idle(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_cm_clear_mod_reg_bits	cm2xxx_3xxx.h	/^extern u32 omap2_cm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx);$/;"	p	signature:(u32 bits, s16 module, s16 idx)
omap2_cm_is_clkdm_in_hwsup	cm2xxx_3xxx.h	/^extern bool omap2_cm_is_clkdm_in_hwsup(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap2_cm_read_mod_reg	cm2xxx_3xxx.h	/^extern u32 omap2_cm_read_mod_reg(s16 module, u16 idx);$/;"	p	signature:(s16 module, u16 idx)
omap2_cm_rmw_mod_reg_bits	cm2xxx_3xxx.h	/^extern u32 omap2_cm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module, s16 idx);$/;"	p	signature:(u32 mask, u32 bits, s16 module, s16 idx)
omap2_cm_set_mod_reg_bits	cm2xxx_3xxx.h	/^extern u32 omap2_cm_set_mod_reg_bits(u32 bits, s16 module, s16 idx);$/;"	p	signature:(u32 bits, s16 module, s16 idx)
omap2_cm_wait_idlest	plat/prcm.h	/^int omap2_cm_wait_idlest(void __iomem *reg, u32 mask, u8 idlest,$/;"	p	signature:(void __iomem *reg, u32 mask, u8 idlest, const char *name)
omap2_cm_wait_module_ready	cm2xxx_3xxx.h	/^extern int omap2_cm_wait_module_ready(s16 prcm_mod, u8 idlest_id,$/;"	p	signature:(s16 prcm_mod, u8 idlest_id, u8 idlest_shift)
omap2_cm_write_mod_reg	cm2xxx_3xxx.h	/^extern void omap2_cm_write_mod_reg(u32 val, s16 module, u16 idx);$/;"	p	signature:(u32 val, s16 module, u16 idx)
omap2_common_pm_late_init	common.h	/^int omap2_common_pm_late_init(void);$/;"	p	signature:(void)
omap2_dflt_clk_disable	clock.h	/^void omap2_dflt_clk_disable(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_dflt_clk_enable	clock.h	/^int omap2_dflt_clk_enable(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_dpll_round_rate	clock.h	/^long omap2_dpll_round_rate(struct clk *clk, unsigned long target_rate);$/;"	p	signature:(struct clk *clk, unsigned long target_rate)
omap2_dpllcore_recalc	clock2xxx.h	/^unsigned long omap2_dpllcore_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_get_dpll_rate	clock.h	/^u32 omap2_get_dpll_rate(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_get_iva_device	common.h	/^extern struct device *omap2_get_iva_device(void);$/;"	p	signature:(void)
omap2_get_l3_device	common.h	/^extern struct device *omap2_get_l3_device(void);$/;"	p	signature:(void)
omap2_get_mpuss_device	common.h	/^extern struct device *omap2_get_mpuss_device(void);$/;"	p	signature:(void)
omap2_gpio_prepare_for_idle	plat/gpio.h	/^extern void omap2_gpio_prepare_for_idle(int off_mode);$/;"	p	signature:(int off_mode)
omap2_gpio_resume_after_idle	plat/gpio.h	/^extern void omap2_gpio_resume_after_idle(void);$/;"	p	signature:(void)
omap2_hsmmc_info	hsmmc.h	/^struct omap2_hsmmc_info {$/;"	s
omap2_hsmmc_info::caps	hsmmc.h	/^	u32	caps;		\/* 4\/8 wires and any additional host$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::cover_only	hsmmc.h	/^	bool	cover_only;	\/* No card detect - just cover switch *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::deferred	hsmmc.h	/^	bool	deferred;	\/* mmc needs a deferred probe *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::ext_clock	hsmmc.h	/^	bool	ext_clock;	\/* use external pin for input clock *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::gpio_cd	hsmmc.h	/^	int	gpio_cd;	\/* or -EINVAL *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::gpio_wp	hsmmc.h	/^	int	gpio_wp;	\/* or -EINVAL *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::init_card	hsmmc.h	/^	void (*init_card)(struct mmc_card *card);$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::max_freq	hsmmc.h	/^	int	max_freq;	\/* maximum clock, if constrained by external$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::mmc	hsmmc.h	/^	u8	mmc;		\/* controller 1\/2\/3 *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::name	hsmmc.h	/^	char	*name;		\/* or NULL for default *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::no_off	hsmmc.h	/^	bool	no_off;		\/* power_saving and power is not to go off *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::no_off_init	hsmmc.h	/^	bool	no_off_init;	\/* no power off when not in MMC sleep state *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::nonremovable	hsmmc.h	/^	bool	nonremovable;	\/* Nonremovable e.g. eMMC *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::ocr_mask	hsmmc.h	/^	int	ocr_mask;	\/* temporary HACK *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::pdev	hsmmc.h	/^	struct platform_device *pdev;	\/* mmc controller instance *\/$/;"	m	struct:omap2_hsmmc_info	typeref:struct:omap2_hsmmc_info::platform_device	access:public
omap2_hsmmc_info::pm_caps	hsmmc.h	/^	u32	pm_caps;	\/* PM capabilities *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::power_saving	hsmmc.h	/^	bool	power_saving;	\/* Try to sleep or power off when possible *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::remux	hsmmc.h	/^	void (*remux)(struct device *dev, int slot, int power_on);$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::transceiver	hsmmc.h	/^	bool	transceiver;	\/* MMC-2 option *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_hsmmc_info::vcc_aux_disable_is_sleep	hsmmc.h	/^	bool	vcc_aux_disable_is_sleep; \/* Regulator off remapped to sleep *\/$/;"	m	struct:omap2_hsmmc_info	access:public
omap2_i2c_mux_pins	plat/i2c.h	/^void __init omap2_i2c_mux_pins(int bus_id);$/;"	p	signature:(int bus_id)
omap2_init_clk_clkdm	clock.h	/^void omap2_init_clk_clkdm(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_init_clksel_parent	clock.h	/^void omap2_init_clksel_parent(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_init_common_infrastructure	common.h	/^extern void omap2_init_common_infrastructure(void);$/;"	p	signature:(void)
omap2_init_dpll_parent	clock.h	/^void omap2_init_dpll_parent(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_init_irq	common.h	/^void omap2_init_irq(void);$/;"	p	signature:(void)
omap2_intc_handle_irq	common.h	/^void omap2_intc_handle_irq(struct pt_regs *regs);$/;"	p	signature:(struct pt_regs *regs)
omap2_mcspi_dev_attr	plat/mcspi.h	/^struct omap2_mcspi_dev_attr {$/;"	s
omap2_mcspi_dev_attr::num_chipselect	plat/mcspi.h	/^	unsigned short num_chipselect;$/;"	m	struct:omap2_mcspi_dev_attr	access:public
omap2_mcspi_device_config	plat/mcspi.h	/^struct omap2_mcspi_device_config {$/;"	s
omap2_mcspi_device_config::turbo_mode	plat/mcspi.h	/^	unsigned turbo_mode:1;$/;"	m	struct:omap2_mcspi_device_config	access:public
omap2_mcspi_platform_config	plat/mcspi.h	/^struct omap2_mcspi_platform_config {$/;"	s
omap2_mcspi_platform_config::num_cs	plat/mcspi.h	/^	unsigned short	num_cs;$/;"	m	struct:omap2_mcspi_platform_config	access:public
omap2_mcspi_platform_config::regs_offset	plat/mcspi.h	/^	unsigned int regs_offset;$/;"	m	struct:omap2_mcspi_platform_config	access:public
omap2_mux_init	plat/mux.h	/^extern int omap2_mux_init(void);$/;"	p	signature:(void)
omap2_osc_clk_recalc	clock2xxx.h	/^unsigned long omap2_osc_clk_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_pm_init	common.h	/^int omap2_pm_init(void);$/;"	p	signature:(void)
omap2_pm_init	common.h	/^static inline int omap2_pm_init(void)$/;"	f	signature:(void)
omap2_pmic_init	twl-common.h	/^static inline void omap2_pmic_init(const char *pmic_type,$/;"	f	signature:(const char *pmic_type, struct twl4030_platform_data *pmic_data)
omap2_prm_assert_hardreset	prm2xxx_3xxx.h	/^extern int omap2_prm_assert_hardreset(s16 prm_mod, u8 shift);$/;"	p	signature:(s16 prm_mod, u8 shift)
omap2_prm_clear_mod_reg_bits	prm2xxx_3xxx.h	/^extern u32 omap2_prm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx);$/;"	p	signature:(u32 bits, s16 module, s16 idx)
omap2_prm_deassert_hardreset	prm2xxx_3xxx.h	/^extern int omap2_prm_deassert_hardreset(s16 prm_mod, u8 rst_shift, u8 st_shift);$/;"	p	signature:(s16 prm_mod, u8 rst_shift, u8 st_shift)
omap2_prm_is_hardreset_asserted	prm2xxx_3xxx.h	/^extern int omap2_prm_is_hardreset_asserted(s16 prm_mod, u8 shift);$/;"	p	signature:(s16 prm_mod, u8 shift)
omap2_prm_read_mod_bits_shift	prm2xxx_3xxx.h	/^extern u32 omap2_prm_read_mod_bits_shift(s16 domain, s16 idx, u32 mask);$/;"	p	signature:(s16 domain, s16 idx, u32 mask)
omap2_prm_read_mod_reg	prm2xxx_3xxx.h	/^extern u32 omap2_prm_read_mod_reg(s16 module, u16 idx);$/;"	p	signature:(s16 module, u16 idx)
omap2_prm_rmw_mod_reg_bits	prm2xxx_3xxx.h	/^extern u32 omap2_prm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module, s16 idx);$/;"	p	signature:(u32 mask, u32 bits, s16 module, s16 idx)
omap2_prm_set_mod_reg_bits	prm2xxx_3xxx.h	/^extern u32 omap2_prm_set_mod_reg_bits(u32 bits, s16 module, s16 idx);$/;"	p	signature:(u32 bits, s16 module, s16 idx)
omap2_prm_write_mod_reg	prm2xxx_3xxx.h	/^extern void omap2_prm_write_mod_reg(u32 val, s16 module, u16 idx);$/;"	p	signature:(u32 val, s16 module, u16 idx)
omap2_pwrdm_get_mem_bank_onstate_mask	powerdomain.h	/^extern u32 omap2_pwrdm_get_mem_bank_onstate_mask(u8 bank);$/;"	p	signature:(u8 bank)
omap2_pwrdm_get_mem_bank_retst_mask	powerdomain.h	/^extern u32 omap2_pwrdm_get_mem_bank_retst_mask(u8 bank);$/;"	p	signature:(u8 bank)
omap2_pwrdm_get_mem_bank_stst_mask	powerdomain.h	/^extern u32 omap2_pwrdm_get_mem_bank_stst_mask(u8 bank);$/;"	p	signature:(u8 bank)
omap2_reprogram_dpllcore	clock2xxx.h	/^int omap2_reprogram_dpllcore(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap2_round_to_table_rate	clock2xxx.h	/^long omap2_round_to_table_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap2_sdrc_get_params	plat/sdrc.h	/^int omap2_sdrc_get_params(unsigned long r,$/;"	p	signature:(unsigned long r, struct omap_sdrc_params **sdrc_cs0, struct omap_sdrc_params **sdrc_cs1)
omap2_sdrc_init	plat/sdrc.h	/^static inline void __init omap2_sdrc_init(struct omap_sdrc_params *sdrc_cs0,$/;"	f	signature:(struct omap_sdrc_params *sdrc_cs0, struct omap_sdrc_params *sdrc_cs1)
omap2_sdrc_init	plat/sdrc.h	/^void omap2_sdrc_init(struct omap_sdrc_params *sdrc_cs0,$/;"	p	signature:(struct omap_sdrc_params *sdrc_cs0, struct omap_sdrc_params *sdrc_cs1)
omap2_select_table_rate	clock2xxx.h	/^int omap2_select_table_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap2_set_globals_242x	common.h	/^void omap2_set_globals_242x(void);$/;"	p	signature:(void)
omap2_set_globals_243x	common.h	/^void omap2_set_globals_243x(void);$/;"	p	signature:(void)
omap2_set_globals_3xxx	common.h	/^void omap2_set_globals_3xxx(void);$/;"	p	signature:(void)
omap2_set_globals_443x	board-panda.c	/^void __init omap2_set_globals_443x(void)$/;"	f	signature:(void)
omap2_set_globals_443x	common.h	/^void omap2_set_globals_443x(void);$/;"	p	signature:(void)
omap2_set_globals_5xxx	common.h	/^void omap2_set_globals_5xxx(void);$/;"	p	signature:(void)
omap2_set_globals_am33xx	common.h	/^void omap2_set_globals_am33xx(void);$/;"	p	signature:(void)
omap2_set_globals_control	common.h	/^void omap2_set_globals_control(struct omap_globals *);$/;"	p	signature:(struct omap_globals *)
omap2_set_globals_prcm	common.h	/^void omap2_set_globals_prcm(struct omap_globals *);$/;"	p	signature:(struct omap_globals *)
omap2_set_globals_sdrc	common.h	/^static inline void omap2_set_globals_sdrc(struct omap_globals *omap2_globals)$/;"	f	signature:(struct omap_globals *omap2_globals)
omap2_set_globals_sdrc	common.h	/^void omap2_set_globals_sdrc(struct omap_globals *);$/;"	p	signature:(struct omap_globals *)
omap2_set_globals_tap	common.h	/^void omap2_set_globals_tap(struct omap_globals *);$/;"	p	signature:(struct omap_globals *)
omap2_set_globals_tap	id.c	/^void __init omap2_set_globals_tap(struct omap_globals *omap2_globals)$/;"	f	signature:(struct omap_globals *omap2_globals)
omap2_set_globals_ti81xx	common.h	/^void omap2_set_globals_ti81xx(void);$/;"	p	signature:(void)
omap2_set_prcm	plat/sram.h	/^extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);$/;"	p	signature:(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass)
omap2_sms_restore_context	plat/sdrc.h	/^void omap2_sms_restore_context(void);$/;"	p	signature:(void)
omap2_sms_save_context	plat/sdrc.h	/^void omap2_sms_save_context(void);$/;"	p	signature:(void)
omap2_sms_write_rot_control	plat/sdrc.h	/^void omap2_sms_write_rot_control(u32 val, unsigned ctx);$/;"	p	signature:(u32 val, unsigned ctx)
omap2_sms_write_rot_physical_ba	plat/sdrc.h	/^void omap2_sms_write_rot_physical_ba(u32 val, unsigned ctx);$/;"	p	signature:(u32 val, unsigned ctx)
omap2_sms_write_rot_size	plat/sdrc.h	/^void omap2_sms_write_rot_size(u32 val, unsigned ctx);$/;"	p	signature:(u32 val, unsigned ctx)
omap2_sram_ddr_init	plat/sram.h	/^extern void omap2_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,$/;"	p	signature:(u32 *slow_dll_ctrl, u32 fast_dll_ctrl, u32 base_cs, u32 force_unlock)
omap2_sram_reprogram_sdrc	plat/sram.h	/^extern void omap2_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,$/;"	p	signature:(u32 perf_level, u32 dll_val, u32 mem_type)
omap2_table_mpu_recalc	clock2xxx.h	/^unsigned long omap2_table_mpu_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2_wait_clock_ready	clock.h	/^int omap2_wait_clock_ready(void __iomem *reg, u32 cval, const char *name);$/;"	p	signature:(void __iomem *reg, u32 cval, const char *name)
omap2_wd_timer_disable	wd_timer.h	/^extern int omap2_wd_timer_disable(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap2_wd_timer_reset	wd_timer.h	/^extern int omap2_wd_timer_reset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap2xxx_check_revision	id.c	/^void __init omap2xxx_check_revision(void)$/;"	f	signature:(void)
omap2xxx_check_revision	plat/cpu.h	/^void omap2xxx_check_revision(void);$/;"	p	signature:(void)
omap2xxx_clk_get_core_rate	clock2xxx.h	/^unsigned long omap2xxx_clk_get_core_rate(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2xxx_clk_prepare_for_reboot	clock.h	/^static inline void omap2xxx_clk_prepare_for_reboot(void)$/;"	f	signature:(void)
omap2xxx_clk_prepare_for_reboot	clock.h	/^void omap2xxx_clk_prepare_for_reboot(void);$/;"	p	signature:(void)
omap2xxx_clk_prepare_for_reboot	clock2xxx.h	/^void omap2xxx_clk_prepare_for_reboot(void);$/;"	p	signature:(void)
omap2xxx_cm_clkdm_disable_hwsup	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_clkdm_disable_hwsup(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap2xxx_cm_clkdm_enable_hwsup	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_clkdm_enable_hwsup(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap2xxx_cm_set_apll54_auto_low_power_stop	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_set_apll54_auto_low_power_stop(void);$/;"	p	signature:(void)
omap2xxx_cm_set_apll54_disable_autoidle	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_set_apll54_disable_autoidle(void);$/;"	p	signature:(void)
omap2xxx_cm_set_apll96_auto_low_power_stop	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_set_apll96_auto_low_power_stop(void);$/;"	p	signature:(void)
omap2xxx_cm_set_apll96_disable_autoidle	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_set_apll96_disable_autoidle(void);$/;"	p	signature:(void)
omap2xxx_cm_set_dpll_auto_low_power_stop	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_set_dpll_auto_low_power_stop(void);$/;"	p	signature:(void)
omap2xxx_cm_set_dpll_disable_autoidle	cm2xxx_3xxx.h	/^extern void omap2xxx_cm_set_dpll_disable_autoidle(void);$/;"	p	signature:(void)
omap2xxx_get_apll_clkin	clock2xxx.h	/^u32 omap2xxx_get_apll_clkin(void);$/;"	p	signature:(void)
omap2xxx_get_sysclkdiv	clock2xxx.h	/^u32 omap2xxx_get_sysclkdiv(void);$/;"	p	signature:(void)
omap2xxx_sdrc_dll_is_unlocked	plat/sdrc.h	/^u32 omap2xxx_sdrc_dll_is_unlocked(void);$/;"	p	signature:(void)
omap2xxx_sdrc_init_params	plat/sdrc.h	/^extern void omap2xxx_sdrc_init_params(u32 force_lock_to_unlock_mode);$/;"	p	signature:(u32 force_lock_to_unlock_mode)
omap2xxx_sdrc_reprogram	plat/sdrc.h	/^u32 omap2xxx_sdrc_reprogram(u32 level, u32 force);$/;"	p	signature:(u32 level, u32 force)
omap2xxx_sys_clk_recalc	clock2xxx.h	/^unsigned long omap2xxx_sys_clk_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap2xxx_voltagedomains_init	voltage.h	/^extern void omap2xxx_voltagedomains_init(void);$/;"	p	signature:(void)
omap3430_init_early	common.h	/^void omap3430_init_early(void);$/;"	p	signature:(void)
omap3430_init_early	io.c	/^void __init omap3430_init_early(void)$/;"	f	signature:(void)
omap3430_init_late	common.h	/^void omap3430_init_late(void);$/;"	p	signature:(void)
omap3430_init_late	io.c	/^void __init omap3430_init_late(void)$/;"	f	signature:(void)
omap34xx_cpu_suspend	pm.h	/^extern void omap34xx_cpu_suspend(int save_state);$/;"	p	signature:(int save_state)
omap34xx_map_common_io	common.h	/^extern void omap34xx_map_common_io(void);$/;"	p	signature:(void)
omap34xx_map_common_io	common.h	/^static inline void omap34xx_map_common_io(void)$/;"	f	signature:(void)
omap34xx_map_common_io	io.c	/^void __init omap34xx_map_common_io(void)$/;"	f	signature:(void)
omap35xx_init_early	common.h	/^void omap35xx_init_early(void);$/;"	p	signature:(void)
omap35xx_init_early	io.c	/^void __init omap35xx_init_early(void)$/;"	f	signature:(void)
omap35xx_init_late	common.h	/^void omap35xx_init_late(void);$/;"	p	signature:(void)
omap35xx_init_late	io.c	/^void __init omap35xx_init_late(void)$/;"	f	signature:(void)
omap3630_ctrl_disable_rta	control.h	/^extern void omap3630_ctrl_disable_rta(void);$/;"	p	signature:(void)
omap3630_init_early	common.h	/^void omap3630_init_early(void);$/;"	p	signature:(void)
omap3630_init_early	io.c	/^void __init omap3630_init_early(void)$/;"	f	signature:(void)
omap3630_init_late	common.h	/^void omap3630_init_late(void);$/;"	p	signature:(void)
omap3630_init_late	io.c	/^void __init omap3630_init_late(void)$/;"	f	signature:(void)
omap3_clear_scratchpad_contents	control.h	/^extern void omap3_clear_scratchpad_contents(void);$/;"	p	signature:(void)
omap3_clk_lock_dpll5	clock3xxx.h	/^void omap3_clk_lock_dpll5(void);$/;"	p	signature:(void)
omap3_clk_prepare_for_reboot	clock.h	/^static inline void omap3_clk_prepare_for_reboot(void)$/;"	f	signature:(void)
omap3_clk_prepare_for_reboot	clock.h	/^void omap3_clk_prepare_for_reboot(void);$/;"	p	signature:(void)
omap3_clkoutx2_recalc	clock.h	/^unsigned long omap3_clkoutx2_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_cm_restore_context	cm2xxx_3xxx.h	/^extern void omap3_cm_restore_context(void);$/;"	p	signature:(void)
omap3_cm_save_context	cm2xxx_3xxx.h	/^extern void omap3_cm_save_context(void);$/;"	p	signature:(void)
omap3_configure_core_dpll	plat/sram.h	/^extern u32 omap3_configure_core_dpll($/;"	p	signature:( u32 m2, u32 unlock_dll, u32 f, u32 inc, u32 sdrc_rfr_ctrl_0, u32 sdrc_actim_ctrl_a_0, u32 sdrc_actim_ctrl_b_0, u32 sdrc_mr_0, u32 sdrc_rfr_ctrl_1, u32 sdrc_actim_ctrl_a_1, u32 sdrc_actim_ctrl_b_1, u32 sdrc_mr_1)
omap3_control_restore_context	control.h	/^extern void omap3_control_restore_context(void);$/;"	p	signature:(void)
omap3_control_save_context	control.h	/^extern void omap3_control_save_context(void);$/;"	p	signature:(void)
omap3_core_dpll_m2_set_rate	clock3xxx.h	/^int omap3_core_dpll_m2_set_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap3_cpuinfo	id.c	/^static void __init omap3_cpuinfo(void)$/;"	f	file:	signature:(void)
omap3_ctrl_save_padconf	control.h	/^extern int omap3_ctrl_save_padconf(void);$/;"	p	signature:(void)
omap3_ctrl_write_boot_mode	control.h	/^extern void omap3_ctrl_write_boot_mode(u8 bootmode);$/;"	p	signature:(u8 bootmode)
omap3_do_wfi	pm.h	/^extern void omap3_do_wfi(void);$/;"	p	signature:(void)
omap3_dpll4_set_rate	clock3xxx.h	/^int omap3_dpll4_set_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap3_dpll_allow_idle	clock.h	/^void omap3_dpll_allow_idle(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_dpll_autoidle_read	clock.h	/^u32 omap3_dpll_autoidle_read(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_dpll_deny_idle	clock.h	/^void omap3_dpll_deny_idle(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_dpll_recalc	clock.h	/^unsigned long omap3_dpll_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_gpmc_restore_context	plat/gpmc.h	/^extern void omap3_gpmc_restore_context(void);$/;"	p	signature:(void)
omap3_gpmc_save_context	plat/gpmc.h	/^extern void omap3_gpmc_save_context(void);$/;"	p	signature:(void)
omap3_idle_init	pm.h	/^extern int __init omap3_idle_init(void);$/;"	p	signature:(void)
omap3_idle_init	pm.h	/^static inline int omap3_idle_init(void)$/;"	f	signature:(void)
omap3_init_camera	devices.h	/^int omap3_init_camera(struct isp_platform_data *pdata);$/;"	p	signature:(struct isp_platform_data *pdata)
omap3_init_early	common.h	/^void omap3_init_early(void);	\/* Do not use this one *\/$/;"	p	signature:(void)
omap3_init_early	io.c	/^void __init omap3_init_early(void)$/;"	f	signature:(void)
omap3_init_irq	common.h	/^void omap3_init_irq(void);$/;"	p	signature:(void)
omap3_init_late	common.h	/^void omap3_init_late(void);	\/* Do not use this one *\/$/;"	p	signature:(void)
omap3_init_late	io.c	/^void __init omap3_init_late(void)$/;"	f	signature:(void)
omap3_intc_handle_irq	common.h	/^void omap3_intc_handle_irq(struct pt_regs *regs);$/;"	p	signature:(struct pt_regs *regs)
omap3_intc_prepare_idle	common.h	/^void omap3_intc_prepare_idle(void);$/;"	p	signature:(void)
omap3_intc_resume_idle	common.h	/^void omap3_intc_resume_idle(void);$/;"	p	signature:(void)
omap3_intc_suspend	common.h	/^void omap3_intc_suspend(void);$/;"	p	signature:(void)
omap3_l3	omap_l3_smx.h	/^struct omap3_l3 {$/;"	s
omap3_l3::app_irq	omap_l3_smx.h	/^	int app_irq;$/;"	m	struct:omap3_l3	access:public
omap3_l3::debug_irq	omap_l3_smx.h	/^	int debug_irq;$/;"	m	struct:omap3_l3	access:public
omap3_l3::dev	omap_l3_smx.h	/^	struct device *dev;$/;"	m	struct:omap3_l3	typeref:struct:omap3_l3::device	access:public
omap3_l3::ick	omap_l3_smx.h	/^	struct clk *ick;$/;"	m	struct:omap3_l3	typeref:struct:omap3_l3::clk	access:public
omap3_l3::inband	omap_l3_smx.h	/^	unsigned inband:1;$/;"	m	struct:omap3_l3	access:public
omap3_l3::rt	omap_l3_smx.h	/^	void __iomem *rt;$/;"	m	struct:omap3_l3	access:public
omap3_l3_app_bases	omap_l3_smx.h	/^static unsigned int omap3_l3_app_bases[] = {$/;"	v
omap3_l3_bases	omap_l3_smx.h	/^static u32 *omap3_l3_bases[] = {$/;"	v
omap3_l3_code	omap_l3_smx.h	/^enum omap3_l3_code {$/;"	g
omap3_l3_debug_bases	omap_l3_smx.h	/^static unsigned int omap3_l3_debug_bases[] = {$/;"	v
omap3_l3_initiator_id	omap_l3_smx.h	/^enum omap3_l3_initiator_id {$/;"	g
omap3_map_io	common.h	/^void omap3_map_io(void);$/;"	p	signature:(void)
omap3_mux_init	mux.h	/^int omap3_mux_init(struct omap_board_mux *board_mux, int flags);$/;"	p	signature:(struct omap_board_mux *board_mux, int flags)
omap3_noncore_dpll_disable	clock.h	/^void omap3_noncore_dpll_disable(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_noncore_dpll_enable	clock.h	/^int omap3_noncore_dpll_enable(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap3_noncore_dpll_set_rate	clock.h	/^int omap3_noncore_dpll_set_rate(struct clk *clk, unsigned long rate);$/;"	p	signature:(struct clk *clk, unsigned long rate)
omap3_opp_init	pm.h	/^extern int omap3_opp_init(void);$/;"	p	signature:(void)
omap3_opp_init	pm.h	/^static inline int omap3_opp_init(void)$/;"	f	signature:(void)
omap3_pm_get_suspend_state	pm.h	/^extern int omap3_pm_get_suspend_state(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
omap3_pm_init	common.h	/^int omap3_pm_init(void);$/;"	p	signature:(void)
omap3_pm_init	common.h	/^static inline int omap3_pm_init(void)$/;"	f	signature:(void)
omap3_pm_off_mode_enable	pm.h	/^extern void omap3_pm_off_mode_enable(int);$/;"	p	signature:(int)
omap3_pm_set_suspend_state	pm.h	/^extern int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state);$/;"	p	signature:(struct powerdomain *pwrdm, int state)
omap3_pmic_get_config	twl-common.h	/^void omap3_pmic_get_config(struct twl4030_platform_data *pmic_data,$/;"	p	signature:(struct twl4030_platform_data *pmic_data, u32 pdata_flags, u32 regulators_flags)
omap3_pmic_init	twl-common.h	/^static inline void omap3_pmic_init(const char *pmic_type,$/;"	f	signature:(const char *pmic_type, struct twl4030_platform_data *pmic_data)
omap3_prm_vcvp_read	prm2xxx_3xxx.h	/^extern u32 omap3_prm_vcvp_read(u8 offset);$/;"	p	signature:(u8 offset)
omap3_prm_vcvp_rmw	prm2xxx_3xxx.h	/^extern u32 omap3_prm_vcvp_rmw(u32 mask, u32 bits, u8 offset);$/;"	p	signature:(u32 mask, u32 bits, u8 offset)
omap3_prm_vcvp_write	prm2xxx_3xxx.h	/^extern void omap3_prm_vcvp_write(u32 val, u8 offset);$/;"	p	signature:(u32 val, u8 offset)
omap3_prm_vp_check_txdone	prm2xxx_3xxx.h	/^u32 omap3_prm_vp_check_txdone(u8 vp_id);$/;"	p	signature:(u8 vp_id)
omap3_prm_vp_clear_txdone	prm2xxx_3xxx.h	/^void omap3_prm_vp_clear_txdone(u8 vp_id);$/;"	p	signature:(u8 vp_id)
omap3_restore	control.h	/^extern void omap3_restore(void);$/;"	p	signature:(void)
omap3_restore_3630	control.h	/^extern void omap3_restore_3630(void);$/;"	p	signature:(void)
omap3_restore_es3	control.h	/^extern void omap3_restore_es3(void);$/;"	p	signature:(void)
omap3_save_scratchpad_contents	control.h	/^extern void omap3_save_scratchpad_contents(void);$/;"	p	signature:(void)
omap3_save_scratchpad_contents	pm.h	/^extern void omap3_save_scratchpad_contents(void);$/;"	p	signature:(void)
omap3_sram_configure_core_dpll	plat/sram.h	/^extern u32 omap3_sram_configure_core_dpll($/;"	p	signature:( u32 m2, u32 unlock_dll, u32 f, u32 inc, u32 sdrc_rfr_ctrl_0, u32 sdrc_actim_ctrl_a_0, u32 sdrc_actim_ctrl_b_0, u32 sdrc_mr_0, u32 sdrc_rfr_ctrl_1, u32 sdrc_actim_ctrl_a_1, u32 sdrc_actim_ctrl_b_1, u32 sdrc_mr_1)
omap3_sram_restore_context	plat/sram.h	/^extern void omap3_sram_restore_context(void);$/;"	p	signature:(void)
omap3_twl_init	pm.h	/^extern int omap3_twl_init(void);$/;"	p	signature:(void)
omap3_twl_init	pm.h	/^static inline int omap3_twl_init(void)$/;"	f	signature:(void)
omap3_twl_set_sr_bit	pm.h	/^extern int omap3_twl_set_sr_bit(bool enable);$/;"	p	signature:(bool enable)
omap3xxx_check_features	id.c	/^void __init omap3xxx_check_features(void)$/;"	f	signature:(void)
omap3xxx_check_features	plat/cpu.h	/^void omap3xxx_check_features(void);$/;"	p	signature:(void)
omap3xxx_check_revision	id.c	/^void __init omap3xxx_check_revision(void)$/;"	f	signature:(void)
omap3xxx_check_revision	plat/cpu.h	/^void omap3xxx_check_revision(void);$/;"	p	signature:(void)
omap3xxx_clk_init	clock3xxx.h	/^int omap3xxx_clk_init(void);$/;"	p	signature:(void)
omap3xxx_clockdomains_init	clockdomain.h	/^extern void __init omap3xxx_clockdomains_init(void);$/;"	p	signature:(void)
omap3xxx_cm_clkdm_disable_hwsup	cm2xxx_3xxx.h	/^extern void omap3xxx_cm_clkdm_disable_hwsup(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap3xxx_cm_clkdm_enable_hwsup	cm2xxx_3xxx.h	/^extern void omap3xxx_cm_clkdm_enable_hwsup(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap3xxx_cm_clkdm_force_sleep	cm2xxx_3xxx.h	/^extern void omap3xxx_cm_clkdm_force_sleep(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap3xxx_cm_clkdm_force_wakeup	cm2xxx_3xxx.h	/^extern void omap3xxx_cm_clkdm_force_wakeup(s16 module, u32 mask);$/;"	p	signature:(s16 module, u32 mask)
omap3xxx_hwmod_init	plat/omap_hwmod.h	/^extern int omap3xxx_hwmod_init(void);$/;"	p	signature:(void)
omap3xxx_powerdomains_init	powerdomain.h	/^extern void omap3xxx_powerdomains_init(void);$/;"	p	signature:(void)
omap3xxx_prm_ocp_barrier	prm2xxx_3xxx.h	/^extern void omap3xxx_prm_ocp_barrier(void);$/;"	p	signature:(void)
omap3xxx_prm_read_pending_irqs	prm2xxx_3xxx.h	/^extern void omap3xxx_prm_read_pending_irqs(unsigned long *events);$/;"	p	signature:(unsigned long *events)
omap3xxx_prm_reconfigure_io_chain	prm2xxx_3xxx.h	/^extern void omap3xxx_prm_reconfigure_io_chain(void);$/;"	p	signature:(void)
omap3xxx_prm_restore_irqen	prm2xxx_3xxx.h	/^extern void omap3xxx_prm_restore_irqen(u32 *saved_mask);$/;"	p	signature:(u32 *saved_mask)
omap3xxx_prm_save_and_clear_irqen	prm2xxx_3xxx.h	/^extern void omap3xxx_prm_save_and_clear_irqen(u32 *saved_mask);$/;"	p	signature:(u32 *saved_mask)
omap3xxx_voltagedomains_init	voltage.h	/^extern void omap3xxx_voltagedomains_init(void);$/;"	p	signature:(void)
omap4	plat/omap_hwmod.h	/^		struct omap_hwmod_omap4_prcm omap4;$/;"	m	union:omap_hwmod::__anon10	typeref:struct:omap_hwmod::__anon10::omap_hwmod_omap4_prcm	access:public
omap4430_init_early	board-panda.c	/^void __init omap4430_init_early(void)$/;"	f	signature:(void)
omap4430_init_early	common.h	/^void omap4430_init_early(void);$/;"	p	signature:(void)
omap4430_init_early	io.c	/^void __init omap4430_init_early(void)$/;"	f	signature:(void)
omap4430_init_late	common.h	/^void omap4430_init_late(void);$/;"	p	signature:(void)
omap4430_init_late	io.c	/^void __init omap4430_init_late(void)$/;"	f	signature:(void)
omap4430_phy_exit	plat/usb.h	/^extern int omap4430_phy_exit(struct device *dev);$/;"	p	signature:(struct device *dev)
omap4430_phy_init	plat/usb.h	/^extern int omap4430_phy_init(struct device *dev);$/;"	p	signature:(struct device *dev)
omap4430_phy_power	plat/usb.h	/^extern int omap4430_phy_power(struct device *dev, int ID, int on);$/;"	p	signature:(struct device *dev, int ID, int on)
omap4430_phy_set_clk	plat/usb.h	/^extern int omap4430_phy_set_clk(struct device *dev, int on);$/;"	p	signature:(struct device *dev, int on)
omap4430_phy_suspend	plat/usb.h	/^extern int omap4430_phy_suspend(struct device *dev, int suspend);$/;"	p	signature:(struct device *dev, int suspend)
omap44xx_clockdomains_init	clockdomain.h	/^extern void __init omap44xx_clockdomains_init(void);$/;"	p	signature:(void)
omap44xx_hwmod_init	plat/omap_hwmod.h	/^extern int omap44xx_hwmod_init(void);$/;"	p	signature:(void)
omap44xx_init_machine	board-panda.c	/^static void omap44xx_init_machine()$/;"	f	file:
omap44xx_map_common_io	board-panda.c	/^void __init omap44xx_map_common_io(void)$/;"	f	signature:(void)
omap44xx_map_common_io	common.h	/^extern void omap44xx_map_common_io(void);$/;"	p	signature:(void)
omap44xx_map_common_io	common.h	/^static inline void omap44xx_map_common_io(void)$/;"	f	signature:(void)
omap44xx_map_common_io	io.c	/^void __init omap44xx_map_common_io(void)$/;"	f	signature:(void)
omap44xx_powerdomains_init	powerdomain.h	/^extern void omap44xx_powerdomains_init(void);$/;"	p	signature:(void)
omap44xx_prm_ocp_barrier	prm44xx.h	/^extern void omap44xx_prm_ocp_barrier(void);$/;"	p	signature:(void)
omap44xx_prm_read_pending_irqs	prm44xx.h	/^extern void omap44xx_prm_read_pending_irqs(unsigned long *events);$/;"	p	signature:(unsigned long *events)
omap44xx_prm_reconfigure_io_chain	prm44xx.h	/^extern void omap44xx_prm_reconfigure_io_chain(void);$/;"	p	signature:(void)
omap44xx_prm_restore_irqen	prm44xx.h	/^extern void omap44xx_prm_restore_irqen(u32 *saved_mask);$/;"	p	signature:(u32 *saved_mask)
omap44xx_prm_save_and_clear_irqen	prm44xx.h	/^extern void omap44xx_prm_save_and_clear_irqen(u32 *saved_mask);$/;"	p	signature:(u32 *saved_mask)
omap44xx_voltagedomains_init	voltage.h	/^extern void omap44xx_voltagedomains_init(void);$/;"	p	signature:(void)
omap4_clk_prepare_for_reboot	clock.h	/^static inline void omap4_clk_prepare_for_reboot(void)$/;"	f	signature:(void)
omap4_clk_prepare_for_reboot	clock.h	/^void omap4_clk_prepare_for_reboot(void);$/;"	p	signature:(void)
omap4_cm1_read_inst_reg	cm1_44xx.h	/^extern u32 omap4_cm1_read_inst_reg(s16 inst, u16 idx);$/;"	p	signature:(s16 inst, u16 idx)
omap4_cm1_rmw_inst_reg_bits	cm1_44xx.h	/^extern u32 omap4_cm1_rmw_inst_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx);$/;"	p	signature:(u32 mask, u32 bits, s16 inst, s16 idx)
omap4_cm1_write_inst_reg	cm1_44xx.h	/^extern void omap4_cm1_write_inst_reg(u32 val, s16 inst, u16 idx);$/;"	p	signature:(u32 val, s16 inst, u16 idx)
omap4_cm2_read_inst_reg	cm2_44xx.h	/^extern u32 omap4_cm2_read_inst_reg(s16 inst, u16 idx);$/;"	p	signature:(s16 inst, u16 idx)
omap4_cm2_rmw_inst_reg_bits	cm2_44xx.h	/^extern u32 omap4_cm2_rmw_inst_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx);$/;"	p	signature:(u32 mask, u32 bits, s16 inst, s16 idx)
omap4_cm2_write_inst_reg	cm2_44xx.h	/^extern void omap4_cm2_write_inst_reg(u32 val, s16 inst, u16 idx);$/;"	p	signature:(u32 val, s16 inst, u16 idx)
omap4_cminst_clear_inst_reg_bits	cminst44xx.h	/^extern u32 omap4_cminst_clear_inst_reg_bits(u32 bits, u8 part, s16 inst,$/;"	p	signature:(u32 bits, u8 part, s16 inst, s16 idx)
omap4_cminst_clkdm_disable_hwsup	cminst44xx.h	/^extern void omap4_cminst_clkdm_disable_hwsup(u8 part, s16 inst, u16 cdoffs);$/;"	p	signature:(u8 part, s16 inst, u16 cdoffs)
omap4_cminst_clkdm_enable_hwsup	cminst44xx.h	/^extern void omap4_cminst_clkdm_enable_hwsup(u8 part, s16 inst, u16 cdoffs);$/;"	p	signature:(u8 part, s16 inst, u16 cdoffs)
omap4_cminst_clkdm_force_sleep	cminst44xx.h	/^extern void omap4_cminst_clkdm_force_sleep(u8 part, s16 inst, u16 cdoffs);$/;"	p	signature:(u8 part, s16 inst, u16 cdoffs)
omap4_cminst_clkdm_force_wakeup	cminst44xx.h	/^extern void omap4_cminst_clkdm_force_wakeup(u8 part, s16 inst, u16 cdoffs);$/;"	p	signature:(u8 part, s16 inst, u16 cdoffs)
omap4_cminst_is_clkdm_in_hwsup	cminst44xx.h	/^extern bool omap4_cminst_is_clkdm_in_hwsup(u8 part, s16 inst, u16 cdoffs);$/;"	p	signature:(u8 part, s16 inst, u16 cdoffs)
omap4_cminst_module_disable	cminst44xx.h	/^extern void omap4_cminst_module_disable(u8 part, u16 inst, s16 cdoffs,$/;"	p	signature:(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)
omap4_cminst_module_enable	cminst44xx.h	/^extern void omap4_cminst_module_enable(u8 mode, u8 part, u16 inst, s16 cdoffs,$/;"	p	signature:(u8 mode, u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)
omap4_cminst_read_inst_reg	cminst44xx.h	/^extern u32 omap4_cminst_read_inst_reg(u8 part, s16 inst, u16 idx);$/;"	p	signature:(u8 part, s16 inst, u16 idx)
omap4_cminst_read_inst_reg_bits	cminst44xx.h	/^extern u32 omap4_cminst_read_inst_reg_bits(u8 part, u16 inst, s16 idx,$/;"	p	signature:(u8 part, u16 inst, s16 idx, u32 mask)
omap4_cminst_rmw_inst_reg_bits	cminst44xx.h	/^extern u32 omap4_cminst_rmw_inst_reg_bits(u32 mask, u32 bits, u8 part,$/;"	p	signature:(u32 mask, u32 bits, u8 part, s16 inst, s16 idx)
omap4_cminst_set_inst_reg_bits	cminst44xx.h	/^extern u32 omap4_cminst_set_inst_reg_bits(u32 bits, u8 part, s16 inst,$/;"	p	signature:(u32 bits, u8 part, s16 inst, s16 idx)
omap4_cminst_wait_module_idle	cminst44xx.h	/^extern int omap4_cminst_wait_module_idle(u8 part, u16 inst, s16 cdoffs,$/;"	p	signature:(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)
omap4_cminst_wait_module_ready	cminst44xx.h	/^extern int omap4_cminst_wait_module_ready(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs);$/;"	p	signature:(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)
omap4_cminst_write_inst_reg	cminst44xx.h	/^extern void omap4_cminst_write_inst_reg(u32 val, u8 part, s16 inst, u16 idx);$/;"	p	signature:(u32 val, u8 part, s16 inst, u16 idx)
omap4_core_cbl_ball	mux44xx.c	/^static struct omap_ball __initdata omap4_core_cbl_ball[] = {$/;"	v	typeref:struct:__initdata	file:
omap4_core_cbl_ball	mux44xx.c	754;"	d	file:
omap4_core_cbs_ball	mux44xx.c	/^static struct omap_ball __initdata omap4_core_cbs_ball[] = {$/;"	v	typeref:struct:__initdata	file:
omap4_core_cbs_ball	mux44xx.c	1200;"	d	file:
omap4_core_muxmodes	mux44xx.c	/^static struct omap_mux __initdata omap4_core_muxmodes[] = {$/;"	v	typeref:struct:__initdata	file:
omap4_cpu_resume	common.h	/^extern void omap4_cpu_resume(void);$/;"	p	signature:(void)
omap4_cpu_resume	common.h	/^static inline void omap4_cpu_resume(void)$/;"	f	signature:(void)
omap4_ctrl_pad_readl	control.h	/^extern u32 omap4_ctrl_pad_readl(u16 offset);$/;"	p	signature:(u16 offset)
omap4_ctrl_pad_readl	control.h	421;"	d
omap4_ctrl_pad_writel	control.h	/^extern void omap4_ctrl_pad_writel(u32 val, u16 offset);$/;"	p	signature:(u32 val, u16 offset)
omap4_ctrl_pad_writel	control.h	425;"	d
omap4_dpll_regm4xen_recalc	clock.h	/^unsigned long omap4_dpll_regm4xen_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap4_dpll_regm4xen_round_rate	clock.h	/^long omap4_dpll_regm4xen_round_rate(struct clk *clk, unsigned long target_rate);$/;"	p	signature:(struct clk *clk, unsigned long target_rate)
omap4_dpllmx_allow_gatectrl	clock.h	/^void omap4_dpllmx_allow_gatectrl(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap4_dpllmx_deny_gatectrl	clock.h	/^void omap4_dpllmx_deny_gatectrl(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap4_dpllmx_gatectrl_read	clock.h	/^int omap4_dpllmx_gatectrl_read(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap4_enter_lowpower	common.h	/^extern int omap4_enter_lowpower(unsigned int cpu, unsigned int power_state);$/;"	p	signature:(unsigned int cpu, unsigned int power_state)
omap4_enter_lowpower	common.h	/^static inline int omap4_enter_lowpower(unsigned int cpu,$/;"	f	signature:(unsigned int cpu, unsigned int power_state)
omap4_es2_core_subset	mux44xx.c	/^static struct omap_mux __initdata omap4_es2_core_subset[] = {$/;"	v	typeref:struct:__initdata	file:
omap4_finish_suspend	common.h	/^extern int omap4_finish_suspend(unsigned long cpu_state);$/;"	p	signature:(unsigned long cpu_state)
omap4_finish_suspend	common.h	/^static inline int omap4_finish_suspend(unsigned long cpu_state)$/;"	f	signature:(unsigned long cpu_state)
omap4_get_dsp_device	common.h	/^extern struct device *omap4_get_dsp_device(void);$/;"	p	signature:(void)
omap4_get_l2cache_base	common.h	/^extern void __iomem *omap4_get_l2cache_base(void);$/;"	p	signature:(void)
omap4_get_sar_ram_base	common.h	/^extern void __iomem *omap4_get_sar_ram_base(void);$/;"	p	signature:(void)
omap4_get_scu_base	common.h	/^extern void __iomem *omap4_get_scu_base(void);$/;"	p	signature:(void)
omap4_get_scu_base	common.h	/^static inline void __iomem *omap4_get_scu_base(void)$/;"	f	signature:(void)
omap4_globals	board-panda.c	/^static struct omap_globals omap4_globals = {$/;"	v	typeref:struct:omap_globals	file:
omap4_hotplug_cpu	common.h	/^extern int omap4_hotplug_cpu(unsigned int cpu, unsigned int power_state);$/;"	p	signature:(unsigned int cpu, unsigned int power_state)
omap4_hotplug_cpu	common.h	/^static inline int omap4_hotplug_cpu(unsigned int cpu, unsigned int power_state)$/;"	f	signature:(unsigned int cpu, unsigned int power_state)
omap4_idle_init	pm.h	/^extern int __init omap4_idle_init(void);$/;"	p	signature:(void)
omap4_idle_init	pm.h	/^static inline int omap4_idle_init(void)$/;"	f	signature:(void)
omap4_keyboard_init	plat/omap4-keypad.h	/^extern int omap4_keyboard_init(struct omap4_keypad_platform_data *,$/;"	p	signature:(struct omap4_keypad_platform_data *, struct omap_board_data *)
omap4_l3	omap_l3_noc.h	/^struct omap4_l3 {$/;"	s
omap4_l3::app_irq	omap_l3_noc.h	/^	int app_irq;$/;"	m	struct:omap4_l3	access:public
omap4_l3::debug_irq	omap_l3_noc.h	/^	int debug_irq;$/;"	m	struct:omap4_l3	access:public
omap4_l3::dev	omap_l3_noc.h	/^	struct device *dev;$/;"	m	struct:omap4_l3	typeref:struct:omap4_l3::device	access:public
omap4_l3::ick	omap_l3_noc.h	/^	struct clk *ick;$/;"	m	struct:omap4_l3	typeref:struct:omap4_l3::clk	access:public
omap4_l3::l3_base	omap_l3_noc.h	/^	void __iomem *l3_base[L3_MODULES];$/;"	m	struct:omap4_l3	access:public
omap4_map_io	board-panda.c	/^void __init omap4_map_io(void)$/;"	f	signature:(void)
omap4_map_io	common.h	/^void omap4_map_io(void);$/;"	p	signature:(void)
omap4_mpuss_init	common.h	/^extern int omap4_mpuss_init(void);$/;"	p	signature:(void)
omap4_mpuss_init	common.h	/^static inline int omap4_mpuss_init(void)$/;"	f	signature:(void)
omap4_mpuss_read_prev_context_state	common.h	/^extern u32 omap4_mpuss_read_prev_context_state(void);$/;"	p	signature:(void)
omap4_mpuss_read_prev_context_state	common.h	/^static inline u32 omap4_mpuss_read_prev_context_state(void)$/;"	f	signature:(void)
omap4_mux_init	mux.h	/^int omap4_mux_init(struct omap_board_mux *board_subset,$/;"	p	signature:(struct omap_board_mux *board_subset, struct omap_board_mux *board_wkup_subset, int flags)
omap4_mux_init	mux44xx.c	/^int __init omap4_mux_init(struct omap_board_mux *board_subset,$/;"	f	signature:(struct omap_board_mux *board_subset, struct omap_board_mux *board_wkup_subset, int flags)
omap4_opp_init	pm.h	/^extern int omap4_opp_init(void);$/;"	p	signature:(void)
omap4_opp_init	pm.h	/^static inline int omap4_opp_init(void)$/;"	f	signature:(void)
omap4_panda_init	board-panda.c	/^static void __init omap4_panda_init(void)$/;"	f	file:	signature:(void)
omap4_panda_init_rev	board-panda.c	/^static void omap4_panda_init_rev(void)$/;"	f	file:	signature:(void)
omap4_pm_init	common.h	/^int omap4_pm_init(void);$/;"	p	signature:(void)
omap4_pm_init	common.h	/^static inline int omap4_pm_init(void)$/;"	f	signature:(void)
omap4_pmic_get_config	twl-common.h	/^void omap4_pmic_get_config(struct twl4030_platform_data *pmic_data,$/;"	p	signature:(struct twl4030_platform_data *pmic_data, u32 pdata_flags, u32 regulators_flags)
omap4_pmic_init	twl-common.h	/^void omap4_pmic_init(const char *pmic_type,$/;"	p	signature:(const char *pmic_type, struct twl4030_platform_data *pmic_data, struct twl6040_platform_data *audio_data, int twl6040_irq)
omap4_prcm_mpu_read_inst_reg	prcm_mpu44xx.h	/^extern u32 omap4_prcm_mpu_read_inst_reg(s16 inst, u16 idx);$/;"	p	signature:(s16 inst, u16 idx)
omap4_prcm_mpu_rmw_inst_reg_bits	prcm_mpu44xx.h	/^extern u32 omap4_prcm_mpu_rmw_inst_reg_bits(u32 mask, u32 bits, s16 inst,$/;"	p	signature:(u32 mask, u32 bits, s16 inst, s16 idx)
omap4_prcm_mpu_write_inst_reg	prcm_mpu44xx.h	/^extern void omap4_prcm_mpu_write_inst_reg(u32 val, s16 inst, u16 idx);$/;"	p	signature:(u32 val, s16 inst, u16 idx)
omap4_prm_read_inst_reg	prm44xx.h	/^extern u32 omap4_prm_read_inst_reg(s16 inst, u16 idx);$/;"	p	signature:(s16 inst, u16 idx)
omap4_prm_rmw_inst_reg_bits	prm44xx.h	/^extern u32 omap4_prm_rmw_inst_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx);$/;"	p	signature:(u32 mask, u32 bits, s16 inst, s16 idx)
omap4_prm_vcvp_read	prm44xx.h	/^extern u32 omap4_prm_vcvp_read(u8 offset);$/;"	p	signature:(u8 offset)
omap4_prm_vcvp_rmw	prm44xx.h	/^extern u32 omap4_prm_vcvp_rmw(u32 mask, u32 bits, u8 offset);$/;"	p	signature:(u32 mask, u32 bits, u8 offset)
omap4_prm_vcvp_write	prm44xx.h	/^extern void omap4_prm_vcvp_write(u32 val, u8 offset);$/;"	p	signature:(u32 val, u8 offset)
omap4_prm_vp_check_txdone	prm44xx.h	/^u32 omap4_prm_vp_check_txdone(u8 vp_id);$/;"	p	signature:(u8 vp_id)
omap4_prm_vp_clear_txdone	prm44xx.h	/^void omap4_prm_vp_clear_txdone(u8 vp_id);$/;"	p	signature:(u8 vp_id)
omap4_prm_write_inst_reg	prm44xx.h	/^extern void omap4_prm_write_inst_reg(u32 val, s16 inst, u16 idx);$/;"	p	signature:(u32 val, s16 inst, u16 idx)
omap4_prminst_assert_hardreset	prminst44xx.h	/^extern int omap4_prminst_assert_hardreset(u8 shift, u8 part, s16 inst,$/;"	p	signature:(u8 shift, u8 part, s16 inst, u16 rstctrl_offs)
omap4_prminst_deassert_hardreset	prminst44xx.h	/^extern int omap4_prminst_deassert_hardreset(u8 shift, u8 part, s16 inst,$/;"	p	signature:(u8 shift, u8 part, s16 inst, u16 rstctrl_offs)
omap4_prminst_global_warm_sw_reset	prminst44xx.h	/^extern void omap4_prminst_global_warm_sw_reset(void);$/;"	p	signature:(void)
omap4_prminst_is_hardreset_asserted	prminst44xx.h	/^extern int omap4_prminst_is_hardreset_asserted(u8 shift, u8 part, s16 inst,$/;"	p	signature:(u8 shift, u8 part, s16 inst, u16 rstctrl_offs)
omap4_prminst_read_inst_reg	prminst44xx.h	/^extern u32 omap4_prminst_read_inst_reg(u8 part, s16 inst, u16 idx);$/;"	p	signature:(u8 part, s16 inst, u16 idx)
omap4_prminst_rmw_inst_reg_bits	prminst44xx.h	/^extern u32 omap4_prminst_rmw_inst_reg_bits(u32 mask, u32 bits, u8 part,$/;"	p	signature:(u32 mask, u32 bits, u8 part, s16 inst, u16 idx)
omap4_prminst_write_inst_reg	prminst44xx.h	/^extern void omap4_prminst_write_inst_reg(u32 val, u8 part, s16 inst, u16 idx);$/;"	p	signature:(u32 val, u8 part, s16 inst, u16 idx)
omap4_twl6030_hsmmc_init	common.h	/^extern int omap4_twl6030_hsmmc_init(struct omap2_hsmmc_info *controllers);$/;"	p	signature:(struct omap2_hsmmc_info *controllers)
omap4_twl_init	pm.h	/^extern int omap4_twl_init(void);$/;"	p	signature:(void)
omap4_twl_init	pm.h	/^static inline int omap4_twl_init(void)$/;"	f	signature:(void)
omap4_wkup_cbl_cbs_ball	mux44xx.c	/^static struct omap_ball __initdata omap4_wkup_cbl_cbs_ball[] = {$/;"	v	typeref:struct:__initdata	file:
omap4_wkup_cbl_cbs_ball	mux44xx.c	1309;"	d	file:
omap4_wkup_muxmodes	mux44xx.c	/^static struct omap_mux __initdata omap4_wkup_muxmodes[] = {$/;"	v	typeref:struct:__initdata	file:
omap4xxx_check_features	id.c	/^void __init omap4xxx_check_features(void)$/;"	f	signature:(void)
omap4xxx_check_features	plat/cpu.h	/^void omap4xxx_check_features(void);$/;"	p	signature:(void)
omap4xxx_check_revision	id.c	/^void __init omap4xxx_check_revision(void)$/;"	f	signature:(void)
omap4xxx_check_revision	plat/cpu.h	/^void omap4xxx_check_revision(void);$/;"	p	signature:(void)
omap4xxx_clk_init	clock44xx.h	/^int omap4xxx_clk_init(void);$/;"	p	signature:(void)
omap5_init_early	common.h	/^void omap5_init_early(void);$/;"	p	signature:(void)
omap5_init_early	io.c	/^void __init omap5_init_early(void)$/;"	f	signature:(void)
omap5_map_common_io	common.h	/^extern void omap5_map_common_io(void);$/;"	p	signature:(void)
omap5_map_common_io	common.h	/^static inline void omap5_map_common_io(void)$/;"	f	signature:(void)
omap5_map_common_io	io.c	/^void __init omap5_map_common_io(void)$/;"	f	signature:(void)
omap5_map_io	common.h	/^void omap5_map_io(void);$/;"	p	signature:(void)
omap5_secondary_startup	common.h	/^extern void omap5_secondary_startup(void);$/;"	p	signature:(void)
omap5xxx_check_revision	id.c	/^void __init omap5xxx_check_revision(void)$/;"	f	signature:(void)
omap5xxx_check_revision	plat/cpu.h	/^void omap5xxx_check_revision(void);$/;"	p	signature:(void)
omap7xx_index	plat/mux.h	/^enum omap7xx_index {$/;"	g
omap_ads7846_init	common-board-devices.h	/^void omap_ads7846_init(int bus_num, int gpio_pendown, int gpio_debounce,$/;"	p	signature:(int bus_num, int gpio_pendown, int gpio_debounce, struct ads7846_platform_data *board_pdata)
omap_auxcoreboot_addr	common.h	/^extern void omap_auxcoreboot_addr(u32 cpu_addr);$/;"	p	signature:(u32 cpu_addr)
omap_backlight_config	plat/board.h	/^struct omap_backlight_config {$/;"	s
omap_backlight_config::default_intensity	plat/board.h	/^	int default_intensity;$/;"	m	struct:omap_backlight_config	access:public
omap_backlight_config::set_power	plat/board.h	/^	int (*set_power)(struct device *dev, int state);$/;"	m	struct:omap_backlight_config	access:public
omap_ball	mux.h	/^struct omap_ball {$/;"	s
omap_ball::balls	mux.h	/^	char	*balls[OMAP_MUX_NR_SIDES];$/;"	m	struct:omap_ball	access:public
omap_ball::reg_offset	mux.h	/^	u16	reg_offset;$/;"	m	struct:omap_ball	access:public
omap_barrier_reserve_memblock	plat/omap-secure.h	/^extern int omap_barrier_reserve_memblock(void);$/;"	p	signature:(void)
omap_barrier_reserve_memblock	plat/omap-secure.h	/^static inline void omap_barrier_reserve_memblock(void)$/;"	f	signature:(void)
omap_barriers_init	board-panda.c	/^void __init omap_barriers_init(void)$/;"	f	signature:(void)
omap_barriers_init	common.h	/^void omap_barriers_init(void);$/;"	p	signature:(void)
omap_board_config_entry	plat/board.h	/^struct omap_board_config_entry {$/;"	s
omap_board_config_entry::data	plat/board.h	/^	u8  data[0];$/;"	m	struct:omap_board_config_entry	access:public
omap_board_config_entry::len	plat/board.h	/^	u16 len;$/;"	m	struct:omap_board_config_entry	access:public
omap_board_config_entry::tag	plat/board.h	/^	u16 tag;$/;"	m	struct:omap_board_config_entry	access:public
omap_board_config_kernel	plat/board.h	/^struct omap_board_config_kernel {$/;"	s
omap_board_config_kernel::data	plat/board.h	/^	const void *data;$/;"	m	struct:omap_board_config_kernel	access:public
omap_board_config_kernel::tag	plat/board.h	/^	u16 tag;$/;"	m	struct:omap_board_config_kernel	access:public
omap_board_data	mux.h	/^struct omap_board_data {$/;"	s
omap_board_data::flags	mux.h	/^	u32			flags;$/;"	m	struct:omap_board_data	access:public
omap_board_data::id	mux.h	/^	int			id;$/;"	m	struct:omap_board_data	access:public
omap_board_data::pads	mux.h	/^	struct omap_device_pad	*pads;$/;"	m	struct:omap_board_data	typeref:struct:omap_board_data::omap_device_pad	access:public
omap_board_data::pads_cnt	mux.h	/^	int			pads_cnt;$/;"	m	struct:omap_board_data	access:public
omap_board_mux	mux.h	/^struct omap_board_mux {$/;"	s
omap_board_mux::reg_offset	mux.h	/^	u16	reg_offset;$/;"	m	struct:omap_board_mux	access:public
omap_board_mux::value	mux.h	/^	u16	value;$/;"	m	struct:omap_board_mux	access:public
omap_boot_reason_config	plat/board.h	/^struct omap_boot_reason_config {$/;"	s
omap_boot_reason_config::reason_str	plat/board.h	/^	char reason_str[12];$/;"	m	struct:omap_boot_reason_config	access:public
omap_bus_sync	mach/barriers.h	/^extern void omap_bus_sync(void);$/;"	p	signature:(void)
omap_camera_sensor_config	plat/board.h	/^struct omap_camera_sensor_config {$/;"	s
omap_camera_sensor_config::power_off	plat/board.h	/^	int (*power_off)(void * data);$/;"	m	struct:omap_camera_sensor_config	access:public
omap_camera_sensor_config::power_on	plat/board.h	/^	int (*power_on)(void * data);$/;"	m	struct:omap_camera_sensor_config	access:public
omap_camera_sensor_config::reset_gpio	plat/board.h	/^	u16 reset_gpio;$/;"	m	struct:omap_camera_sensor_config	access:public
omap_cfg_reg	plat/mux.h	/^extern int omap_cfg_reg(unsigned long reg_cfg);$/;"	p	signature:(unsigned long reg_cfg)
omap_cfg_reg	plat/mux.h	/^static inline int omap_cfg_reg(unsigned long reg_cfg) { return 0; }$/;"	f	signature:(unsigned long reg_cfg)
omap_change_voltscale_method	voltage.h	/^void omap_change_voltscale_method(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, int voltscale_method)
omap_check_revision	plat/common.h	/^extern void __init omap_check_revision(void);$/;"	p	signature:(void)
omap_clear_dma	plat/dma.h	/^extern void omap_clear_dma(int lch);$/;"	p	signature:(int lch)
omap_clk	plat/clkdev_omap.h	/^struct omap_clk {$/;"	s
omap_clk::cpu	plat/clkdev_omap.h	/^	u16				cpu;$/;"	m	struct:omap_clk	access:public
omap_clk::lk	plat/clkdev_omap.h	/^	struct clk_lookup		lk;$/;"	m	struct:omap_clk	typeref:struct:omap_clk::clk_lookup	access:public
omap_clk_disable_autoidle_all	plat/clock.h	/^extern int omap_clk_disable_autoidle_all(void);$/;"	p	signature:(void)
omap_clk_enable_autoidle_all	plat/clock.h	/^extern int omap_clk_enable_autoidle_all(void);$/;"	p	signature:(void)
omap_clk_get_by_name	plat/clock.h	/^extern struct clk *omap_clk_get_by_name(const char *name);$/;"	p	signature:(const char *name)
omap_clock_config	plat/board.h	/^struct omap_clock_config {$/;"	s
omap_clock_config::system_clock_type	plat/board.h	/^	u8 system_clock_type;$/;"	m	struct:omap_clock_config	access:public
omap_cm_base_init	prcm-common.h	/^extern void omap_cm_base_init(void);$/;"	p	signature:(void)
omap_cm_base_init	prcm-common.h	/^static inline void omap_cm_base_init(void)$/;"	f	signature:(void)
omap_common_init_early	board-panda.c	/^static void __init omap_common_init_early(void)$/;"	f	file:	signature:(void)
omap_common_init_early	io.c	/^static void __init omap_common_init_early(void)$/;"	f	file:	signature:(void)
omap_ctrl_base_get	control.h	/^extern void __iomem *omap_ctrl_base_get(void);$/;"	p	signature:(void)
omap_ctrl_base_get	control.h	417;"	d
omap_ctrl_readb	control.h	/^extern u8 omap_ctrl_readb(u16 offset);$/;"	p	signature:(u16 offset)
omap_ctrl_readb	control.h	418;"	d
omap_ctrl_readl	control.h	/^extern u32 omap_ctrl_readl(u16 offset);$/;"	p	signature:(u16 offset)
omap_ctrl_readl	control.h	420;"	d
omap_ctrl_readw	control.h	/^extern u16 omap_ctrl_readw(u16 offset);$/;"	p	signature:(u16 offset)
omap_ctrl_readw	control.h	419;"	d
omap_ctrl_write_dsp_boot_addr	control.h	/^extern void omap_ctrl_write_dsp_boot_addr(u32 bootaddr);$/;"	p	signature:(u32 bootaddr)
omap_ctrl_write_dsp_boot_mode	control.h	/^extern void omap_ctrl_write_dsp_boot_mode(u8 bootmode);$/;"	p	signature:(u8 bootmode)
omap_ctrl_writeb	control.h	/^extern void omap_ctrl_writeb(u8 val, u16 offset);$/;"	p	signature:(u8 val, u16 offset)
omap_ctrl_writeb	control.h	422;"	d
omap_ctrl_writel	control.h	/^extern void omap_ctrl_writel(u32 val, u16 offset);$/;"	p	signature:(u32 val, u16 offset)
omap_ctrl_writel	control.h	424;"	d
omap_ctrl_writew	control.h	/^extern void omap_ctrl_writew(u16 val, u16 offset);$/;"	p	signature:(u16 val, u16 offset)
omap_ctrl_writew	control.h	423;"	d
omap_da_to_va	plat/iovmm.h	/^extern void *omap_da_to_va(struct device *dev, u32 da);$/;"	p	signature:(struct device *dev, u32 da)
omap_device	plat/omap_device.h	/^struct omap_device {$/;"	s
omap_device::_dev_wakeup_lat_limit	plat/omap_device.h	/^	u32				_dev_wakeup_lat_limit;$/;"	m	struct:omap_device	access:public
omap_device::_state	plat/omap_device.h	/^	u8				_state;$/;"	m	struct:omap_device	access:public
omap_device::dev_wakeup_lat	plat/omap_device.h	/^	u32				dev_wakeup_lat;$/;"	m	struct:omap_device	access:public
omap_device::flags	plat/omap_device.h	/^	u8                              flags;$/;"	m	struct:omap_device	access:public
omap_device::hwmods	plat/omap_device.h	/^	struct omap_hwmod		**hwmods;$/;"	m	struct:omap_device	typeref:struct:omap_device::omap_hwmod	access:public
omap_device::hwmods_cnt	plat/omap_device.h	/^	u8				hwmods_cnt;$/;"	m	struct:omap_device	access:public
omap_device::pdev	plat/omap_device.h	/^	struct platform_device		*pdev;$/;"	m	struct:omap_device	typeref:struct:omap_device::platform_device	access:public
omap_device::pm_lat_level	plat/omap_device.h	/^	s8				pm_lat_level;$/;"	m	struct:omap_device	access:public
omap_device::pm_lats	plat/omap_device.h	/^	struct omap_device_pm_latency	*pm_lats;$/;"	m	struct:omap_device	typeref:struct:omap_device::omap_device_pm_latency	access:public
omap_device::pm_lats_cnt	plat/omap_device.h	/^	u8				pm_lats_cnt;$/;"	m	struct:omap_device	access:public
omap_device_align_pm_lat	plat/omap_device.h	/^int omap_device_align_pm_lat(struct platform_device *pdev,$/;"	p	signature:(struct platform_device *pdev, u32 new_wakeup_lat_limit)
omap_device_alloc	plat/omap_device.h	/^struct omap_device *omap_device_alloc(struct platform_device *pdev,$/;"	p	signature:(struct platform_device *pdev, struct omap_hwmod **ohs, int oh_cnt, struct omap_device_pm_latency *pm_lats, int pm_lats_cnt)
omap_device_build	plat/omap_device.h	/^struct platform_device *omap_device_build(const char *pdev_name, int pdev_id,$/;"	p	signature:(const char *pdev_name, int pdev_id, struct omap_hwmod *oh, void *pdata, int pdata_len, struct omap_device_pm_latency *pm_lats, int pm_lats_cnt, int is_early_device)
omap_device_build_ss	plat/omap_device.h	/^struct platform_device *omap_device_build_ss(const char *pdev_name, int pdev_id,$/;"	p	signature:(const char *pdev_name, int pdev_id, struct omap_hwmod **oh, int oh_cnt, void *pdata, int pdata_len, struct omap_device_pm_latency *pm_lats, int pm_lats_cnt, int is_early_device)
omap_device_delete	plat/omap_device.h	/^void omap_device_delete(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_disable_clocks	plat/omap_device.h	/^int omap_device_disable_clocks(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_disable_idle_on_suspend	plat/omap_device.h	/^void omap_device_disable_idle_on_suspend(struct platform_device *pdev)$/;"	f	signature:(struct platform_device *pdev)
omap_device_enable	plat/omap_device.h	/^int omap_device_enable(struct platform_device *pdev);$/;"	p	signature:(struct platform_device *pdev)
omap_device_enable_clocks	plat/omap_device.h	/^int omap_device_enable_clocks(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_enable_hwmods	plat/omap_device.h	/^int omap_device_enable_hwmods(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_get_by_hwmod_name	plat/omap_device.h	/^struct device *omap_device_get_by_hwmod_name(const char *oh_name);$/;"	p	signature:(const char *oh_name)
omap_device_get_context_loss_count	plat/omap_device.h	/^int omap_device_get_context_loss_count(struct platform_device *pdev);$/;"	p	signature:(struct platform_device *pdev)
omap_device_get_pwrdm	plat/omap_device.h	/^struct powerdomain *omap_device_get_pwrdm(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_get_rt_va	plat/omap_device.h	/^void __iomem *omap_device_get_rt_va(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_idle	plat/omap_device.h	/^int omap_device_idle(struct platform_device *pdev);$/;"	p	signature:(struct platform_device *pdev)
omap_device_idle_hwmods	plat/omap_device.h	/^int omap_device_idle_hwmods(struct omap_device *od);$/;"	p	signature:(struct omap_device *od)
omap_device_pad	mux.h	/^struct omap_device_pad {$/;"	s
omap_device_pad::enable	mux.h	/^	u16				enable;$/;"	m	struct:omap_device_pad	access:public
omap_device_pad::flags	mux.h	/^	u8				flags;$/;"	m	struct:omap_device_pad	access:public
omap_device_pad::idle	mux.h	/^	u16				idle;$/;"	m	struct:omap_device_pad	access:public
omap_device_pad::mux	mux.h	/^	struct omap_mux			*mux;$/;"	m	struct:omap_device_pad	typeref:struct:omap_device_pad::omap_mux	access:public
omap_device_pad::name	mux.h	/^	char				*name;$/;"	m	struct:omap_device_pad	access:public
omap_device_pad::off	mux.h	/^	u16				off;$/;"	m	struct:omap_device_pad	access:public
omap_device_pad::partition	mux.h	/^	struct omap_mux_partition	*partition;$/;"	m	struct:omap_device_pad	typeref:struct:omap_device_pad::omap_mux_partition	access:public
omap_device_pm_latency	plat/omap_device.h	/^struct omap_device_pm_latency {$/;"	s
omap_device_pm_latency::activate_func	plat/omap_device.h	/^	int (*activate_func)(struct omap_device *od);$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_pm_latency::activate_lat	plat/omap_device.h	/^	u32 activate_lat;$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_pm_latency::activate_lat_worst	plat/omap_device.h	/^	u32 activate_lat_worst;$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_pm_latency::deactivate_func	plat/omap_device.h	/^	int (*deactivate_func)(struct omap_device *od);$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_pm_latency::deactivate_lat	plat/omap_device.h	/^	u32 deactivate_lat;$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_pm_latency::deactivate_lat_worst	plat/omap_device.h	/^	u32 deactivate_lat_worst;$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_pm_latency::flags	plat/omap_device.h	/^	u32 flags;$/;"	m	struct:omap_device_pm_latency	access:public
omap_device_register	plat/omap_device.h	/^int omap_device_register(struct platform_device *pdev);$/;"	p	signature:(struct platform_device *pdev)
omap_device_shutdown	plat/omap_device.h	/^int omap_device_shutdown(struct platform_device *pdev);$/;"	p	signature:(struct platform_device *pdev)
omap_devinit_smartreflex	pm.h	/^extern int omap_devinit_smartreflex(void);$/;"	p	signature:(void)
omap_devinit_smartreflex	pm.h	/^static inline int omap_devinit_smartreflex(void)$/;"	f	signature:(void)
omap_die_id	mach/id.h	/^struct omap_die_id {$/;"	s
omap_die_id::id_0	mach/id.h	/^	u32 id_0;$/;"	m	struct:omap_die_id	access:public
omap_die_id::id_1	mach/id.h	/^	u32 id_1;$/;"	m	struct:omap_die_id	access:public
omap_die_id::id_2	mach/id.h	/^	u32 id_2;$/;"	m	struct:omap_die_id	access:public
omap_die_id::id_3	mach/id.h	/^	u32 id_3;$/;"	m	struct:omap_die_id	access:public
omap_disable_dma_irq	plat/dma.h	/^extern void omap_disable_dma_irq(int ch, u16 irq_bits);$/;"	p	signature:(int ch, u16 irq_bits)
omap_dm_timer	plat/dmtimer.h	/^struct omap_dm_timer {$/;"	s
omap_dm_timer::capability	plat/dmtimer.h	/^	u32 capability;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::context	plat/dmtimer.h	/^	struct timer_regs context;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::timer_regs	access:public
omap_dm_timer::ctx_loss_count	plat/dmtimer.h	/^	int ctx_loss_count;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::fclk	plat/dmtimer.h	/^	struct clk *fclk;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::clk	access:public
omap_dm_timer::func_base	plat/dmtimer.h	/^	void __iomem	*func_base;	\/* function register base *\/$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::id	plat/dmtimer.h	/^	int id;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::io_base	plat/dmtimer.h	/^	void __iomem	*io_base;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::irq	plat/dmtimer.h	/^	int irq;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::irq_dis	plat/dmtimer.h	/^	void __iomem	*irq_dis;	\/* irq disable, only on v2 ip *\/$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::irq_ena	plat/dmtimer.h	/^	void __iomem	*irq_ena;	\/* irq enable *\/$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::irq_stat	plat/dmtimer.h	/^	void __iomem	*irq_stat;	\/* TISR\/IRQSTATUS interrupt status *\/$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::node	plat/dmtimer.h	/^	struct list_head node;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::list_head	access:public
omap_dm_timer::pdev	plat/dmtimer.h	/^	struct platform_device *pdev;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::platform_device	access:public
omap_dm_timer::pend	plat/dmtimer.h	/^	void __iomem	*pend;		\/* write pending *\/$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::phys_base	plat/dmtimer.h	/^	unsigned long phys_base;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::posted	plat/dmtimer.h	/^	unsigned posted:1;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::rate	plat/dmtimer.h	/^	unsigned long rate;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::reserved	plat/dmtimer.h	/^	unsigned reserved:1;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::revision	plat/dmtimer.h	/^	int revision;$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer::sys_stat	plat/dmtimer.h	/^	void __iomem	*sys_stat;	\/* TISTAT timer status *\/$/;"	m	struct:omap_dm_timer	access:public
omap_dm_timer_disable	plat/dmtimer.h	/^void omap_dm_timer_disable(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_enable	plat/dmtimer.h	/^void omap_dm_timer_enable(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_free	plat/dmtimer.h	/^int omap_dm_timer_free(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_get_fclk	plat/dmtimer.h	/^struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_get_irq	plat/dmtimer.h	/^int omap_dm_timer_get_irq(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_modify_idlect_mask	plat/dmtimer.h	/^u32 omap_dm_timer_modify_idlect_mask(u32 inputmask);$/;"	p	signature:(u32 inputmask)
omap_dm_timer_prepare	plat/dmtimer.h	/^int omap_dm_timer_prepare(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_read_counter	plat/dmtimer.h	/^unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_read_status	plat/dmtimer.h	/^unsigned int omap_dm_timer_read_status(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_request	plat/dmtimer.h	/^struct omap_dm_timer *omap_dm_timer_request(void);$/;"	p	signature:(void)
omap_dm_timer_request_specific	plat/dmtimer.h	/^struct omap_dm_timer *omap_dm_timer_request_specific(int timer_id);$/;"	p	signature:(int timer_id)
omap_dm_timer_reserve_systimer	plat/dmtimer.h	/^int omap_dm_timer_reserve_systimer(int id);$/;"	p	signature:(int id)
omap_dm_timer_set_int_enable	plat/dmtimer.h	/^int omap_dm_timer_set_int_enable(struct omap_dm_timer *timer, unsigned int value);$/;"	p	signature:(struct omap_dm_timer *timer, unsigned int value)
omap_dm_timer_set_load	plat/dmtimer.h	/^int omap_dm_timer_set_load(struct omap_dm_timer *timer, int autoreload, unsigned int value);$/;"	p	signature:(struct omap_dm_timer *timer, int autoreload, unsigned int value)
omap_dm_timer_set_load_start	plat/dmtimer.h	/^int omap_dm_timer_set_load_start(struct omap_dm_timer *timer, int autoreload, unsigned int value);$/;"	p	signature:(struct omap_dm_timer *timer, int autoreload, unsigned int value)
omap_dm_timer_set_match	plat/dmtimer.h	/^int omap_dm_timer_set_match(struct omap_dm_timer *timer, int enable, unsigned int match);$/;"	p	signature:(struct omap_dm_timer *timer, int enable, unsigned int match)
omap_dm_timer_set_prescaler	plat/dmtimer.h	/^int omap_dm_timer_set_prescaler(struct omap_dm_timer *timer, int prescaler);$/;"	p	signature:(struct omap_dm_timer *timer, int prescaler)
omap_dm_timer_set_pwm	plat/dmtimer.h	/^int omap_dm_timer_set_pwm(struct omap_dm_timer *timer, int def_on, int toggle, int trigger);$/;"	p	signature:(struct omap_dm_timer *timer, int def_on, int toggle, int trigger)
omap_dm_timer_set_source	plat/dmtimer.h	/^int omap_dm_timer_set_source(struct omap_dm_timer *timer, int source);$/;"	p	signature:(struct omap_dm_timer *timer, int source)
omap_dm_timer_start	plat/dmtimer.h	/^int omap_dm_timer_start(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_stop	plat/dmtimer.h	/^int omap_dm_timer_stop(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_trigger	plat/dmtimer.h	/^int omap_dm_timer_trigger(struct omap_dm_timer *timer);$/;"	p	signature:(struct omap_dm_timer *timer)
omap_dm_timer_write_counter	plat/dmtimer.h	/^int omap_dm_timer_write_counter(struct omap_dm_timer *timer, unsigned int value);$/;"	p	signature:(struct omap_dm_timer *timer, unsigned int value)
omap_dm_timer_write_status	plat/dmtimer.h	/^int omap_dm_timer_write_status(struct omap_dm_timer *timer, unsigned int value);$/;"	p	signature:(struct omap_dm_timer *timer, unsigned int value)
omap_dm_timers_active	plat/dmtimer.h	/^int omap_dm_timers_active(void);$/;"	p	signature:(void)
omap_dma_burst_mode	plat/dma.h	/^enum omap_dma_burst_mode {$/;"	g
omap_dma_chain_a_transfer	plat/dma.h	/^extern int omap_dma_chain_a_transfer(int chain_id, int src_start,$/;"	p	signature:(int chain_id, int src_start, int dest_start, int elem_count, int frame_count, void *callbk_data)
omap_dma_chain_status	plat/dma.h	/^extern int omap_dma_chain_status(int chain_id);$/;"	p	signature:(int chain_id)
omap_dma_channel_mode	plat/dma.h	/^enum omap_dma_channel_mode {$/;"	g
omap_dma_channel_params	plat/dma.h	/^struct omap_dma_channel_params {$/;"	s
omap_dma_channel_params::burst_mode	plat/dma.h	/^	enum omap_dma_burst_mode burst_mode; \/* Burst mode 4\/8\/16 words *\/$/;"	m	struct:omap_dma_channel_params	typeref:enum:omap_dma_channel_params::omap_dma_burst_mode	access:public
omap_dma_channel_params::data_type	plat/dma.h	/^	int data_type;		\/* data type 8,16,32 *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::dst_amode	plat/dma.h	/^	int dst_amode;		\/* constant, post increment, indexed,$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::dst_ei	plat/dma.h	/^	int dst_ei;		\/* source element index *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::dst_fi	plat/dma.h	/^	int dst_fi;		\/* source frame index *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::dst_port	plat/dma.h	/^	int dst_port;		\/* Only on OMAP1 REVISIT: Is this needed? *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::dst_start	plat/dma.h	/^	unsigned long dst_start;	\/* source address : physical *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::elem_count	plat/dma.h	/^	int elem_count;		\/* number of elements in a frame *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::frame_count	plat/dma.h	/^	int frame_count;	\/* number of frames in a element *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::ie	plat/dma.h	/^	int ie;			\/* interrupt enabled *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::read_prio	plat/dma.h	/^	unsigned char read_prio;\/* read priority *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::src_amode	plat/dma.h	/^	int src_amode;		\/* constant, post increment, indexed,$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::src_ei	plat/dma.h	/^	int src_ei;		\/* source element index *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::src_fi	plat/dma.h	/^	int src_fi;		\/* source frame index *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::src_or_dst_synch	plat/dma.h	/^	int src_or_dst_synch;	\/* source synch(1) or destination synch(0) *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::src_port	plat/dma.h	/^	int src_port;		\/* Only on OMAP1 REVISIT: Is this needed? *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::src_start	plat/dma.h	/^	unsigned long src_start;	\/* source address : physical *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::sync_mode	plat/dma.h	/^	int sync_mode;		\/* sycn on element, frame , block or packet *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::trigger	plat/dma.h	/^	int trigger;		\/* trigger attached if the channel is$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_channel_params::write_prio	plat/dma.h	/^	unsigned char write_prio;\/* write priority *\/$/;"	m	struct:omap_dma_channel_params	access:public
omap_dma_color_mode	plat/dma.h	/^enum omap_dma_color_mode {$/;"	g
omap_dma_dev_attr	plat/dma.h	/^struct omap_dma_dev_attr {$/;"	s
omap_dma_dev_attr::chan	plat/dma.h	/^	struct omap_dma_lch *chan;$/;"	m	struct:omap_dma_dev_attr	typeref:struct:omap_dma_dev_attr::omap_dma_lch	access:public
omap_dma_dev_attr::chan_count	plat/dma.h	/^	u16 chan_count;$/;"	m	struct:omap_dma_dev_attr	access:public
omap_dma_dev_attr::dev_caps	plat/dma.h	/^	u32 dev_caps;$/;"	m	struct:omap_dma_dev_attr	access:public
omap_dma_dev_attr::lch_count	plat/dma.h	/^	u16 lch_count;$/;"	m	struct:omap_dma_dev_attr	access:public
omap_dma_disable_irq	plat/dma.h	/^extern void omap_dma_disable_irq(int lch);$/;"	p	signature:(int lch)
omap_dma_global_context_restore	plat/dma.h	/^void omap_dma_global_context_restore(void);$/;"	p	signature:(void)
omap_dma_global_context_save	plat/dma.h	/^void omap_dma_global_context_save(void);$/;"	p	signature:(void)
omap_dma_lch	plat/dma.h	/^struct omap_dma_lch {$/;"	s
omap_dma_lch::callback	plat/dma.h	/^	void (*callback)(int lch, u16 ch_status, void *data);$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::chain_id	plat/dma.h	/^	int chain_id;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::data	plat/dma.h	/^	void *data;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::dev_id	plat/dma.h	/^	int dev_id;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::dev_name	plat/dma.h	/^	const char *dev_name;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::enabled_irqs	plat/dma.h	/^	u16 enabled_irqs;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::flags	plat/dma.h	/^	long flags;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::next_lch	plat/dma.h	/^	int next_lch;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::next_linked_ch	plat/dma.h	/^	int next_linked_ch;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::prev_linked_ch	plat/dma.h	/^	int prev_linked_ch;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::saved_csr	plat/dma.h	/^	u16 saved_csr;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::state	plat/dma.h	/^	int state;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_lch::status	plat/dma.h	/^	int status;$/;"	m	struct:omap_dma_lch	access:public
omap_dma_link_lch	plat/dma.h	/^extern void omap_dma_link_lch(int lch_head, int lch_queue);$/;"	p	signature:(int lch_head, int lch_queue)
omap_dma_running	plat/dma.h	/^extern int omap_dma_running(void);$/;"	p	signature:(void)
omap_dma_set_global_params	plat/dma.h	/^extern void omap_dma_set_global_params(int arb_rate, int max_fifo_depth,$/;"	p	signature:(int arb_rate, int max_fifo_depth, int tparams)
omap_dma_set_prio_lch	plat/dma.h	/^extern int omap_dma_set_prio_lch(int lch, unsigned char read_prio,$/;"	p	signature:(int lch, unsigned char read_prio, unsigned char write_prio)
omap_dma_unlink_lch	plat/dma.h	/^extern void omap_dma_unlink_lch(int lch_head, int lch_queue);$/;"	p	signature:(int lch_head, int lch_queue)
omap_dma_write_mode	plat/dma.h	/^enum omap_dma_write_mode {$/;"	g
omap_do_wfi	common.h	/^extern void omap_do_wfi(void);$/;"	p	signature:(void)
omap_dsp_platform_data	plat/dsp.h	/^struct omap_dsp_platform_data {$/;"	s
omap_dsp_platform_data::cpu_get_freq	plat/dsp.h	/^	unsigned long (*cpu_get_freq) (void);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::cpu_set_freq	plat/dsp.h	/^	void (*cpu_set_freq) (unsigned long f);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_cm_read	plat/dsp.h	/^	u32 (*dsp_cm_read)(s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_cm_rmw_bits	plat/dsp.h	/^	u32 (*dsp_cm_rmw_bits)(u32, u32, s16, s16);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_cm_write	plat/dsp.h	/^	void (*dsp_cm_write)(u32, s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_get_opp	plat/dsp.h	/^	u8 (*dsp_get_opp) (void);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_prm_read	plat/dsp.h	/^	u32 (*dsp_prm_read)(s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_prm_rmw_bits	plat/dsp.h	/^	u32 (*dsp_prm_rmw_bits)(u32, u32, s16, s16);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_prm_write	plat/dsp.h	/^	void (*dsp_prm_write)(u32, s16 , u16);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::dsp_set_min_opp	plat/dsp.h	/^	void (*dsp_set_min_opp) (u8 opp_id);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::mpu_speed	plat/dsp.h	/^	unsigned long mpu_speed[6];$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::phys_mempool_base	plat/dsp.h	/^	phys_addr_t phys_mempool_base;$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::phys_mempool_size	plat/dsp.h	/^	phys_addr_t phys_mempool_size;$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::set_bootaddr	plat/dsp.h	/^	void (*set_bootaddr)(u32);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_platform_data::set_bootmode	plat/dsp.h	/^	void (*set_bootmode)(u8);$/;"	m	struct:omap_dsp_platform_data	access:public
omap_dsp_reserve_sdram_memblock	plat/dsp.h	/^extern void omap_dsp_reserve_sdram_memblock(void);$/;"	p	signature:(void)
omap_dsp_reserve_sdram_memblock	plat/dsp.h	/^static inline void omap_dsp_reserve_sdram_memblock(void) { }$/;"	f	signature:(void)
omap_dss_dispc_dev_attr	display.h	/^struct omap_dss_dispc_dev_attr {$/;"	s
omap_dss_dispc_dev_attr::has_framedonetv_irq	display.h	/^	bool	has_framedonetv_irq;$/;"	m	struct:omap_dss_dispc_dev_attr	access:public
omap_dss_dispc_dev_attr::manager_count	display.h	/^	u8	manager_count;$/;"	m	struct:omap_dss_dispc_dev_attr	access:public
omap_dss_reset	plat/common.h	/^extern int omap_dss_reset(struct omap_hwmod *);$/;"	p	signature:(struct omap_hwmod *)
omap_dump_tlb_entries	plat/iommu.h	/^omap_dump_tlb_entries(struct omap_iommu *obj, char *buf, ssize_t len);$/;"	p	signature:(struct omap_iommu *obj, char *buf, ssize_t len)
omap_ecc	plat/gpmc.h	/^enum omap_ecc {$/;"	g
omap_enable_dma_irq	plat/dma.h	/^extern void omap_enable_dma_irq(int ch, u16 irq_bits);$/;"	p	signature:(int ch, u16 irq_bits)
omap_enable_smartreflex_on_init	pm.h	/^extern void omap_enable_smartreflex_on_init(void);$/;"	p	signature:(void)
omap_enable_smartreflex_on_init	pm.h	/^static inline void omap_enable_smartreflex_on_init(void) {}$/;"	f	signature:(void)
omap_fbmem_config	plat/board.h	/^struct omap_fbmem_config {$/;"	s
omap_fbmem_config::size	plat/board.h	/^	u32 size;$/;"	m	struct:omap_fbmem_config	access:public
omap_fbmem_config::start	plat/board.h	/^	u32 start;$/;"	m	struct:omap_fbmem_config	access:public
omap_features	id.c	/^u32 omap_features;$/;"	v
omap_find_iovm_area	plat/iovmm.h	/^extern struct iovm_struct *omap_find_iovm_area(struct device *dev, u32 da);$/;"	p	signature:(struct device *dev, u32 da)
omap_fixed_divisor_recalc	plat/clock.h	/^unsigned long omap_fixed_divisor_recalc(struct clk *clk);$/;"	p	signature:(struct clk *clk)
omap_flash_part_config	plat/board.h	/^struct omap_flash_part_config {$/;"	s
omap_flash_part_config::part_table	plat/board.h	/^	char part_table[0];$/;"	m	struct:omap_flash_part_config	access:public
omap_foreach_iommu_device	plat/iommu.h	/^extern int omap_foreach_iommu_device(void *data,$/;"	p	signature:(void *data, int (*fn)(struct device *, void *))
omap_free_dma	plat/dma.h	/^extern void omap_free_dma(int ch);$/;"	p	signature:(int ch)
omap_free_dma_chain	plat/dma.h	/^extern int omap_free_dma_chain(int chain_id);$/;"	p	signature:(int chain_id)
omap_get_config	plat/board.h	118;"	d
omap_get_die_id	id.c	/^void omap_get_die_id(struct omap_die_id *odi)$/;"	f	signature:(struct omap_die_id *odi)
omap_get_die_id	mach/id.h	/^void omap_get_die_id(struct omap_die_id *odi);$/;"	p	signature:(struct omap_die_id *odi)
omap_get_dma_active_status	plat/dma.h	/^extern int omap_get_dma_active_status(int lch);$/;"	p	signature:(int lch)
omap_get_dma_chain_dst_pos	plat/dma.h	/^extern int omap_get_dma_chain_dst_pos(int chain_id);$/;"	p	signature:(int chain_id)
omap_get_dma_chain_index	plat/dma.h	/^extern int omap_get_dma_chain_index(int chain_id, int *ei, int *fi);$/;"	p	signature:(int chain_id, int *ei, int *fi)
omap_get_dma_chain_src_pos	plat/dma.h	/^extern int omap_get_dma_chain_src_pos(int chain_id);$/;"	p	signature:(int chain_id)
omap_get_dma_dst_pos	plat/dma.h	/^extern dma_addr_t omap_get_dma_dst_pos(int lch);$/;"	p	signature:(int lch)
omap_get_dma_index	plat/dma.h	/^extern int omap_get_dma_index(int lch, int *ei, int *fi);$/;"	p	signature:(int lch, int *ei, int *fi)
omap_get_dma_src_pos	plat/dma.h	/^extern dma_addr_t omap_get_dma_src_pos(int lch);$/;"	p	signature:(int lch)
omap_get_nr_config	plat/board.h	120;"	d
omap_get_var_config	plat/board.h	/^extern const void *__init omap_get_var_config(u16 tag, size_t *len);$/;"	p	signature:(u16 tag, size_t *len)
omap_get_wakeupgen_base	mach/omap-wakeupgen.h	/^extern void __iomem *omap_get_wakeupgen_base(void);$/;"	p	signature:(void)
omap_gic_of_init	common.h	/^void omap_gic_of_init(void);$/;"	p	signature:(void)
omap_globals	common.h	/^struct omap_globals {$/;"	s
omap_globals::cm	common.h	/^	void __iomem	*cm;             \/* Clock Management *\/$/;"	m	struct:omap_globals	access:public
omap_globals::cm2	common.h	/^	void __iomem	*cm2;$/;"	m	struct:omap_globals	access:public
omap_globals::ctrl	common.h	/^	void __iomem	*ctrl;           \/* System Control Module *\/$/;"	m	struct:omap_globals	access:public
omap_globals::ctrl_pad	common.h	/^	void __iomem	*ctrl_pad;	\/* PAD Control Module *\/$/;"	m	struct:omap_globals	access:public
omap_globals::prcm_mpu	common.h	/^	void __iomem	*prcm_mpu;$/;"	m	struct:omap_globals	access:public
omap_globals::prm	common.h	/^	void __iomem	*prm;            \/* Power and Reset Management *\/$/;"	m	struct:omap_globals	access:public
omap_globals::sdrc	common.h	/^	void __iomem	*sdrc;           \/* SDRAM Controller *\/$/;"	m	struct:omap_globals	access:public
omap_globals::sms	common.h	/^	void __iomem	*sms;            \/* SDRAM Memory Scheduler *\/$/;"	m	struct:omap_globals	access:public
omap_globals::tap	common.h	/^	void __iomem	*tap;		\/* Control module ID code *\/$/;"	m	struct:omap_globals	access:public
omap_gpio_dev_attr	plat/gpio.h	/^struct omap_gpio_dev_attr {$/;"	s
omap_gpio_dev_attr::bank_width	plat/gpio.h	/^	int bank_width;		\/* GPIO bank width *\/$/;"	m	struct:omap_gpio_dev_attr	access:public
omap_gpio_dev_attr::dbck_flag	plat/gpio.h	/^	bool dbck_flag;		\/* dbck required or not - True for OMAP3&4 *\/$/;"	m	struct:omap_gpio_dev_attr	access:public
omap_gpio_platform_data	plat/gpio.h	/^struct omap_gpio_platform_data {$/;"	s
omap_gpio_platform_data::bank_stride	plat/gpio.h	/^	int bank_stride;	\/* Only needed for omap1 MPUIO *\/$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::bank_type	plat/gpio.h	/^	int bank_type;$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::bank_width	plat/gpio.h	/^	int bank_width;		\/* GPIO bank width *\/$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::dbck_flag	plat/gpio.h	/^	bool dbck_flag;		\/* dbck required or not - True for OMAP3&4 *\/$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::get_context_loss_count	plat/gpio.h	/^	int (*get_context_loss_count)(struct device *dev);$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::is_mpuio	plat/gpio.h	/^	bool is_mpuio;		\/* whether the bank is of type MPUIO *\/$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::loses_context	plat/gpio.h	/^	bool loses_context;	\/* whether the bank would ever lose context *\/$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::non_wakeup_gpios	plat/gpio.h	/^	u32 non_wakeup_gpios;$/;"	m	struct:omap_gpio_platform_data	access:public
omap_gpio_platform_data::regs	plat/gpio.h	/^	struct omap_gpio_reg_offs *regs;$/;"	m	struct:omap_gpio_platform_data	typeref:struct:omap_gpio_platform_data::omap_gpio_reg_offs	access:public
omap_gpio_reg_offs	plat/gpio.h	/^struct omap_gpio_reg_offs {$/;"	s
omap_gpio_reg_offs::clr_dataout	plat/gpio.h	/^	u16 clr_dataout;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::clr_irqenable	plat/gpio.h	/^	u16 clr_irqenable;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::ctrl	plat/gpio.h	/^	u16 ctrl;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::datain	plat/gpio.h	/^	u16 datain;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::dataout	plat/gpio.h	/^	u16 dataout;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::debounce	plat/gpio.h	/^	u16 debounce;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::debounce_en	plat/gpio.h	/^	u16 debounce_en;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::direction	plat/gpio.h	/^	u16 direction;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::edgectrl1	plat/gpio.h	/^	u16 edgectrl1;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::edgectrl2	plat/gpio.h	/^	u16 edgectrl2;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::fallingdetect	plat/gpio.h	/^	u16 fallingdetect;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqctrl	plat/gpio.h	/^	u16 irqctrl;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqenable	plat/gpio.h	/^	u16 irqenable;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqenable2	plat/gpio.h	/^	u16 irqenable2;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqenable_inv	plat/gpio.h	/^	bool irqenable_inv;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqstatus	plat/gpio.h	/^	u16 irqstatus;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqstatus2	plat/gpio.h	/^	u16 irqstatus2;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqstatus_raw0	plat/gpio.h	/^	u16 irqstatus_raw0;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::irqstatus_raw1	plat/gpio.h	/^	u16 irqstatus_raw1;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::leveldetect0	plat/gpio.h	/^	u16 leveldetect0;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::leveldetect1	plat/gpio.h	/^	u16 leveldetect1;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::pinctrl	plat/gpio.h	/^	u16 pinctrl;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::revision	plat/gpio.h	/^	u16 revision;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::risingdetect	plat/gpio.h	/^	u16 risingdetect;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::set_dataout	plat/gpio.h	/^	u16 set_dataout;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::set_irqenable	plat/gpio.h	/^	u16 set_irqenable;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_reg_offs::wkup_en	plat/gpio.h	/^	u16 wkup_en;$/;"	m	struct:omap_gpio_reg_offs	access:public
omap_gpio_switch	plat/gpio-switch.h	/^struct omap_gpio_switch {$/;"	s
omap_gpio_switch::debounce_falling	plat/gpio-switch.h	/^	u16 debounce_falling;$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::debounce_rising	plat/gpio-switch.h	/^	u16 debounce_rising;$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::flags	plat/gpio-switch.h	/^	unsigned flags:4;$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::gpio	plat/gpio-switch.h	/^	s16 gpio;$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::name	plat/gpio-switch.h	/^	const char *name;$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::notify	plat/gpio-switch.h	/^	void (* notify)(void *data, int state);$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::notify_data	plat/gpio-switch.h	/^	void *notify_data;$/;"	m	struct:omap_gpio_switch	access:public
omap_gpio_switch::type	plat/gpio-switch.h	/^	unsigned type:4;$/;"	m	struct:omap_gpio_switch	access:public
omap_has_menelaus	plat/menelaus.h	44;"	d
omap_has_menelaus	plat/menelaus.h	46;"	d
omap_hdq1w_reset	plat/hdq1w.h	/^extern int omap_hdq1w_reset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hsmmc_init	hsmmc.h	/^static inline void omap_hsmmc_init(struct omap2_hsmmc_info *info)$/;"	f	signature:(struct omap2_hsmmc_info *info)
omap_hsmmc_init	hsmmc.h	/^void omap_hsmmc_init(struct omap2_hsmmc_info *);$/;"	p	signature:(struct omap2_hsmmc_info *)
omap_hsmmc_late_init	hsmmc.h	/^static inline void omap_hsmmc_late_init(struct omap2_hsmmc_info *info)$/;"	f	signature:(struct omap2_hsmmc_info *info)
omap_hsmmc_late_init	hsmmc.h	/^void omap_hsmmc_late_init(struct omap2_hsmmc_info *);$/;"	p	signature:(struct omap2_hsmmc_info *)
omap_hwmod	plat/omap_hwmod.h	/^struct omap_hwmod {$/;"	s
omap_hwmod::__anon10::omap2	plat/omap_hwmod.h	/^		struct omap_hwmod_omap2_prcm omap2;$/;"	m	union:omap_hwmod::__anon10	typeref:struct:omap_hwmod::__anon10::omap_hwmod_omap2_prcm	access:public
omap_hwmod::__anon10::omap4	plat/omap_hwmod.h	/^		struct omap_hwmod_omap4_prcm omap4;$/;"	m	union:omap_hwmod::__anon10	typeref:struct:omap_hwmod::__anon10::omap_hwmod_omap4_prcm	access:public
omap_hwmod::_clk	plat/omap_hwmod.h	/^	struct clk			*_clk;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::clk	access:public
omap_hwmod::_int_flags	plat/omap_hwmod.h	/^	u8				_int_flags;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::_lock	plat/omap_hwmod.h	/^	spinlock_t			_lock;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::_mpu_port	plat/omap_hwmod.h	/^	struct omap_hwmod_ocp_if	*_mpu_port;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_ocp_if	access:public
omap_hwmod::_mpu_rt_va	plat/omap_hwmod.h	/^	void __iomem			*_mpu_rt_va;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::_postsetup_state	plat/omap_hwmod.h	/^	u8				_postsetup_state;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::_state	plat/omap_hwmod.h	/^	u8				_state;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::_sysc_cache	plat/omap_hwmod.h	/^	u32				_sysc_cache;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::clkdm	plat/omap_hwmod.h	/^	struct clockdomain		*clkdm;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::clockdomain	access:public
omap_hwmod::clkdm_name	plat/omap_hwmod.h	/^	char				*clkdm_name;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::dev_attr	plat/omap_hwmod.h	/^	void				*dev_attr;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::flags	plat/omap_hwmod.h	/^	u16				flags;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::hwmods_cnt	plat/omap_hwmod.h	/^	u8				hwmods_cnt;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::main_clk	plat/omap_hwmod.h	/^	const char			*main_clk;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::master_ports	plat/omap_hwmod.h	/^	struct list_head		master_ports; \/* connect to *_IA *\/$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::list_head	access:public
omap_hwmod::masters_cnt	plat/omap_hwmod.h	/^	u8				masters_cnt;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::mpu_irqs	plat/omap_hwmod.h	/^	struct omap_hwmod_irq_info	*mpu_irqs;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_irq_info	access:public
omap_hwmod::mux	plat/omap_hwmod.h	/^	struct omap_hwmod_mux_info	*mux;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_mux_info	access:public
omap_hwmod::name	plat/omap_hwmod.h	/^	const char			*name;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::node	plat/omap_hwmod.h	/^	struct list_head		node;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::list_head	access:public
omap_hwmod::od	plat/omap_hwmod.h	/^	struct omap_device		*od;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_device	access:public
omap_hwmod::opt_clks	plat/omap_hwmod.h	/^	struct omap_hwmod_opt_clk	*opt_clks;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_opt_clk	access:public
omap_hwmod::opt_clks_cnt	plat/omap_hwmod.h	/^	u8				opt_clks_cnt;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::prcm	plat/omap_hwmod.h	/^	}				prcm;$/;"	m	struct:omap_hwmod	typeref:union:omap_hwmod::__anon10	access:public
omap_hwmod::response_lat	plat/omap_hwmod.h	/^	u8				response_lat;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::rst_lines	plat/omap_hwmod.h	/^	struct omap_hwmod_rst_info	*rst_lines;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_rst_info	access:public
omap_hwmod::rst_lines_cnt	plat/omap_hwmod.h	/^	u8				rst_lines_cnt;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod::sdma_reqs	plat/omap_hwmod.h	/^	struct omap_hwmod_dma_info	*sdma_reqs;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_dma_info	access:public
omap_hwmod::slave_ports	plat/omap_hwmod.h	/^	struct list_head		slave_ports; \/* connect to *_TA *\/$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::list_head	access:public
omap_hwmod::slaves_cnt	plat/omap_hwmod.h	/^	u8				slaves_cnt;$/;"	m	struct:omap_hwmod	access:public
omap_hwmod_add_initiator_dep	plat/omap_hwmod.h	/^int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,$/;"	p	signature:(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
omap_hwmod_addr_space	plat/omap_hwmod.h	/^struct omap_hwmod_addr_space {$/;"	s
omap_hwmod_addr_space::flags	plat/omap_hwmod.h	/^	u8 flags;$/;"	m	struct:omap_hwmod_addr_space	access:public
omap_hwmod_addr_space::name	plat/omap_hwmod.h	/^	const char *name;$/;"	m	struct:omap_hwmod_addr_space	access:public
omap_hwmod_addr_space::pa_end	plat/omap_hwmod.h	/^	u32 pa_end;$/;"	m	struct:omap_hwmod_addr_space	access:public
omap_hwmod_addr_space::pa_start	plat/omap_hwmod.h	/^	u32 pa_start;$/;"	m	struct:omap_hwmod_addr_space	access:public
omap_hwmod_assert_hardreset	plat/omap_hwmod.h	/^int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name);$/;"	p	signature:(struct omap_hwmod *oh, const char *name)
omap_hwmod_class	plat/omap_hwmod.h	/^struct omap_hwmod_class {$/;"	s
omap_hwmod_class::name	plat/omap_hwmod.h	/^	const char				*name;$/;"	m	struct:omap_hwmod_class	access:public
omap_hwmod_class::pre_shutdown	plat/omap_hwmod.h	/^	int					(*pre_shutdown)(struct omap_hwmod *oh);$/;"	m	struct:omap_hwmod_class	access:public
omap_hwmod_class::reset	plat/omap_hwmod.h	/^	int					(*reset)(struct omap_hwmod *oh);$/;"	m	struct:omap_hwmod_class	access:public
omap_hwmod_class::rev	plat/omap_hwmod.h	/^	u32					rev;$/;"	m	struct:omap_hwmod_class	access:public
omap_hwmod_class::sysc	plat/omap_hwmod.h	/^	struct omap_hwmod_class_sysconfig	*sysc;$/;"	m	struct:omap_hwmod_class	typeref:struct:omap_hwmod_class::omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig	plat/omap_hwmod.h	/^struct omap_hwmod_class_sysconfig {$/;"	s
omap_hwmod_class_sysconfig::clockact	plat/omap_hwmod.h	/^	u8 clockact;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig::idlemodes	plat/omap_hwmod.h	/^	u8 idlemodes;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig::rev_offs	plat/omap_hwmod.h	/^	u32 rev_offs;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig::srst_udelay	plat/omap_hwmod.h	/^	u8 srst_udelay;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig::sysc_fields	plat/omap_hwmod.h	/^	struct omap_hwmod_sysc_fields *sysc_fields;$/;"	m	struct:omap_hwmod_class_sysconfig	typeref:struct:omap_hwmod_class_sysconfig::omap_hwmod_sysc_fields	access:public
omap_hwmod_class_sysconfig::sysc_flags	plat/omap_hwmod.h	/^	u16 sysc_flags;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig::sysc_offs	plat/omap_hwmod.h	/^	u32 sysc_offs;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_class_sysconfig::syss_offs	plat/omap_hwmod.h	/^	u32 syss_offs;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
omap_hwmod_count_resources	plat/omap_hwmod.h	/^int omap_hwmod_count_resources(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_deassert_hardreset	plat/omap_hwmod.h	/^int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name);$/;"	p	signature:(struct omap_hwmod *oh, const char *name)
omap_hwmod_del_initiator_dep	plat/omap_hwmod.h	/^int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,$/;"	p	signature:(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
omap_hwmod_disable_clocks	plat/omap_hwmod.h	/^int omap_hwmod_disable_clocks(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_disable_wakeup	plat/omap_hwmod.h	/^int omap_hwmod_disable_wakeup(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_dma_info	plat/omap_hwmod.h	/^struct omap_hwmod_dma_info {$/;"	s
omap_hwmod_dma_info::dma_req	plat/omap_hwmod.h	/^	s16		dma_req;$/;"	m	struct:omap_hwmod_dma_info	access:public
omap_hwmod_dma_info::name	plat/omap_hwmod.h	/^	const char	*name;$/;"	m	struct:omap_hwmod_dma_info	access:public
omap_hwmod_enable	plat/omap_hwmod.h	/^int omap_hwmod_enable(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_enable_clocks	plat/omap_hwmod.h	/^int omap_hwmod_enable_clocks(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_enable_wakeup	plat/omap_hwmod.h	/^int omap_hwmod_enable_wakeup(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_fill_resources	plat/omap_hwmod.h	/^int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res);$/;"	p	signature:(struct omap_hwmod *oh, struct resource *res)
omap_hwmod_for_each	plat/omap_hwmod.h	/^int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),$/;"	p	signature:(int (*fn)(struct omap_hwmod *oh, void *data), void *data)
omap_hwmod_for_each_by_class	plat/omap_hwmod.h	/^int omap_hwmod_for_each_by_class(const char *classname,$/;"	p	signature:(const char *classname, int (*fn)(struct omap_hwmod *oh, void *user), void *user)
omap_hwmod_get_context_loss_count	plat/omap_hwmod.h	/^int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_get_main_clk	plat/omap_hwmod.h	/^const char *omap_hwmod_get_main_clk(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_get_mpu_rt_va	plat/omap_hwmod.h	/^void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_get_pwrdm	plat/omap_hwmod.h	/^struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_get_resource_byname	plat/omap_hwmod.h	/^int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,$/;"	p	signature:(struct omap_hwmod *oh, unsigned int type, const char *name, struct resource *res)
omap_hwmod_idle	plat/omap_hwmod.h	/^int omap_hwmod_idle(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_init	plat/omap_hwmod.h	/^extern void __init omap_hwmod_init(void);$/;"	p	signature:(void)
omap_hwmod_init_postsetup	io.c	/^static void __init omap_hwmod_init_postsetup(void)$/;"	f	file:	signature:(void)
omap_hwmod_irq_info	plat/omap_hwmod.h	/^struct omap_hwmod_irq_info {$/;"	s
omap_hwmod_irq_info::irq	plat/omap_hwmod.h	/^	s16		irq;$/;"	m	struct:omap_hwmod_irq_info	access:public
omap_hwmod_irq_info::name	plat/omap_hwmod.h	/^	const char	*name;$/;"	m	struct:omap_hwmod_irq_info	access:public
omap_hwmod_link	plat/omap_hwmod.h	/^struct omap_hwmod_link {$/;"	s
omap_hwmod_link::node	plat/omap_hwmod.h	/^	struct list_head		node;$/;"	m	struct:omap_hwmod_link	typeref:struct:omap_hwmod_link::list_head	access:public
omap_hwmod_link::ocp_if	plat/omap_hwmod.h	/^	struct omap_hwmod_ocp_if	*ocp_if;$/;"	m	struct:omap_hwmod_link	typeref:struct:omap_hwmod_link::omap_hwmod_ocp_if	access:public
omap_hwmod_lookup	plat/omap_hwmod.h	/^struct omap_hwmod *omap_hwmod_lookup(const char *name);$/;"	p	signature:(const char *name)
omap_hwmod_mux	mux.c	/^void omap_hwmod_mux(struct omap_hwmod_mux_info *hmux, u8 state)$/;"	f	signature:(struct omap_hwmod_mux_info *hmux, u8 state)
omap_hwmod_mux	mux.h	/^static inline void omap_hwmod_mux(struct omap_hwmod_mux_info *hmux, u8 state)$/;"	f	signature:(struct omap_hwmod_mux_info *hmux, u8 state)
omap_hwmod_mux	mux.h	/^void omap_hwmod_mux(struct omap_hwmod_mux_info *hmux, u8 state);$/;"	p	signature:(struct omap_hwmod_mux_info *hmux, u8 state)
omap_hwmod_mux_handle_irq	mux.c	/^static irqreturn_t omap_hwmod_mux_handle_irq(int irq, void *unused)$/;"	f	file:	signature:(int irq, void *unused)
omap_hwmod_mux_info	plat/omap_hwmod.h	/^struct omap_hwmod_mux_info {$/;"	s
omap_hwmod_mux_info::enabled	plat/omap_hwmod.h	/^	bool				enabled;$/;"	m	struct:omap_hwmod_mux_info	access:public
omap_hwmod_mux_info::irqs	plat/omap_hwmod.h	/^	int				*irqs;$/;"	m	struct:omap_hwmod_mux_info	access:public
omap_hwmod_mux_info::nr_pads	plat/omap_hwmod.h	/^	int				nr_pads;$/;"	m	struct:omap_hwmod_mux_info	access:public
omap_hwmod_mux_info::nr_pads_dynamic	plat/omap_hwmod.h	/^	int				nr_pads_dynamic;$/;"	m	struct:omap_hwmod_mux_info	access:public
omap_hwmod_mux_info::pads	plat/omap_hwmod.h	/^	struct omap_device_pad		*pads;$/;"	m	struct:omap_hwmod_mux_info	typeref:struct:omap_hwmod_mux_info::omap_device_pad	access:public
omap_hwmod_mux_info::pads_dynamic	plat/omap_hwmod.h	/^	struct omap_device_pad		**pads_dynamic;$/;"	m	struct:omap_hwmod_mux_info	typeref:struct:omap_hwmod_mux_info::omap_device_pad	access:public
omap_hwmod_mux_init	mux.c	/^omap_hwmod_mux_init(struct omap_device_pad *bpads, int nr_pads)$/;"	f	signature:(struct omap_device_pad *bpads, int nr_pads)
omap_hwmod_mux_init	mux.h	/^omap_hwmod_mux_init(struct omap_device_pad *bpads, int nr_pads)$/;"	f	signature:(struct omap_device_pad *bpads, int nr_pads)
omap_hwmod_mux_init	mux.h	/^omap_hwmod_mux_init(struct omap_device_pad *bpads, int nr_pads);$/;"	p	signature:(struct omap_device_pad *bpads, int nr_pads)
omap_hwmod_mux_scan_wakeups	mux.c	/^static bool omap_hwmod_mux_scan_wakeups(struct omap_hwmod_mux_info *hmux,$/;"	f	file:	signature:(struct omap_hwmod_mux_info *hmux, struct omap_hwmod_irq_info *mpu_irqs)
omap_hwmod_no_setup_reset	plat/omap_hwmod.h	/^int omap_hwmod_no_setup_reset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_ocp_barrier	plat/omap_hwmod.h	/^void omap_hwmod_ocp_barrier(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_ocp_if	plat/omap_hwmod.h	/^struct omap_hwmod_ocp_if {$/;"	s
omap_hwmod_ocp_if::__anon9::omap2	plat/omap_hwmod.h	/^		struct omap_hwmod_omap2_firewall omap2;$/;"	m	union:omap_hwmod_ocp_if::__anon9	typeref:struct:omap_hwmod_ocp_if::__anon9::omap_hwmod_omap2_firewall	access:public
omap_hwmod_ocp_if::_clk	plat/omap_hwmod.h	/^	struct clk			*_clk;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::clk	access:public
omap_hwmod_ocp_if::_int_flags	plat/omap_hwmod.h	/^	u8				_int_flags;$/;"	m	struct:omap_hwmod_ocp_if	access:public
omap_hwmod_ocp_if::addr	plat/omap_hwmod.h	/^	struct omap_hwmod_addr_space	*addr;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::omap_hwmod_addr_space	access:public
omap_hwmod_ocp_if::clk	plat/omap_hwmod.h	/^	const char			*clk;$/;"	m	struct:omap_hwmod_ocp_if	access:public
omap_hwmod_ocp_if::flags	plat/omap_hwmod.h	/^	u8				flags;$/;"	m	struct:omap_hwmod_ocp_if	access:public
omap_hwmod_ocp_if::fw	plat/omap_hwmod.h	/^	}				fw;$/;"	m	struct:omap_hwmod_ocp_if	typeref:union:omap_hwmod_ocp_if::__anon9	access:public
omap_hwmod_ocp_if::master	plat/omap_hwmod.h	/^	struct omap_hwmod		*master;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::omap_hwmod	access:public
omap_hwmod_ocp_if::slave	plat/omap_hwmod.h	/^	struct omap_hwmod		*slave;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::omap_hwmod	access:public
omap_hwmod_ocp_if::user	plat/omap_hwmod.h	/^	u8				user;$/;"	m	struct:omap_hwmod_ocp_if	access:public
omap_hwmod_ocp_if::width	plat/omap_hwmod.h	/^	u8				width;$/;"	m	struct:omap_hwmod_ocp_if	access:public
omap_hwmod_omap2_firewall	plat/omap_hwmod.h	/^struct omap_hwmod_omap2_firewall {$/;"	s
omap_hwmod_omap2_firewall::flags	plat/omap_hwmod.h	/^	u8 flags;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
omap_hwmod_omap2_firewall::l3_perm_bit	plat/omap_hwmod.h	/^	u8 l3_perm_bit;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
omap_hwmod_omap2_firewall::l4_fw_region	plat/omap_hwmod.h	/^	u8 l4_fw_region;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
omap_hwmod_omap2_firewall::l4_prot_group	plat/omap_hwmod.h	/^	u8 l4_prot_group;$/;"	m	struct:omap_hwmod_omap2_firewall	access:public
omap_hwmod_omap2_prcm	plat/omap_hwmod.h	/^struct omap_hwmod_omap2_prcm {$/;"	s
omap_hwmod_omap2_prcm::idlest_idle_bit	plat/omap_hwmod.h	/^	u8 idlest_idle_bit;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
omap_hwmod_omap2_prcm::idlest_reg_id	plat/omap_hwmod.h	/^	u8 idlest_reg_id;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
omap_hwmod_omap2_prcm::idlest_stdby_bit	plat/omap_hwmod.h	/^	u8 idlest_stdby_bit;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
omap_hwmod_omap2_prcm::module_bit	plat/omap_hwmod.h	/^	u8 module_bit;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
omap_hwmod_omap2_prcm::module_offs	plat/omap_hwmod.h	/^	s16 module_offs;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
omap_hwmod_omap2_prcm::prcm_reg_id	plat/omap_hwmod.h	/^	u8 prcm_reg_id;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
omap_hwmod_omap4_prcm	plat/omap_hwmod.h	/^struct omap_hwmod_omap4_prcm {$/;"	s
omap_hwmod_omap4_prcm::clkctrl_offs	plat/omap_hwmod.h	/^	u16		clkctrl_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
omap_hwmod_omap4_prcm::context_offs	plat/omap_hwmod.h	/^	u16		context_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
omap_hwmod_omap4_prcm::modulemode	plat/omap_hwmod.h	/^	u8		modulemode;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
omap_hwmod_omap4_prcm::rstctrl_offs	plat/omap_hwmod.h	/^	u16		rstctrl_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
omap_hwmod_omap4_prcm::rstst_offs	plat/omap_hwmod.h	/^	u16		rstst_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
omap_hwmod_omap4_prcm::submodule_wkdep_bit	plat/omap_hwmod.h	/^	u8		submodule_wkdep_bit;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
omap_hwmod_opt_clk	plat/omap_hwmod.h	/^struct omap_hwmod_opt_clk {$/;"	s
omap_hwmod_opt_clk::_clk	plat/omap_hwmod.h	/^	struct clk	*_clk;$/;"	m	struct:omap_hwmod_opt_clk	typeref:struct:omap_hwmod_opt_clk::clk	access:public
omap_hwmod_opt_clk::clk	plat/omap_hwmod.h	/^	const char	*clk;$/;"	m	struct:omap_hwmod_opt_clk	access:public
omap_hwmod_opt_clk::role	plat/omap_hwmod.h	/^	const char	*role;$/;"	m	struct:omap_hwmod_opt_clk	access:public
omap_hwmod_pad_route_irq	plat/omap_hwmod.h	/^int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx);$/;"	p	signature:(struct omap_hwmod *oh, int pad_idx, int irq_idx)
omap_hwmod_read	plat/omap_hwmod.h	/^u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs);$/;"	p	signature:(struct omap_hwmod *oh, u16 reg_offs)
omap_hwmod_read_hardreset	plat/omap_hwmod.h	/^int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name);$/;"	p	signature:(struct omap_hwmod *oh, const char *name)
omap_hwmod_register_links	plat/omap_hwmod.h	/^extern int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois);$/;"	p	signature:(struct omap_hwmod_ocp_if **ois)
omap_hwmod_reset	plat/omap_hwmod.h	/^int omap_hwmod_reset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_rst_info	plat/omap_hwmod.h	/^struct omap_hwmod_rst_info {$/;"	s
omap_hwmod_rst_info::name	plat/omap_hwmod.h	/^	const char	*name;$/;"	m	struct:omap_hwmod_rst_info	access:public
omap_hwmod_rst_info::rst_shift	plat/omap_hwmod.h	/^	u8		rst_shift;$/;"	m	struct:omap_hwmod_rst_info	access:public
omap_hwmod_rst_info::st_shift	plat/omap_hwmod.h	/^	u8		st_shift;$/;"	m	struct:omap_hwmod_rst_info	access:public
omap_hwmod_set_clockact_both	plat/omap_hwmod.h	/^int omap_hwmod_set_clockact_both(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_set_clockact_iclk	plat/omap_hwmod.h	/^int omap_hwmod_set_clockact_iclk(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_set_clockact_main	plat/omap_hwmod.h	/^int omap_hwmod_set_clockact_main(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_set_clockact_none	plat/omap_hwmod.h	/^int omap_hwmod_set_clockact_none(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_set_ocp_autoidle	plat/omap_hwmod.h	/^int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle);$/;"	p	signature:(struct omap_hwmod *oh, u8 autoidle)
omap_hwmod_set_postsetup_state	plat/omap_hwmod.h	/^int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state);$/;"	p	signature:(struct omap_hwmod *oh, u8 state)
omap_hwmod_set_slave_idlemode	plat/omap_hwmod.h	/^int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode);$/;"	p	signature:(struct omap_hwmod *oh, u8 idlemode)
omap_hwmod_setup_one	plat/omap_hwmod.h	/^int __init omap_hwmod_setup_one(const char *name);$/;"	p	signature:(const char *name)
omap_hwmod_shutdown	plat/omap_hwmod.h	/^int omap_hwmod_shutdown(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_softreset	plat/omap_hwmod.h	/^int omap_hwmod_softreset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_hwmod_sysc_fields	plat/omap_hwmod.h	/^struct omap_hwmod_sysc_fields {$/;"	s
omap_hwmod_sysc_fields::autoidle_shift	plat/omap_hwmod.h	/^	u8 autoidle_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_sysc_fields::clkact_shift	plat/omap_hwmod.h	/^	u8 clkact_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_sysc_fields::dmadisable_shift	plat/omap_hwmod.h	/^	u8 dmadisable_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_sysc_fields::enwkup_shift	plat/omap_hwmod.h	/^	u8 enwkup_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_sysc_fields::midle_shift	plat/omap_hwmod.h	/^	u8 midle_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_sysc_fields::sidle_shift	plat/omap_hwmod.h	/^	u8 sidle_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_sysc_fields::srst_shift	plat/omap_hwmod.h	/^	u8 srst_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
omap_hwmod_write	plat/omap_hwmod.h	/^void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs);$/;"	p	signature:(u32 v, struct omap_hwmod *oh, u16 reg_offs)
omap_i2c_dev_attr	plat/i2c.h	/^struct omap_i2c_dev_attr {$/;"	s
omap_i2c_dev_attr::fifo_depth	plat/i2c.h	/^	u8	fifo_depth;$/;"	m	struct:omap_i2c_dev_attr	access:public
omap_i2c_dev_attr::flags	plat/i2c.h	/^	u32	flags;$/;"	m	struct:omap_i2c_dev_attr	access:public
omap_i2c_reset	plat/i2c.h	/^int omap_i2c_reset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_id	id.c	/^struct omap_id {$/;"	s	file:
omap_id::dev	id.c	/^	u8	dev;		\/* Device type from production_id reg *\/$/;"	m	struct:omap_id	file:	access:public
omap_id::hawkeye	id.c	/^	u16	hawkeye;	\/* Silicon type (Hawkeye id) *\/$/;"	m	struct:omap_id	file:	access:public
omap_id::type	id.c	/^	u32	type;		\/* Combined type id copied to omap_revision *\/$/;"	m	struct:omap_id	file:	access:public
omap_init_clocksource_32k	plat/common.h	/^extern int __init omap_init_clocksource_32k(void __iomem *vbase);$/;"	p	signature:(void __iomem *vbase)
omap_init_consistent_dma_size	plat/dma.h	/^extern void __init omap_init_consistent_dma_size(void);$/;"	p	signature:(void)
omap_init_opp_table	omap_opp_data.h	/^extern int __init omap_init_opp_table(struct omap_opp_def *opp_def,$/;"	p	signature:(struct omap_opp_def *opp_def, u32 opp_def_size)
omap_install_iommu_arch	plat/iommu.h	/^extern int omap_install_iommu_arch(const struct iommu_functions *ops);$/;"	p	signature:(const struct iommu_functions *ops)
omap_intc_of_init	common.h	/^void omap_intc_of_init(void);$/;"	p	signature:(void)
omap_intc_restore_context	common.h	/^void omap_intc_restore_context(void);$/;"	p	signature:(void)
omap_intc_save_context	common.h	/^void omap_intc_save_context(void);$/;"	p	signature:(void)
omap_iommu	plat/iommu.h	/^struct omap_iommu {$/;"	s
omap_iommu::clk	plat/iommu.h	/^	struct clk	*clk;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::clk	access:public
omap_iommu::ctx	plat/iommu.h	/^	void *ctx; \/* iommu context: registres saved area *\/$/;"	m	struct:omap_iommu	access:public
omap_iommu::da_end	plat/iommu.h	/^	u32 da_end;$/;"	m	struct:omap_iommu	access:public
omap_iommu::da_start	plat/iommu.h	/^	u32 da_start;$/;"	m	struct:omap_iommu	access:public
omap_iommu::dev	plat/iommu.h	/^	struct device	*dev;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::device	access:public
omap_iommu::domain	plat/iommu.h	/^	struct iommu_domain *domain;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::iommu_domain	access:public
omap_iommu::iommu_lock	plat/iommu.h	/^	spinlock_t	iommu_lock;	\/* global for this whole object *\/$/;"	m	struct:omap_iommu	access:public
omap_iommu::iopgd	plat/iommu.h	/^	u32		*iopgd;$/;"	m	struct:omap_iommu	access:public
omap_iommu::isr_priv	plat/iommu.h	/^	void		*isr_priv;$/;"	m	struct:omap_iommu	access:public
omap_iommu::mmap	plat/iommu.h	/^	struct list_head	mmap;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::list_head	access:public
omap_iommu::mmap_lock	plat/iommu.h	/^	struct mutex		mmap_lock; \/* protect mmap *\/$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::mutex	access:public
omap_iommu::name	plat/iommu.h	/^	const char	*name;$/;"	m	struct:omap_iommu	access:public
omap_iommu::nr_tlb_entries	plat/iommu.h	/^	int		nr_tlb_entries;$/;"	m	struct:omap_iommu	access:public
omap_iommu::owner	plat/iommu.h	/^	struct module	*owner;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::module	access:public
omap_iommu::page_table_lock	plat/iommu.h	/^	spinlock_t	page_table_lock; \/* protect iopgd *\/$/;"	m	struct:omap_iommu	access:public
omap_iommu::refcount	plat/iommu.h	/^	unsigned int	refcount;$/;"	m	struct:omap_iommu	access:public
omap_iommu::regbase	plat/iommu.h	/^	void __iomem	*regbase;$/;"	m	struct:omap_iommu	access:public
omap_iommu_arch_data	plat/iommu.h	/^struct omap_iommu_arch_data {$/;"	s
omap_iommu_arch_data::iommu_dev	plat/iommu.h	/^	struct omap_iommu *iommu_dev;$/;"	m	struct:omap_iommu_arch_data	typeref:struct:omap_iommu_arch_data::omap_iommu	access:public
omap_iommu_arch_data::name	plat/iommu.h	/^	const char *name;$/;"	m	struct:omap_iommu_arch_data	access:public
omap_iommu_arch_version	plat/iommu.h	/^extern u32 omap_iommu_arch_version(void);$/;"	p	signature:(void)
omap_iommu_dump_ctx	plat/iommu.h	/^omap_iommu_dump_ctx(struct omap_iommu *obj, char *buf, ssize_t len);$/;"	p	signature:(struct omap_iommu *obj, char *buf, ssize_t len)
omap_iommu_restore_ctx	plat/iommu.h	/^extern void omap_iommu_restore_ctx(struct device *dev);$/;"	p	signature:(struct device *dev)
omap_iommu_save_ctx	plat/iommu.h	/^extern void omap_iommu_save_ctx(struct device *dev);$/;"	p	signature:(struct device *dev)
omap_iommu_set_isr	plat/iommu.h	/^extern int omap_iommu_set_isr(const char *name,$/;"	p	signature:(const char *name, int (*isr)(struct omap_iommu *obj, u32 da, u32 iommu_errs, void *priv), void *isr_priv)
omap_iommu_translate	plat/iopgtable.h	/^static inline phys_addr_t omap_iommu_translate(u32 d, u32 va, u32 mask)$/;"	f	signature:(u32 d, u32 va, u32 mask)
omap_iommu_vfree	plat/iovmm.h	/^omap_iommu_vfree(struct iommu_domain *domain, struct device *dev,$/;"	p	signature:(struct iommu_domain *domain, struct device *dev, const u32 da)
omap_iommu_vmalloc	plat/iovmm.h	/^omap_iommu_vmalloc(struct iommu_domain *domain, struct device *dev,$/;"	p	signature:(struct iommu_domain *domain, struct device *dev, u32 da, size_t bytes, u32 flags)
omap_iommu_vmap	plat/iovmm.h	/^omap_iommu_vmap(struct iommu_domain *domain, struct device *dev, u32 da,$/;"	p	signature:(struct iommu_domain *domain, struct device *dev, u32 da, const struct sg_table *sgt, u32 flags)
omap_iommu_vunmap	plat/iovmm.h	/^extern struct sg_table *omap_iommu_vunmap(struct iommu_domain *domain,$/;"	p	signature:(struct iommu_domain *domain, struct device *dev, u32 da)
omap_iopgtable_store_entry	plat/iommu.h	/^omap_iopgtable_store_entry(struct omap_iommu *obj, struct iotlb_entry *e);$/;"	p	signature:(struct omap_iommu *obj, struct iotlb_entry *e)
omap_iotlb_cr_to_e	plat/iommu.h	/^extern void omap_iotlb_cr_to_e(struct cr_regs *cr, struct iotlb_entry *e);$/;"	p	signature:(struct cr_regs *cr, struct iotlb_entry *e)
omap_irda_config	plat/irda.h	/^struct omap_irda_config {$/;"	s
omap_irda_config::dest_start	plat/irda.h	/^	unsigned long dest_start;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::mode	plat/irda.h	/^	int mode;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::rx_channel	plat/irda.h	/^	int rx_channel;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::rx_trigger	plat/irda.h	/^	int rx_trigger;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::select_irda	plat/irda.h	/^	int (*select_irda)(struct device *dev, int state);$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::src_start	plat/irda.h	/^	unsigned long src_start;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::transceiver_cap	plat/irda.h	/^	int transceiver_cap;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::transceiver_mode	plat/irda.h	/^	int (*transceiver_mode)(struct device *dev, int mode);$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::tx_channel	plat/irda.h	/^	int tx_channel;$/;"	m	struct:omap_irda_config	access:public
omap_irda_config::tx_trigger	plat/irda.h	/^	int tx_trigger;$/;"	m	struct:omap_irda_config	access:public
omap_irq_pending	common.h	/^extern int omap_irq_pending(void);$/;"	p	signature:(void)
omap_kp_platform_data	plat/keypad.h	/^struct omap_kp_platform_data {$/;"	s
omap_kp_platform_data::col_gpios	plat/keypad.h	/^	unsigned int *col_gpios;$/;"	m	struct:omap_kp_platform_data	access:public
omap_kp_platform_data::cols	plat/keypad.h	/^	int cols;$/;"	m	struct:omap_kp_platform_data	access:public
omap_kp_platform_data::dbounce	plat/keypad.h	/^	bool dbounce;$/;"	m	struct:omap_kp_platform_data	access:public
omap_kp_platform_data::delay	plat/keypad.h	/^	unsigned long delay;$/;"	m	struct:omap_kp_platform_data	access:public
omap_kp_platform_data::keymap_data	plat/keypad.h	/^	const struct matrix_keymap_data *keymap_data;$/;"	m	struct:omap_kp_platform_data	typeref:struct:omap_kp_platform_data::matrix_keymap_data	access:public
omap_kp_platform_data::rep	plat/keypad.h	/^	bool rep;$/;"	m	struct:omap_kp_platform_data	access:public
omap_kp_platform_data::row_gpios	plat/keypad.h	/^	unsigned int *row_gpios;$/;"	m	struct:omap_kp_platform_data	access:public
omap_kp_platform_data::rows	plat/keypad.h	/^	int rows;$/;"	m	struct:omap_kp_platform_data	access:public
omap_lcd_config	plat/board.h	/^struct omap_lcd_config {$/;"	s
omap_lcd_config::ctrl_name	plat/board.h	/^	char ctrl_name[16];$/;"	m	struct:omap_lcd_config	access:public
omap_lcd_config::data_lines	plat/board.h	/^	u8   data_lines;$/;"	m	struct:omap_lcd_config	access:public
omap_lcd_config::nreset_gpio	plat/board.h	/^	s16  nreset_gpio;$/;"	m	struct:omap_lcd_config	access:public
omap_lcd_config::panel_name	plat/board.h	/^	char panel_name[16];$/;"	m	struct:omap_lcd_config	access:public
omap_lcd_dma_running	plat/dma.h	/^static inline int omap_lcd_dma_running(void)$/;"	f	signature:(void)
omap_led_config	plat/led.h	/^struct omap_led_config {$/;"	s
omap_led_config::cdev	plat/led.h	/^	struct led_classdev	cdev;$/;"	m	struct:omap_led_config	typeref:struct:omap_led_config::led_classdev	access:public
omap_led_config::gpio	plat/led.h	/^	s16			gpio;$/;"	m	struct:omap_led_config	access:public
omap_led_platform_data	plat/led.h	/^struct omap_led_platform_data {$/;"	s
omap_led_platform_data::leds	plat/led.h	/^	struct omap_led_config	*leds;$/;"	m	struct:omap_led_platform_data	typeref:struct:omap_led_platform_data::omap_led_config	access:public
omap_led_platform_data::nr_leds	plat/led.h	/^	s16			nr_leds;$/;"	m	struct:omap_led_platform_data	access:public
omap_mbox	plat/mailbox.h	/^struct omap_mbox {$/;"	s
omap_mbox::dev	plat/mailbox.h	/^	struct device		*dev;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::device	access:public
omap_mbox::irq	plat/mailbox.h	/^	unsigned int		irq;$/;"	m	struct:omap_mbox	access:public
omap_mbox::name	plat/mailbox.h	/^	char			*name;$/;"	m	struct:omap_mbox	access:public
omap_mbox::notifier	plat/mailbox.h	/^	struct blocking_notifier_head   notifier;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::blocking_notifier_head	access:public
omap_mbox::ops	plat/mailbox.h	/^	struct omap_mbox_ops	*ops;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::omap_mbox_ops	access:public
omap_mbox::priv	plat/mailbox.h	/^	void			*priv;$/;"	m	struct:omap_mbox	access:public
omap_mbox::rxq	plat/mailbox.h	/^	struct omap_mbox_queue	*txq, *rxq;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::	access:public
omap_mbox::txq	plat/mailbox.h	/^	struct omap_mbox_queue	*txq, *rxq;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::omap_mbox_queue	access:public
omap_mbox::use_count	plat/mailbox.h	/^	int			use_count;$/;"	m	struct:omap_mbox	access:public
omap_mbox_disable_irq	plat/mailbox.h	/^static inline void omap_mbox_disable_irq(struct omap_mbox *mbox,$/;"	f	signature:(struct omap_mbox *mbox, omap_mbox_irq_t irq)
omap_mbox_enable_irq	plat/mailbox.h	/^static inline void omap_mbox_enable_irq(struct omap_mbox *mbox,$/;"	f	signature:(struct omap_mbox *mbox, omap_mbox_irq_t irq)
omap_mbox_get	plat/mailbox.h	/^struct omap_mbox *omap_mbox_get(const char *, struct notifier_block *nb);$/;"	p	signature:(const char *, struct notifier_block *nb)
omap_mbox_init_seq	plat/mailbox.h	/^void omap_mbox_init_seq(struct omap_mbox *);$/;"	p	signature:(struct omap_mbox *)
omap_mbox_irq_t	plat/mailbox.h	/^typedef int __bitwise omap_mbox_irq_t;$/;"	t
omap_mbox_msg_send	plat/mailbox.h	/^int omap_mbox_msg_send(struct omap_mbox *, mbox_msg_t msg);$/;"	p	signature:(struct omap_mbox *, mbox_msg_t msg)
omap_mbox_ops	plat/mailbox.h	/^struct omap_mbox_ops {$/;"	s
omap_mbox_ops::ack_irq	plat/mailbox.h	/^	void		(*ack_irq)(struct omap_mbox *mbox, omap_mbox_irq_t irq);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::disable_irq	plat/mailbox.h	/^	void		(*disable_irq)(struct omap_mbox *mbox,$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::enable_irq	plat/mailbox.h	/^	void		(*enable_irq)(struct omap_mbox *mbox,$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::fifo_empty	plat/mailbox.h	/^	int		(*fifo_empty)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::fifo_full	plat/mailbox.h	/^	int		(*fifo_full)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::fifo_read	plat/mailbox.h	/^	mbox_msg_t	(*fifo_read)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::fifo_write	plat/mailbox.h	/^	void		(*fifo_write)(struct omap_mbox *mbox, mbox_msg_t msg);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::is_irq	plat/mailbox.h	/^	int		(*is_irq)(struct omap_mbox *mbox, omap_mbox_irq_t irq);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::restore_ctx	plat/mailbox.h	/^	void		(*restore_ctx)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::save_ctx	plat/mailbox.h	/^	void		(*save_ctx)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::shutdown	plat/mailbox.h	/^	void		(*shutdown)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::startup	plat/mailbox.h	/^	int		(*startup)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_ops::type	plat/mailbox.h	/^	omap_mbox_type_t	type;$/;"	m	struct:omap_mbox_ops	access:public
omap_mbox_put	plat/mailbox.h	/^void omap_mbox_put(struct omap_mbox *mbox, struct notifier_block *nb);$/;"	p	signature:(struct omap_mbox *mbox, struct notifier_block *nb)
omap_mbox_queue	plat/mailbox.h	/^struct omap_mbox_queue {$/;"	s
omap_mbox_queue::fifo	plat/mailbox.h	/^	struct kfifo		fifo;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::kfifo	access:public
omap_mbox_queue::full	plat/mailbox.h	/^	bool full;$/;"	m	struct:omap_mbox_queue	access:public
omap_mbox_queue::lock	plat/mailbox.h	/^	spinlock_t		lock;$/;"	m	struct:omap_mbox_queue	access:public
omap_mbox_queue::mbox	plat/mailbox.h	/^	struct omap_mbox	*mbox;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::omap_mbox	access:public
omap_mbox_queue::tasklet	plat/mailbox.h	/^	struct tasklet_struct	tasklet;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::tasklet_struct	access:public
omap_mbox_queue::work	plat/mailbox.h	/^	struct work_struct	work;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::work_struct	access:public
omap_mbox_register	plat/mailbox.h	/^int omap_mbox_register(struct device *parent, struct omap_mbox **);$/;"	p	signature:(struct device *parent, struct omap_mbox **)
omap_mbox_restore_ctx	plat/mailbox.h	/^static inline void omap_mbox_restore_ctx(struct omap_mbox *mbox)$/;"	f	signature:(struct omap_mbox *mbox)
omap_mbox_save_ctx	plat/mailbox.h	/^static inline void omap_mbox_save_ctx(struct omap_mbox *mbox)$/;"	f	signature:(struct omap_mbox *mbox)
omap_mbox_type_t	plat/mailbox.h	/^typedef int __bitwise omap_mbox_type_t;$/;"	t
omap_mbox_unregister	plat/mailbox.h	/^int omap_mbox_unregister(void);$/;"	p	signature:(void)
omap_mcbsp_dev_attr	plat/mcbsp.h	/^struct omap_mcbsp_dev_attr {$/;"	s
omap_mcbsp_dev_attr::sidetone	plat/mcbsp.h	/^	const char *sidetone;$/;"	m	struct:omap_mcbsp_dev_attr	access:public
omap_mcbsp_ops	plat/mcbsp.h	/^struct omap_mcbsp_ops {$/;"	s
omap_mcbsp_ops::free	plat/mcbsp.h	/^	void (*free)(unsigned int);$/;"	m	struct:omap_mcbsp_ops	access:public
omap_mcbsp_ops::request	plat/mcbsp.h	/^	void (*request)(unsigned int);$/;"	m	struct:omap_mcbsp_ops	access:public
omap_mcbsp_platform_data	plat/mcbsp.h	/^struct omap_mcbsp_platform_data {$/;"	s
omap_mcbsp_platform_data::buffer_size	plat/mcbsp.h	/^	u16 buffer_size;$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::enable_st_clock	plat/mcbsp.h	/^	int (*enable_st_clock)(unsigned int, bool);$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::has_ccr	plat/mcbsp.h	/^	bool has_ccr; \/* Transceiver has configuration control registers *\/$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::has_wakeup	plat/mcbsp.h	/^	bool has_wakeup; \/* Wakeup capability *\/$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::mux_signal	plat/mcbsp.h	/^	int (*mux_signal)(struct device *dev, const char *signal, const char *src);$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::ops	plat/mcbsp.h	/^	struct omap_mcbsp_ops *ops;$/;"	m	struct:omap_mcbsp_platform_data	typeref:struct:omap_mcbsp_platform_data::omap_mcbsp_ops	access:public
omap_mcbsp_platform_data::reg_size	plat/mcbsp.h	/^	u8 reg_size;$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::reg_step	plat/mcbsp.h	/^	u8 reg_step;$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mcbsp_platform_data::set_clk_src	plat/mcbsp.h	/^	int (*set_clk_src)(struct device *dev, struct clk *clk, const char *src);$/;"	m	struct:omap_mcbsp_platform_data	access:public
omap_mmc_dev_attr	plat/mmc.h	/^struct omap_mmc_dev_attr {$/;"	s
omap_mmc_dev_attr::flags	plat/mmc.h	/^	u8 flags;$/;"	m	struct:omap_mmc_dev_attr	access:public
omap_mmc_notify_cover_event	plat/mmc.h	/^extern void omap_mmc_notify_cover_event(struct device *dev, int slot,$/;"	p	signature:(struct device *dev, int slot, int is_closed)
omap_mmc_platform_data	plat/mmc.h	/^struct omap_mmc_platform_data {$/;"	s
omap_mmc_platform_data::cleanup	plat/mmc.h	/^	void (*cleanup)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::controller_flags	plat/mmc.h	/^	u8 controller_flags;$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::dev	plat/mmc.h	/^	struct device *dev;$/;"	m	struct:omap_mmc_platform_data	typeref:struct:omap_mmc_platform_data::device	access:public
omap_mmc_platform_data::get_context_loss_count	plat/mmc.h	/^	int (*get_context_loss_count)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::init	plat/mmc.h	/^	int (*init)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::max_freq	plat/mmc.h	/^	unsigned int max_freq;$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::nr_slots	plat/mmc.h	/^	unsigned nr_slots:2;$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data	plat/mmc.h	/^	struct omap_mmc_slot_data {$/;"	s	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::after_set_reg	plat/mmc.h	/^		void (*after_set_reg)(struct device *dev, int slot,$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::ban_openended	plat/mmc.h	/^		unsigned int ban_openended:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::before_set_reg	plat/mmc.h	/^		void (*before_set_reg)(struct device *dev, int slot,$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::caps	plat/mmc.h	/^		u32 caps;	\/* Used for the MMC driver on 2430 and later *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::card_detect	plat/mmc.h	/^		int (*card_detect)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::card_detect_irq	plat/mmc.h	/^		int card_detect_irq;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::cover	plat/mmc.h	/^		unsigned cover:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::features	plat/mmc.h	/^		unsigned features;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::get_cover_state	plat/mmc.h	/^		int (*get_cover_state)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::get_ro	plat/mmc.h	/^		int (*get_ro)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::gpio_wp	plat/mmc.h	/^		int gpio_wp;			\/* gpio (write protect) *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::init_card	plat/mmc.h	/^		void (*init_card)(struct mmc_card *card);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::internal_clock	plat/mmc.h	/^		unsigned internal_clock:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::name	plat/mmc.h	/^		const char *name;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::no_off	plat/mmc.h	/^		unsigned no_off:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::no_regulator_off_init	plat/mmc.h	/^		unsigned no_regulator_off_init:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::nomux	plat/mmc.h	/^		unsigned nomux:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::nonremovable	plat/mmc.h	/^		unsigned nonremovable:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::ocr_mask	plat/mmc.h	/^		u32 ocr_mask;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::pm_caps	plat/mmc.h	/^		u32 pm_caps;	\/* PM capabilities of the mmc *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::power_saving	plat/mmc.h	/^		unsigned power_saving:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::remux	plat/mmc.h	/^		void (*remux)(struct device *dev, int slot, int power_on);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::set_bus_mode	plat/mmc.h	/^		int (*set_bus_mode)(struct device *dev, int slot, int bus_mode);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::set_power	plat/mmc.h	/^		int (*set_power)(struct device *dev, int slot,$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::switch_pin	plat/mmc.h	/^		int switch_pin;			\/* gpio (card detect) *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::vcc_aux_disable_is_sleep	plat/mmc.h	/^		unsigned vcc_aux_disable_is_sleep:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::omap_mmc_slot_data::wires	plat/mmc.h	/^		u8  wires;	\/* Used for the MMC driver on omap1 and 2420 *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::reg_offset	plat/mmc.h	/^	u16 reg_offset;$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::resume	plat/mmc.h	/^	int (*resume)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::shutdown	plat/mmc.h	/^	void (*shutdown)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::slots	plat/mmc.h	/^	} slots[OMAP_MMC_MAX_SLOTS];$/;"	m	struct:omap_mmc_platform_data	typeref:struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
omap_mmc_platform_data::suspend	plat/mmc.h	/^	int (*suspend)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_platform_data::switch_slot	plat/mmc.h	/^	int (*switch_slot)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data	access:public
omap_mmc_slot_data	plat/mmc.h	/^	struct omap_mmc_slot_data {$/;"	s	struct:omap_mmc_platform_data	access:public
omap_modify_auxcoreboot0	common.h	/^extern u32 omap_modify_auxcoreboot0(u32 set_mask, u32 clear_mask);$/;"	p	signature:(u32 set_mask, u32 clear_mask)
omap_modify_dma_chain_params	plat/dma.h	/^extern int omap_modify_dma_chain_params(int chain_id,$/;"	p	signature:(int chain_id, struct omap_dma_channel_params params)
omap_msdi_reset	plat/mmc.h	/^extern int omap_msdi_reset(struct omap_hwmod *oh);$/;"	p	signature:(struct omap_hwmod *oh)
omap_musb_board_data	plat/usb.h	/^struct omap_musb_board_data {$/;"	s
omap_musb_board_data::clear_irq	plat/usb.h	/^	void	(*clear_irq)(void);$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::extvbus	plat/usb.h	/^	unsigned extvbus:1;$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::interface_type	plat/usb.h	/^	u8	interface_type;$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::mode	plat/usb.h	/^	u8	mode;$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::power	plat/usb.h	/^	u16	power;$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::reset	plat/usb.h	/^	void	(*reset)(void);$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::set_mode	plat/usb.h	/^	void	(*set_mode)(u8 mode);$/;"	m	struct:omap_musb_board_data	access:public
omap_musb_board_data::set_phy_power	plat/usb.h	/^	void	(*set_phy_power)(u8 on);$/;"	m	struct:omap_musb_board_data	access:public
omap_mux	mux.h	/^struct omap_mux {$/;"	s
omap_mux::balls	mux.h	/^	char	*balls[OMAP_MUX_NR_SIDES];$/;"	m	struct:omap_mux	access:public
omap_mux::gpio	mux.h	/^	u16	gpio;$/;"	m	struct:omap_mux	access:public
omap_mux::muxnames	mux.h	/^	char	*muxnames[OMAP_MUX_NR_MODES];$/;"	m	struct:omap_mux	access:public
omap_mux::reg_offset	mux.h	/^	u16	reg_offset;$/;"	m	struct:omap_mux	access:public
omap_mux_cfg	plat/mux.h	/^struct omap_mux_cfg {$/;"	s
omap_mux_cfg::cfg_reg	plat/mux.h	/^	int			(*cfg_reg)(const struct pin_config *cfg);$/;"	m	struct:omap_mux_cfg	access:public
omap_mux_cfg::pins	plat/mux.h	/^	struct pin_config	*pins;$/;"	m	struct:omap_mux_cfg	typeref:struct:omap_mux_cfg::pin_config	access:public
omap_mux_cfg::size	plat/mux.h	/^	unsigned long		size;$/;"	m	struct:omap_mux_cfg	access:public
omap_mux_copy_names	mux.c	/^static int __init omap_mux_copy_names(struct omap_mux *src,$/;"	f	file:	signature:(struct omap_mux *src, struct omap_mux *dst)
omap_mux_dbg_board_fops	mux.c	/^static const struct file_operations omap_mux_dbg_board_fops = {$/;"	v	typeref:struct:file_operations	file:
omap_mux_dbg_board_open	mux.c	/^static int omap_mux_dbg_board_open(struct inode *inode, struct file *file)$/;"	f	file:	signature:(struct inode *inode, struct file *file)
omap_mux_dbg_board_show	mux.c	/^static int omap_mux_dbg_board_show(struct seq_file *s, void *unused)$/;"	f	file:	signature:(struct seq_file *s, void *unused)
omap_mux_dbg_create_entry	mux.c	/^static void __init omap_mux_dbg_create_entry($/;"	f	file:	signature:( struct omap_mux_partition *partition, struct dentry *mux_dbg_dir)
omap_mux_dbg_init	mux.c	/^static inline void omap_mux_dbg_init(void)$/;"	f	file:	signature:(void)
omap_mux_dbg_init	mux.c	/^static void __init omap_mux_dbg_init(void)$/;"	f	file:	signature:(void)
omap_mux_dbg_signal_fops	mux.c	/^static const struct file_operations omap_mux_dbg_signal_fops = {$/;"	v	typeref:struct:file_operations	file:
omap_mux_dbg_signal_open	mux.c	/^static int omap_mux_dbg_signal_open(struct inode *inode, struct file *file)$/;"	f	file:	signature:(struct inode *inode, struct file *file)
omap_mux_dbg_signal_show	mux.c	/^static int omap_mux_dbg_signal_show(struct seq_file *s, void *unused)$/;"	f	file:	signature:(struct seq_file *s, void *unused)
omap_mux_dbg_signal_write	mux.c	/^static ssize_t omap_mux_dbg_signal_write(struct file *file,$/;"	f	file:	signature:(struct file *file, const char __user *user_buf, size_t count, loff_t *ppos)
omap_mux_decode	mux.c	/^static inline void omap_mux_decode(struct seq_file *s, u16 val)$/;"	f	file:	signature:(struct seq_file *s, u16 val)
omap_mux_entry	mux.c	/^struct omap_mux_entry {$/;"	s	file:
omap_mux_entry::mux	mux.c	/^	struct omap_mux		mux;$/;"	m	struct:omap_mux_entry	typeref:struct:omap_mux_entry::omap_mux	file:	access:public
omap_mux_entry::node	mux.c	/^	struct list_head	node;$/;"	m	struct:omap_mux_entry	typeref:struct:omap_mux_entry::list_head	file:	access:public
omap_mux_free_names	mux.c	/^static void __init omap_mux_free_names(struct omap_mux *m)$/;"	f	file:	signature:(struct omap_mux *m)
omap_mux_get	mux.c	/^struct omap_mux_partition *omap_mux_get(const char *name)$/;"	f	signature:(const char *name)
omap_mux_get	mux.h	/^struct omap_mux_partition *omap_mux_get(const char *name);$/;"	p	signature:(const char *name)
omap_mux_get_by_gpio	mux.c	/^static struct omap_mux *omap_mux_get_by_gpio($/;"	f	file:	signature:( struct omap_mux_partition *partition, int gpio)
omap_mux_get_by_name	mux.c	/^int __init omap_mux_get_by_name(const char *muxname,$/;"	f	signature:(const char *muxname, struct omap_mux_partition **found_partition, struct omap_mux **found_mux)
omap_mux_get_by_name	mux.h	/^int omap_mux_get_by_name(const char *muxname,$/;"	p	signature:(const char *muxname, struct omap_mux_partition **found_partition, struct omap_mux **found_mux)
omap_mux_get_by_name	mux.h	/^static inline int omap_mux_get_by_name(const char *muxname,$/;"	f	signature:(const char *muxname, struct omap_mux_partition **found_partition, struct omap_mux **found_mux)
omap_mux_get_gpio	mux.c	/^u16 omap_mux_get_gpio(int gpio)$/;"	f	signature:(int gpio)
omap_mux_get_gpio	mux.h	/^u16 omap_mux_get_gpio(int gpio);$/;"	p	signature:(int gpio)
omap_mux_get_partition	mux.c	/^static struct omap_mux_partition *omap_mux_get_partition(struct omap_mux *mux)$/;"	f	file:	signature:(struct omap_mux *mux)
omap_mux_init	mux.c	/^int __init omap_mux_init(const char *name, u32 flags,$/;"	f	signature:(const char *name, u32 flags, u32 mux_pbase, u32 mux_size, struct omap_mux *superset, struct omap_mux *package_subset, struct omap_board_mux *board_mux, struct omap_ball *package_balls)
omap_mux_init	mux.h	/^int omap_mux_init(const char *name, u32 flags,$/;"	p	signature:(const char *name, u32 flags, u32 mux_pbase, u32 mux_size, struct omap_mux *superset, struct omap_mux *package_subset, struct omap_board_mux *board_mux, struct omap_ball *package_balls)
omap_mux_init_gpio	mux.c	/^int __init omap_mux_init_gpio(int gpio, int val)$/;"	f	signature:(int gpio, int val)
omap_mux_init_gpio	mux.h	/^int omap_mux_init_gpio(int gpio, int val);$/;"	p	signature:(int gpio, int val)
omap_mux_init_gpio	mux.h	/^static inline int omap_mux_init_gpio(int gpio, int val)$/;"	f	signature:(int gpio, int val)
omap_mux_init_list	mux.c	/^static void __init omap_mux_init_list(struct omap_mux_partition *partition,$/;"	f	file:	signature:(struct omap_mux_partition *partition, struct omap_mux *superset)
omap_mux_init_package	mux.c	/^static void omap_mux_init_package(struct omap_mux *superset,$/;"	f	file:	signature:(struct omap_mux *superset, struct omap_mux *package_subset, struct omap_ball *package_balls)
omap_mux_init_signal	mux.c	/^int __init omap_mux_init_signal(const char *muxname, int val)$/;"	f	signature:(const char *muxname, int val)
omap_mux_init_signal	mux.h	/^int omap_mux_init_signal(const char *muxname, int val);$/;"	p	signature:(const char *muxname, int val)
omap_mux_init_signal	mux.h	/^static inline int omap_mux_init_signal(char *muxname, int val)$/;"	f	signature:(char *muxname, int val)
omap_mux_init_signals	mux.c	/^static void __init omap_mux_init_signals(struct omap_mux_partition *partition,$/;"	f	file:	signature:(struct omap_mux_partition *partition, struct omap_board_mux *board_mux)
omap_mux_late_init	common.h	/^int omap_mux_late_init(void);$/;"	p	signature:(void)
omap_mux_late_init	common.h	/^static inline int omap_mux_late_init(void)$/;"	f	signature:(void)
omap_mux_late_init	mux.c	/^int __init omap_mux_late_init(void)$/;"	f	signature:(void)
omap_mux_list_add	mux.c	/^static struct omap_mux * __init omap_mux_list_add($/;"	f	file:	signature:( struct omap_mux_partition *partition, struct omap_mux *src)
omap_mux_options	mux.c	/^static char *omap_mux_options;$/;"	v	file:
omap_mux_package_fixup	mux.c	/^static void __init omap_mux_package_fixup(struct omap_mux *p,$/;"	f	file:	signature:(struct omap_mux *p, struct omap_mux *superset)
omap_mux_package_init_balls	mux.c	/^static inline void omap_mux_package_init_balls(struct omap_ball *b,$/;"	f	file:	signature:(struct omap_ball *b, struct omap_mux *superset)
omap_mux_package_init_balls	mux.c	/^static void __init omap_mux_package_init_balls(struct omap_ball *b,$/;"	f	file:	signature:(struct omap_ball *b, struct omap_mux *superset)
omap_mux_partition	mux.h	/^struct omap_mux_partition {$/;"	s
omap_mux_partition::base	mux.h	/^	void __iomem		*base;$/;"	m	struct:omap_mux_partition	access:public
omap_mux_partition::flags	mux.h	/^	u32			flags;$/;"	m	struct:omap_mux_partition	access:public
omap_mux_partition::muxmodes	mux.h	/^	struct list_head	muxmodes;$/;"	m	struct:omap_mux_partition	typeref:struct:omap_mux_partition::list_head	access:public
omap_mux_partition::name	mux.h	/^	const char		*name;$/;"	m	struct:omap_mux_partition	access:public
omap_mux_partition::node	mux.h	/^	struct list_head	node;$/;"	m	struct:omap_mux_partition	typeref:struct:omap_mux_partition::list_head	access:public
omap_mux_partition::phys	mux.h	/^	u32			phys;$/;"	m	struct:omap_mux_partition	access:public
omap_mux_partition::size	mux.h	/^	u32			size;$/;"	m	struct:omap_mux_partition	access:public
omap_mux_read	mux.c	/^u16 omap_mux_read(struct omap_mux_partition *partition, u16 reg)$/;"	f	signature:(struct omap_mux_partition *partition, u16 reg)
omap_mux_read	mux.h	/^u16 omap_mux_read(struct omap_mux_partition *p, u16 mux_offset);$/;"	p	signature:(struct omap_mux_partition *p, u16 mux_offset)
omap_mux_register	plat/mux.h	/^extern int omap_mux_register(struct omap_mux_cfg *);$/;"	p	signature:(struct omap_mux_cfg *)
omap_mux_set_cmdline_signals	mux.c	/^static void __init omap_mux_set_cmdline_signals(void)$/;"	f	file:	signature:(void)
omap_mux_set_gpio	mux.c	/^void omap_mux_set_gpio(u16 val, int gpio)$/;"	f	signature:(u16 val, int gpio)
omap_mux_set_gpio	mux.h	/^void omap_mux_set_gpio(u16 val, int gpio);$/;"	p	signature:(u16 val, int gpio)
omap_mux_setup	mux.c	/^static int __init omap_mux_setup(char *options)$/;"	f	file:	signature:(char *options)
omap_mux_write	mux.c	/^void omap_mux_write(struct omap_mux_partition *partition, u16 val,$/;"	f	signature:(struct omap_mux_partition *partition, u16 val, u16 reg)
omap_mux_write	mux.h	/^void omap_mux_write(struct omap_mux_partition *p, u16 val, u16 mux_offset);$/;"	p	signature:(struct omap_mux_partition *p, u16 val, u16 mux_offset)
omap_mux_write_array	mux.c	/^void omap_mux_write_array(struct omap_mux_partition *partition,$/;"	f	signature:(struct omap_mux_partition *partition, struct omap_board_mux *board_mux)
omap_mux_write_array	mux.h	/^void omap_mux_write_array(struct omap_mux_partition *p,$/;"	p	signature:(struct omap_mux_partition *p, struct omap_board_mux *board_mux)
omap_nand_flash_init	common-board-devices.h	/^void omap_nand_flash_init(int opts, struct mtd_partition *parts, int n_parts);$/;"	p	signature:(int opts, struct mtd_partition *parts, int n_parts)
omap_nand_platform_data	plat/nand.h	/^struct omap_nand_platform_data {$/;"	s
omap_nand_platform_data::cs	plat/nand.h	/^	int			cs;$/;"	m	struct:omap_nand_platform_data	access:public
omap_nand_platform_data::dev_ready	plat/nand.h	/^	bool			dev_ready;$/;"	m	struct:omap_nand_platform_data	access:public
omap_nand_platform_data::devsize	plat/nand.h	/^	int			devsize;$/;"	m	struct:omap_nand_platform_data	access:public
omap_nand_platform_data::ecc_opt	plat/nand.h	/^	enum omap_ecc           ecc_opt;$/;"	m	struct:omap_nand_platform_data	typeref:enum:omap_nand_platform_data::omap_ecc	access:public
omap_nand_platform_data::gpmc_irq	plat/nand.h	/^	int			gpmc_irq;$/;"	m	struct:omap_nand_platform_data	access:public
omap_nand_platform_data::gpmc_t	plat/nand.h	/^	struct gpmc_timings	*gpmc_t;$/;"	m	struct:omap_nand_platform_data	typeref:struct:omap_nand_platform_data::gpmc_timings	access:public
omap_nand_platform_data::nr_parts	plat/nand.h	/^	int			nr_parts;$/;"	m	struct:omap_nand_platform_data	access:public
omap_nand_platform_data::parts	plat/nand.h	/^	struct mtd_partition	*parts;$/;"	m	struct:omap_nand_platform_data	typeref:struct:omap_nand_platform_data::mtd_partition	access:public
omap_nand_platform_data::phys_base	plat/nand.h	/^	unsigned long		phys_base;$/;"	m	struct:omap_nand_platform_data	access:public
omap_nand_platform_data::xfer_type	plat/nand.h	/^	enum nand_io		xfer_type;$/;"	m	struct:omap_nand_platform_data	typeref:enum:omap_nand_platform_data::nand_io	access:public
omap_onenand_platform_data	plat/onenand.h	/^struct omap_onenand_platform_data {$/;"	s
omap_onenand_platform_data::cs	plat/onenand.h	/^	int			cs;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::dma_channel	plat/onenand.h	/^	int			dma_channel;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::flags	plat/onenand.h	/^	u8			flags;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::get_freq	plat/onenand.h	/^	int		(*get_freq)(const struct onenand_freq_info *freq_info,$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::gpio_irq	plat/onenand.h	/^	int			gpio_irq;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::nr_parts	plat/onenand.h	/^	int			nr_parts;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::onenand_setup	plat/onenand.h	/^	int			(*onenand_setup)(void __iomem *, int *freq_ptr);$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::parts	plat/onenand.h	/^	struct mtd_partition	*parts;$/;"	m	struct:omap_onenand_platform_data	typeref:struct:omap_onenand_platform_data::mtd_partition	access:public
omap_onenand_platform_data::regulator_can_sleep	plat/onenand.h	/^	u8			regulator_can_sleep;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_onenand_platform_data::skip_initial_unlocking	plat/onenand.h	/^	u8			skip_initial_unlocking;$/;"	m	struct:omap_onenand_platform_data	access:public
omap_opp_def	omap_opp_data.h	/^struct omap_opp_def {$/;"	s
omap_opp_def::default_available	omap_opp_data.h	/^	bool default_available;$/;"	m	struct:omap_opp_def	access:public
omap_opp_def::freq	omap_opp_data.h	/^	unsigned long freq;$/;"	m	struct:omap_opp_def	access:public
omap_opp_def::hwmod_name	omap_opp_data.h	/^	char *hwmod_name;$/;"	m	struct:omap_opp_def	access:public
omap_opp_def::u_volt	omap_opp_data.h	/^	unsigned long u_volt;$/;"	m	struct:omap_opp_def	access:public
omap_pm_clkdms_setup	pm.h	/^extern int omap_pm_clkdms_setup(struct clockdomain *clkdm, void *unused);$/;"	p	signature:(struct clockdomain *clkdm, void *unused)
omap_pm_cpu_get_freq	plat/omap-pm.h	/^unsigned long omap_pm_cpu_get_freq(void);$/;"	p	signature:(void)
omap_pm_cpu_get_freq_table	plat/omap-pm.h	/^struct cpufreq_frequency_table **omap_pm_cpu_get_freq_table(void);$/;"	p	signature:(void)
omap_pm_cpu_set_freq	plat/omap-pm.h	/^void omap_pm_cpu_set_freq(unsigned long f);$/;"	p	signature:(unsigned long f)
omap_pm_disable_off_mode	plat/omap-pm.h	/^void omap_pm_disable_off_mode(void);$/;"	p	signature:(void)
omap_pm_dsp_get_opp	plat/omap-pm.h	/^u8 omap_pm_dsp_get_opp(void);$/;"	p	signature:(void)
omap_pm_dsp_get_opp_table	plat/omap-pm.h	/^const struct omap_opp *omap_pm_dsp_get_opp_table(void);$/;"	p	signature:(void)
omap_pm_dsp_set_min_opp	plat/omap-pm.h	/^void omap_pm_dsp_set_min_opp(u8 opp_id);$/;"	p	signature:(u8 opp_id)
omap_pm_enable_off_mode	plat/omap-pm.h	/^void omap_pm_enable_off_mode(void);$/;"	p	signature:(void)
omap_pm_get_dev_context_loss_count	plat/omap-pm.h	/^int omap_pm_get_dev_context_loss_count(struct device *dev);$/;"	p	signature:(struct device *dev)
omap_pm_if_early_init	plat/omap-pm.h	/^int __init omap_pm_if_early_init(void);$/;"	p	signature:(void)
omap_pm_if_exit	plat/omap-pm.h	/^void omap_pm_if_exit(void);$/;"	p	signature:(void)
omap_pm_if_init	plat/omap-pm.h	/^int __init omap_pm_if_init(void);$/;"	p	signature:(void)
omap_pm_set_max_dev_wakeup_lat	plat/omap-pm.h	/^int omap_pm_set_max_dev_wakeup_lat(struct device *req_dev, struct device *dev,$/;"	p	signature:(struct device *req_dev, struct device *dev, long t)
omap_pm_set_max_mpu_wakeup_lat	plat/omap-pm.h	/^int omap_pm_set_max_mpu_wakeup_lat(struct device *dev, long t);$/;"	p	signature:(struct device *dev, long t)
omap_pm_set_max_sdma_lat	plat/omap-pm.h	/^int omap_pm_set_max_sdma_lat(struct device *dev, long t);$/;"	p	signature:(struct device *dev, long t)
omap_pm_set_min_bus_tput	plat/omap-pm.h	/^int omap_pm_set_min_bus_tput(struct device *dev, u8 agent_id, unsigned long r);$/;"	p	signature:(struct device *dev, u8 agent_id, unsigned long r)
omap_pm_set_min_clk_rate	plat/omap-pm.h	/^int omap_pm_set_min_clk_rate(struct device *dev, struct clk *c, long r);$/;"	p	signature:(struct device *dev, struct clk *c, long r)
omap_pmic_init	twl-common.h	/^void omap_pmic_init(int bus, u32 clkrate, const char *pmic_type, int pmic_irq,$/;"	p	signature:(int bus, u32 clkrate, const char *pmic_type, int pmic_irq, struct twl4030_platform_data *pmic_data)
omap_pmic_late_init	twl-common.h	/^void omap_pmic_late_init(void);$/;"	p	signature:(void)
omap_prcm_event_to_irq	prcm-common.h	/^extern int omap_prcm_event_to_irq(const char *event);$/;"	p	signature:(const char *event)
omap_prcm_get_reset_sources	plat/prcm.h	/^u32 omap_prcm_get_reset_sources(void);$/;"	p	signature:(void)
omap_prcm_irq	prcm-common.h	/^struct omap_prcm_irq {$/;"	s
omap_prcm_irq::name	prcm-common.h	/^	const char *name;$/;"	m	struct:omap_prcm_irq	access:public
omap_prcm_irq::offset	prcm-common.h	/^	unsigned int offset;$/;"	m	struct:omap_prcm_irq	access:public
omap_prcm_irq::priority	prcm-common.h	/^	bool priority;$/;"	m	struct:omap_prcm_irq	access:public
omap_prcm_irq_cleanup	prcm-common.h	/^extern void omap_prcm_irq_cleanup(void);$/;"	p	signature:(void)
omap_prcm_irq_complete	prcm-common.h	/^extern void omap_prcm_irq_complete(void);$/;"	p	signature:(void)
omap_prcm_irq_prepare	prcm-common.h	/^extern void omap_prcm_irq_prepare(void);$/;"	p	signature:(void)
omap_prcm_irq_setup	prcm-common.h	/^struct omap_prcm_irq_setup {$/;"	s
omap_prcm_irq_setup::ack	prcm-common.h	/^	u16 ack;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::base_irq	prcm-common.h	/^	int base_irq;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::irq	prcm-common.h	/^	int irq;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::irqs	prcm-common.h	/^	const struct omap_prcm_irq *irqs;$/;"	m	struct:omap_prcm_irq_setup	typeref:struct:omap_prcm_irq_setup::omap_prcm_irq	access:public
omap_prcm_irq_setup::mask	prcm-common.h	/^	u16 mask;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::nr_irqs	prcm-common.h	/^	u8 nr_irqs;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::nr_regs	prcm-common.h	/^	u8 nr_regs;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::ocp_barrier	prcm-common.h	/^	void (*ocp_barrier)(void);$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::priority_mask	prcm-common.h	/^	u32 *priority_mask;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::read_pending_irqs	prcm-common.h	/^	void (*read_pending_irqs)(unsigned long *events);$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::restore_irqen	prcm-common.h	/^	void (*restore_irqen)(u32 *saved_mask);$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::save_and_clear_irqen	prcm-common.h	/^	void (*save_and_clear_irqen)(u32 *saved_mask);$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::saved_mask	prcm-common.h	/^	u32 *saved_mask;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::suspend_save_flag	prcm-common.h	/^	bool suspend_save_flag;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_irq_setup::suspended	prcm-common.h	/^	bool suspended;$/;"	m	struct:omap_prcm_irq_setup	access:public
omap_prcm_register_chain_handler	prcm-common.h	/^extern int omap_prcm_register_chain_handler($/;"	p	signature:( struct omap_prcm_irq_setup *irq_setup)
omap_prcm_restart	common.h	/^void omap_prcm_restart(char, const char *);$/;"	p	signature:(char, const char *)
omap_prm_base_init	prcm-common.h	/^extern void omap_prm_base_init(void);$/;"	p	signature:(void)
omap_prm_base_init	prcm-common.h	/^static inline void omap_prm_base_init(void)$/;"	f	signature:(void)
omap_push_sram_idle	plat/sram.h	/^extern void omap_push_sram_idle(void);$/;"	p	signature:(void)
omap_push_sram_idle	plat/sram.h	/^static inline void omap_push_sram_idle(void) {}$/;"	f	signature:(void)
omap_pwm_led_platform_data	plat/board.h	/^struct omap_pwm_led_platform_data {$/;"	s
omap_pwm_led_platform_data::blink_timer	plat/board.h	/^	int blink_timer;$/;"	m	struct:omap_pwm_led_platform_data	access:public
omap_pwm_led_platform_data::intensity_timer	plat/board.h	/^	int intensity_timer;$/;"	m	struct:omap_pwm_led_platform_data	access:public
omap_pwm_led_platform_data::name	plat/board.h	/^	const char *name;$/;"	m	struct:omap_pwm_led_platform_data	access:public
omap_pwm_led_platform_data::set_power	plat/board.h	/^	void (*set_power)(struct omap_pwm_led_platform_data *self, int on_off);$/;"	m	struct:omap_pwm_led_platform_data	access:public
omap_read_auxcoreboot0	common.h	/^extern u32 omap_read_auxcoreboot0(void);$/;"	p	signature:(void)
omap_readw	plat/keypad.h	15;"	d
omap_reg_offsets	plat/dma.h	/^enum omap_reg_offsets {$/;"	g
omap_register_gpio_switches	plat/gpio-switch.h	/^extern void omap_register_gpio_switches(const struct omap_gpio_switch *tbl,$/;"	p	signature:(const struct omap_gpio_switch *tbl, int count)
omap_register_i2c_bus	plat/i2c.h	/^extern int omap_register_i2c_bus(int bus_id, u32 clkrate,$/;"	p	signature:(int bus_id, u32 clkrate, struct i2c_board_info const *info, unsigned len)
omap_register_i2c_bus	plat/i2c.h	/^static inline int omap_register_i2c_bus(int bus_id, u32 clkrate,$/;"	f	signature:(int bus_id, u32 clkrate, struct i2c_board_info const *info, unsigned len)
omap_request_dma	plat/dma.h	/^extern int omap_request_dma(int dev_id, const char *dev_name,$/;"	p	signature:(int dev_id, const char *dev_name, void (*callback)(int lch, u16 ch_status, void *data), void *data, int *dma_ch)
omap_request_dma_chain	plat/dma.h	/^extern int omap_request_dma_chain(int dev_id, const char *dev_name,$/;"	p	signature:(int dev_id, const char *dev_name, void (*callback) (int lch, u16 ch_status, void *data), int *chain_id, int no_of_chans, int chain_mode, struct omap_dma_channel_params params)
omap_reserve	plat/common.h	/^extern void omap_reserve(void);$/;"	p	signature:(void)
omap_rev	id.c	/^EXPORT_SYMBOL(omap_rev);$/;"	v
omap_rev	id.c	/^unsigned int omap_rev(void)$/;"	f	signature:(void)
omap_rev	plat/cpu.h	/^unsigned int omap_rev(void);$/;"	p	signature:(void)
omap_revision	id.c	/^static unsigned int omap_revision;$/;"	v	file:
omap_rproc_pdata	plat/remoteproc.h	/^struct omap_rproc_pdata {$/;"	s
omap_rproc_pdata::device_enable	plat/remoteproc.h	/^	int (*device_enable) (struct platform_device *pdev);$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::device_shutdown	plat/remoteproc.h	/^	int (*device_shutdown) (struct platform_device *pdev);$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::firmware	plat/remoteproc.h	/^	const char *firmware;$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::mbox_name	plat/remoteproc.h	/^	const char *mbox_name;$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::name	plat/remoteproc.h	/^	const char *name;$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::oh_name	plat/remoteproc.h	/^	const char *oh_name;$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::oh_name_opt	plat/remoteproc.h	/^	const char *oh_name_opt;$/;"	m	struct:omap_rproc_pdata	access:public
omap_rproc_pdata::ops	plat/remoteproc.h	/^	const struct rproc_ops *ops;$/;"	m	struct:omap_rproc_pdata	typeref:struct:omap_rproc_pdata::rproc_ops	access:public
omap_rproc_reserve_cma	plat/remoteproc.h	/^void __init omap_rproc_reserve_cma(void)$/;"	f	signature:(void)
omap_rproc_reserve_cma	plat/remoteproc.h	/^void __init omap_rproc_reserve_cma(void);$/;"	p	signature:(void)
omap_sdrc_init	common.h	/^extern void omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,$/;"	p	signature:(struct omap_sdrc_params *sdrc_cs0, struct omap_sdrc_params *sdrc_cs1)
omap_sdrc_init	io.c	/^void __init omap_sdrc_init(struct omap_sdrc_params *sdrc_cs0,$/;"	f	signature:(struct omap_sdrc_params *sdrc_cs0, struct omap_sdrc_params *sdrc_cs1)
omap_sdrc_params	plat/sdrc.h	/^struct omap_sdrc_params {$/;"	s
omap_sdrc_params::actim_ctrla	plat/sdrc.h	/^	u32 actim_ctrla;$/;"	m	struct:omap_sdrc_params	access:public
omap_sdrc_params::actim_ctrlb	plat/sdrc.h	/^	u32 actim_ctrlb;$/;"	m	struct:omap_sdrc_params	access:public
omap_sdrc_params::mr	plat/sdrc.h	/^	u32 mr;$/;"	m	struct:omap_sdrc_params	access:public
omap_sdrc_params::rate	plat/sdrc.h	/^	unsigned long rate;$/;"	m	struct:omap_sdrc_params	access:public
omap_sdrc_params::rfr_ctrl	plat/sdrc.h	/^	u32 rfr_ctrl;$/;"	m	struct:omap_sdrc_params	access:public
omap_secondary_startup	common.h	/^extern void omap_secondary_startup(void);$/;"	p	signature:(void)
omap_secure_apis_support	mach/omap-wakeupgen.h	/^extern int omap_secure_apis_support(void);$/;"	p	signature:(void)
omap_secure_dispatcher	mach/omap-secure.h	/^extern u32 omap_secure_dispatcher(u32 idx, u32 flag, u32 nargs,$/;"	p	signature:(u32 idx, u32 flag, u32 nargs, u32 arg1, u32 arg2, u32 arg3, u32 arg4)
omap_secure_ram_mempool_base	mach/omap-secure.h	/^extern phys_addr_t omap_secure_ram_mempool_base(void);$/;"	p	signature:(void)
omap_secure_ram_reserve_memblock	plat/omap-secure.h	/^extern int omap_secure_ram_reserve_memblock(void);$/;"	p	signature:(void)
omap_serial_board_init	plat/serial.h	/^extern void omap_serial_board_init(struct omap_uart_port_info *platform_data);$/;"	p	signature:(struct omap_uart_port_info *platform_data)
omap_serial_console_config	plat/board.h	/^struct omap_serial_console_config {$/;"	s
omap_serial_console_config::console_speed	plat/board.h	/^	u32 console_speed;$/;"	m	struct:omap_serial_console_config	access:public
omap_serial_console_config::console_uart	plat/board.h	/^	u8 console_uart;$/;"	m	struct:omap_serial_console_config	access:public
omap_serial_init	plat/serial.h	/^extern void omap_serial_init(void);$/;"	p	signature:(void)
omap_serial_init_port	plat/serial.h	/^extern void omap_serial_init_port(struct omap_board_data *bdata,$/;"	p	signature:(struct omap_board_data *bdata, struct omap_uart_port_info *platform_data)
omap_set_dma_callback	plat/dma.h	/^extern int omap_set_dma_callback(int lch,$/;"	p	signature:(int lch, void (*callback)(int lch, u16 ch_status, void *data), void *data)
omap_set_dma_channel_mode	plat/dma.h	/^extern void omap_set_dma_channel_mode(int lch, enum omap_dma_channel_mode mode);$/;"	p	signature:(int lch, enum omap_dma_channel_mode mode)
omap_set_dma_color_mode	plat/dma.h	/^extern void omap_set_dma_color_mode(int lch, enum omap_dma_color_mode mode,$/;"	p	signature:(int lch, enum omap_dma_color_mode mode, u32 color)
omap_set_dma_dest_burst_mode	plat/dma.h	/^extern void omap_set_dma_dest_burst_mode(int lch,$/;"	p	signature:(int lch, enum omap_dma_burst_mode burst_mode)
omap_set_dma_dest_data_pack	plat/dma.h	/^extern void omap_set_dma_dest_data_pack(int lch, int enable);$/;"	p	signature:(int lch, int enable)
omap_set_dma_dest_index	plat/dma.h	/^extern void omap_set_dma_dest_index(int lch, int eidx, int fidx);$/;"	p	signature:(int lch, int eidx, int fidx)
omap_set_dma_dest_params	plat/dma.h	/^extern void omap_set_dma_dest_params(int lch, int dest_port, int dest_amode,$/;"	p	signature:(int lch, int dest_port, int dest_amode, unsigned long dest_start, int dst_ei, int dst_fi)
omap_set_dma_dst_endian_type	plat/dma.h	/^extern void omap_set_dma_dst_endian_type(int lch, enum end_type etype);$/;"	p	signature:(int lch, enum end_type etype)
omap_set_dma_params	plat/dma.h	/^extern void omap_set_dma_params(int lch,$/;"	p	signature:(int lch, struct omap_dma_channel_params *params)
omap_set_dma_priority	plat/dma.h	/^extern void omap_set_dma_priority(int lch, int dst_port, int priority);$/;"	p	signature:(int lch, int dst_port, int priority)
omap_set_dma_src_burst_mode	plat/dma.h	/^extern void omap_set_dma_src_burst_mode(int lch,$/;"	p	signature:(int lch, enum omap_dma_burst_mode burst_mode)
omap_set_dma_src_data_pack	plat/dma.h	/^extern void omap_set_dma_src_data_pack(int lch, int enable);$/;"	p	signature:(int lch, int enable)
omap_set_dma_src_endian_type	plat/dma.h	/^extern void omap_set_dma_src_endian_type(int lch, enum end_type etype);$/;"	p	signature:(int lch, enum end_type etype)
omap_set_dma_src_index	plat/dma.h	/^extern void omap_set_dma_src_index(int lch, int eidx, int fidx);$/;"	p	signature:(int lch, int eidx, int fidx)
omap_set_dma_src_params	plat/dma.h	/^extern void omap_set_dma_src_params(int lch, int src_port, int src_amode,$/;"	p	signature:(int lch, int src_port, int src_amode, unsigned long src_start, int src_ei, int src_fi)
omap_set_dma_transfer_params	plat/dma.h	/^extern void omap_set_dma_transfer_params(int lch, int data_type,$/;"	p	signature:(int lch, int data_type, int elem_count, int frame_count, int sync_mode, int dma_trigger, int src_or_dst_synch)
omap_set_dma_write_mode	plat/dma.h	/^extern void omap_set_dma_write_mode(int lch, enum omap_dma_write_mode mode);$/;"	p	signature:(int lch, enum omap_dma_write_mode mode)
omap_set_gpio_debounce	plat/gpio.h	/^extern void omap_set_gpio_debounce(int gpio, int enable);$/;"	p	signature:(int gpio, int enable)
omap_set_gpio_debounce_time	plat/gpio.h	/^extern void omap_set_gpio_debounce_time(int gpio, int enable);$/;"	p	signature:(int gpio, int enable)
omap_set_pwrdm_state	pm.h	/^extern int omap_set_pwrdm_state(struct powerdomain *pwrdm, u32 state);$/;"	p	signature:(struct powerdomain *pwrdm, u32 state)
omap_smc1	common.h	/^extern void omap_smc1(u32 fn, u32 arg);$/;"	p	signature:(u32 fn, u32 arg)
omap_smc2	mach/omap-secure.h	/^extern u32 omap_smc2(u32 id, u32 falg, u32 pargs);$/;"	p	signature:(u32 id, u32 falg, u32 pargs)
omap_smc91x_platform_data	plat/gpmc-smc91x.h	/^struct omap_smc91x_platform_data {$/;"	s
omap_smc91x_platform_data::cs	plat/gpmc-smc91x.h	/^	int	cs;$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smc91x_platform_data::flags	plat/gpmc-smc91x.h	/^	u32	flags;$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smc91x_platform_data::gpio_irq	plat/gpmc-smc91x.h	/^	int	gpio_irq;$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smc91x_platform_data::gpio_pwrdwn	plat/gpmc-smc91x.h	/^	int	gpio_pwrdwn;$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smc91x_platform_data::gpio_reset	plat/gpmc-smc91x.h	/^	int	gpio_reset;$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smc91x_platform_data::retime	plat/gpmc-smc91x.h	/^	int	(*retime)(void);$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smc91x_platform_data::wait_pin	plat/gpmc-smc91x.h	/^	int	wait_pin;	\/* Optional GPMC_CONFIG1_WAITPINSELECT *\/$/;"	m	struct:omap_smc91x_platform_data	access:public
omap_smsc911x_platform_data	plat/gpmc-smsc911x.h	/^struct omap_smsc911x_platform_data {$/;"	s
omap_smsc911x_platform_data::cs	plat/gpmc-smsc911x.h	/^	int	cs;$/;"	m	struct:omap_smsc911x_platform_data	access:public
omap_smsc911x_platform_data::flags	plat/gpmc-smsc911x.h	/^	u32	flags;$/;"	m	struct:omap_smsc911x_platform_data	access:public
omap_smsc911x_platform_data::gpio_irq	plat/gpmc-smsc911x.h	/^	int	gpio_irq;$/;"	m	struct:omap_smsc911x_platform_data	access:public
omap_smsc911x_platform_data::gpio_reset	plat/gpmc-smsc911x.h	/^	int	gpio_reset;$/;"	m	struct:omap_smsc911x_platform_data	access:public
omap_smsc911x_platform_data::id	plat/gpmc-smsc911x.h	/^	int	id;$/;"	m	struct:omap_smsc911x_platform_data	access:public
omap_sram_idle	pm.h	/^extern void omap_sram_idle(void);$/;"	p	signature:(void)
omap_sram_init	plat/common.h	/^void omap_sram_init(void);$/;"	p	signature:(void)
omap_sram_push	plat/sram.h	20;"	d
omap_sram_push_address	plat/sram.h	/^extern void *omap_sram_push_address(unsigned long size);$/;"	p	signature:(unsigned long size)
omap_sram_reprogram_clock	plat/sram.h	/^extern void omap_sram_reprogram_clock(u32 dpllctl, u32 ckctl);$/;"	p	signature:(u32 dpllctl, u32 ckctl)
omap_start_dma	plat/dma.h	/^extern void omap_start_dma(int lch);$/;"	p	signature:(int lch)
omap_start_dma_chain_transfers	plat/dma.h	/^extern int omap_start_dma_chain_transfers(int chain_id);$/;"	p	signature:(int chain_id)
omap_sti_console_config	plat/board.h	/^struct omap_sti_console_config {$/;"	s
omap_sti_console_config::channel	plat/board.h	/^	u8 channel;$/;"	m	struct:omap_sti_console_config	access:public
omap_sti_console_config::enable	plat/board.h	/^	unsigned enable:1;$/;"	m	struct:omap_sti_console_config	access:public
omap_stop_dma	plat/dma.h	/^extern void omap_stop_dma(int lch);$/;"	p	signature:(int lch)
omap_stop_dma_chain_transfers	plat/dma.h	/^extern int omap_stop_dma_chain_transfers(int chain_id);$/;"	p	signature:(int chain_id)
omap_system_dma_plat_info	plat/dma.h	/^struct omap_system_dma_plat_info {$/;"	s
omap_system_dma_plat_info::clear_dma	plat/dma.h	/^	void (*clear_dma)(int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_system_dma_plat_info::clear_lch_regs	plat/dma.h	/^	void (*clear_lch_regs)(int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_system_dma_plat_info::disable_irq_lch	plat/dma.h	/^	void (*disable_irq_lch)(int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_system_dma_plat_info::dma_attr	plat/dma.h	/^	struct omap_dma_dev_attr *dma_attr;$/;"	m	struct:omap_system_dma_plat_info	typeref:struct:omap_system_dma_plat_info::omap_dma_dev_attr	access:public
omap_system_dma_plat_info::dma_read	plat/dma.h	/^	u32 (*dma_read)(int reg, int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_system_dma_plat_info::dma_write	plat/dma.h	/^	void (*dma_write)(u32 val, int reg, int lch);$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_system_dma_plat_info::errata	plat/dma.h	/^	u32 errata;$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_system_dma_plat_info::show_dma_caps	plat/dma.h	/^	void (*show_dma_caps)(void);$/;"	m	struct:omap_system_dma_plat_info	access:public
omap_test_timeout	common.h	219;"	d
omap_timer_capability_dev_attr	plat/dmtimer.h	/^struct omap_timer_capability_dev_attr {$/;"	s
omap_timer_capability_dev_attr::timer_capability	plat/dmtimer.h	/^	u32 timer_capability;$/;"	m	struct:omap_timer_capability_dev_attr	access:public
omap_type	id.c	/^EXPORT_SYMBOL(omap_type);$/;"	v
omap_type	id.c	/^int omap_type(void)$/;"	f	signature:(void)
omap_type	plat/cpu.h	/^int omap_type(void);$/;"	p	signature:(void)
omap_uart_config	plat/board.h	/^struct omap_uart_config {$/;"	s
omap_uart_config::enabled_uarts	plat/board.h	/^	unsigned int enabled_uarts;$/;"	m	struct:omap_uart_config	access:public
omap_uart_lsr	mach/debug-macro.S	/^omap_uart_lsr:	.word	0$/;"	l
omap_uart_phys	mach/debug-macro.S	/^omap_uart_phys:	.word	0$/;"	l
omap_uart_port_info	plat/omap-serial.h	/^struct omap_uart_port_info {$/;"	s
omap_uart_port_info::autosuspend_timeout	plat/omap-serial.h	/^	unsigned int		autosuspend_timeout;$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::dma_enabled	plat/omap-serial.h	/^	bool			dma_enabled;	\/* To specify DMA Mode *\/$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::dma_rx_buf_size	plat/omap-serial.h	/^	unsigned int		dma_rx_buf_size;$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::dma_rx_poll_rate	plat/omap-serial.h	/^	unsigned int		dma_rx_poll_rate;$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::dma_rx_timeout	plat/omap-serial.h	/^	unsigned int		dma_rx_timeout;$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::enable_wakeup	plat/omap-serial.h	/^	void (*enable_wakeup)(struct platform_device *, bool);$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::flags	plat/omap-serial.h	/^	upf_t			flags;		\/* UPF_* flags *\/$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::get_context_loss_count	plat/omap-serial.h	/^	int (*get_context_loss_count)(struct device *);$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::set_forceidle	plat/omap-serial.h	/^	void (*set_forceidle)(struct platform_device *);$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::set_noidle	plat/omap-serial.h	/^	void (*set_noidle)(struct platform_device *);$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_port_info::uartclk	plat/omap-serial.h	/^	unsigned int		uartclk;	\/* UART clock rate *\/$/;"	m	struct:omap_uart_port_info	access:public
omap_uart_virt	mach/debug-macro.S	/^omap_uart_virt:	.word	0$/;"	l
omap_uninstall_iommu_arch	plat/iommu.h	/^extern void omap_uninstall_iommu_arch(const struct iommu_functions *ops);$/;"	p	signature:(const struct iommu_functions *ops)
omap_vc_bypass_scale	vc.h	/^int omap_vc_bypass_scale(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt)
omap_vc_channel	vc.h	/^struct omap_vc_channel {$/;"	s
omap_vc_channel::cfg_channel	vc.h	/^	u8 cfg_channel;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::cfg_channel_reg	vc.h	/^	u8 cfg_channel_reg;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::cfg_channel_sa_shift	vc.h	/^	u8 cfg_channel_sa_shift;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::cmd_reg_addr	vc.h	/^	u16 cmd_reg_addr;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::cmdval_reg	vc.h	/^	u8 cmdval_reg;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::common	vc.h	/^	const struct omap_vc_common *common;$/;"	m	struct:omap_vc_channel	typeref:struct:omap_vc_channel::omap_vc_common	access:public
omap_vc_channel::flags	vc.h	/^	u8 flags;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::i2c_high_speed	vc.h	/^	bool i2c_high_speed;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::i2c_slave_addr	vc.h	/^	u16 i2c_slave_addr;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::setup_time	vc.h	/^	u16 setup_time;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::smps_cmdra_mask	vc.h	/^	u32 smps_cmdra_mask;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::smps_cmdra_reg	vc.h	/^	u8 smps_cmdra_reg;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::smps_sa_mask	vc.h	/^	u32 smps_sa_mask;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::smps_sa_reg	vc.h	/^	u8 smps_sa_reg;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::smps_volra_mask	vc.h	/^	u32 smps_volra_mask;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::smps_volra_reg	vc.h	/^	u8 smps_volra_reg;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_channel::volt_reg_addr	vc.h	/^	u16 volt_reg_addr;$/;"	m	struct:omap_vc_channel	access:public
omap_vc_common	vc.h	/^struct omap_vc_common {$/;"	s
omap_vc_common::bypass_val_reg	vc.h	/^	u8 bypass_val_reg;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::cmd_off_shift	vc.h	/^	u8 cmd_off_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::cmd_on_mask	vc.h	/^	u32 cmd_on_mask;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::cmd_on_shift	vc.h	/^	u8 cmd_on_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::cmd_onlp_shift	vc.h	/^	u8 cmd_onlp_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::cmd_ret_shift	vc.h	/^	u8 cmd_ret_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::data_shift	vc.h	/^	u8 data_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::i2c_cfg_hsen_mask	vc.h	/^	u8 i2c_cfg_hsen_mask;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::i2c_cfg_reg	vc.h	/^	u8 i2c_cfg_reg;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::i2c_mcode_mask	vc.h	/^	u8 i2c_mcode_mask;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::regaddr_shift	vc.h	/^	u8 regaddr_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::slaveaddr_shift	vc.h	/^	u8 slaveaddr_shift;$/;"	m	struct:omap_vc_common	access:public
omap_vc_common::valid	vc.h	/^	u32 valid;$/;"	m	struct:omap_vc_common	access:public
omap_vc_init_channel	vc.h	/^void omap_vc_init_channel(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
omap_vc_post_scale	vc.h	/^void omap_vc_post_scale(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt, u8 target_vsel, u8 current_vsel)
omap_vc_pre_scale	vc.h	/^int omap_vc_pre_scale(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt, u8 *target_vsel, u8 *current_vsel)
omap_version_config	plat/board.h	/^struct omap_version_config {$/;"	s
omap_version_config::component	plat/board.h	/^	char component[12];$/;"	m	struct:omap_version_config	access:public
omap_version_config::version	plat/board.h	/^	char version[12];$/;"	m	struct:omap_version_config	access:public
omap_vfsm_instance	voltage.h	/^struct omap_vfsm_instance {$/;"	s
omap_vfsm_instance::voltsetup_mask	voltage.h	/^	u32 voltsetup_mask;$/;"	m	struct:omap_vfsm_instance	access:public
omap_vfsm_instance::voltsetup_reg	voltage.h	/^	u8 voltsetup_reg;$/;"	m	struct:omap_vfsm_instance	access:public
omap_volt_data	plat/voltage.h	/^struct omap_volt_data {$/;"	s
omap_volt_data::sr_efuse_offs	plat/voltage.h	/^	u32	sr_efuse_offs;$/;"	m	struct:omap_volt_data	access:public
omap_volt_data::sr_errminlimit	plat/voltage.h	/^	u8	sr_errminlimit;$/;"	m	struct:omap_volt_data	access:public
omap_volt_data::volt_nominal	plat/voltage.h	/^	u32	volt_nominal;$/;"	m	struct:omap_volt_data	access:public
omap_volt_data::vp_errgain	plat/voltage.h	/^	u8	vp_errgain;$/;"	m	struct:omap_volt_data	access:public
omap_voltage_get_voltdata	plat/voltage.h	/^struct omap_volt_data *omap_voltage_get_voltdata(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long volt)
omap_voltage_get_voltdata	voltage.h	/^struct omap_volt_data *omap_voltage_get_voltdata(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long volt)
omap_voltage_get_volttable	voltage.h	/^void omap_voltage_get_volttable(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, struct omap_volt_data **volt_data)
omap_voltage_late_init	voltage.h	/^int omap_voltage_late_init(void);$/;"	p	signature:(void)
omap_voltage_register_pmic	voltage.h	/^int omap_voltage_register_pmic(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, struct omap_voltdm_pmic *pmic)
omap_voltdm_pmic	voltage.h	/^struct omap_voltdm_pmic {$/;"	s
omap_voltdm_pmic::cmd_reg_addr	voltage.h	/^	u16 cmd_reg_addr;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::i2c_high_speed	voltage.h	/^	bool i2c_high_speed;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::i2c_mcode	voltage.h	/^	u8 i2c_mcode;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::i2c_slave_addr	voltage.h	/^	u16 i2c_slave_addr;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::off_volt	voltage.h	/^	u32 off_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::on_volt	voltage.h	/^	u32 on_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::onlp_volt	voltage.h	/^	u32 onlp_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::ret_volt	voltage.h	/^	u32 ret_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::slew_rate	voltage.h	/^	int slew_rate;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::step_size	voltage.h	/^	int step_size;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::uv_to_vsel	voltage.h	/^	u8 (*uv_to_vsel) (unsigned long uV);$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::volt_reg_addr	voltage.h	/^	u16 volt_reg_addr;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::volt_setup_time	voltage.h	/^	u16 volt_setup_time;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vp_erroroffset	voltage.h	/^	u8 vp_erroroffset;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vp_timeout_us	voltage.h	/^	u8 vp_timeout_us;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vp_vddmax	voltage.h	/^	u8 vp_vddmax;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vp_vddmin	voltage.h	/^	u8 vp_vddmin;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vp_vstepmax	voltage.h	/^	u8 vp_vstepmax;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vp_vstepmin	voltage.h	/^	u8 vp_vstepmin;$/;"	m	struct:omap_voltdm_pmic	access:public
omap_voltdm_pmic::vsel_to_uv	voltage.h	/^	unsigned long (*vsel_to_uv) (const u8 vsel);$/;"	m	struct:omap_voltdm_pmic	access:public
omap_vp_common	vp.h	/^struct omap_vp_common {$/;"	s
omap_vp_common::ops	vp.h	/^	const struct omap_vp_ops *ops;$/;"	m	struct:omap_vp_common	typeref:struct:omap_vp_common::omap_vp_ops	access:public
omap_vp_common::vlimitto_timeout_shift	vp.h	/^	u8 vlimitto_timeout_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vlimitto_vddmax_shift	vp.h	/^	u8 vlimitto_vddmax_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vlimitto_vddmin_shift	vp.h	/^	u8 vlimitto_vddmin_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_errorgain_mask	vp.h	/^	u32 vpconfig_errorgain_mask;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_erroroffset_mask	vp.h	/^	u32 vpconfig_erroroffset_mask;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_forceupdate	vp.h	/^	u8 vpconfig_forceupdate;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_initvdd	vp.h	/^	u8 vpconfig_initvdd;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_initvoltage_mask	vp.h	/^	u32 vpconfig_initvoltage_mask;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_timeouten	vp.h	/^	u8 vpconfig_timeouten;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpconfig_vpenable	vp.h	/^	u8 vpconfig_vpenable;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vpvoltage_mask	vp.h	/^	u8 vpvoltage_mask;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vstepmax_smpswaittimemax_shift	vp.h	/^	u8 vstepmax_smpswaittimemax_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vstepmax_stepmax_shift	vp.h	/^	u8 vstepmax_stepmax_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vstepmin_smpswaittimemin_shift	vp.h	/^	u8 vstepmin_smpswaittimemin_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_common::vstepmin_stepmin_shift	vp.h	/^	u8 vstepmin_stepmin_shift;$/;"	m	struct:omap_vp_common	access:public
omap_vp_disable	vp.h	/^void omap_vp_disable(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
omap_vp_enable	vp.h	/^void omap_vp_enable(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
omap_vp_forceupdate_scale	vp.h	/^int omap_vp_forceupdate_scale(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt)
omap_vp_init	vp.h	/^void omap_vp_init(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
omap_vp_instance	vp.h	/^struct omap_vp_instance {$/;"	s
omap_vp_instance::common	vp.h	/^	const struct omap_vp_common *common;$/;"	m	struct:omap_vp_instance	typeref:struct:omap_vp_instance::omap_vp_common	access:public
omap_vp_instance::enabled	vp.h	/^	bool enabled;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::id	vp.h	/^	u8 id;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::vlimitto	vp.h	/^	u8 vlimitto;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::voltage	vp.h	/^	u8 voltage;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::vpconfig	vp.h	/^	u8 vpconfig;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::vstatus	vp.h	/^	u8 vstatus;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::vstepmax	vp.h	/^	u8 vstepmax;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_instance::vstepmin	vp.h	/^	u8 vstepmin;$/;"	m	struct:omap_vp_instance	access:public
omap_vp_ops	vp.h	/^struct omap_vp_ops {$/;"	s
omap_vp_ops::check_txdone	vp.h	/^	u32 (*check_txdone)(u8 vp_id);$/;"	m	struct:omap_vp_ops	access:public
omap_vp_ops::clear_txdone	vp.h	/^	void (*clear_txdone)(u8 vp_id);$/;"	m	struct:omap_vp_ops	access:public
omap_vp_update_errorgain	vp.h	/^int omap_vp_update_errorgain(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt)
omap_vram_add_region	plat/vram.h	/^extern int omap_vram_add_region(unsigned long paddr, size_t size);$/;"	p	signature:(unsigned long paddr, size_t size)
omap_vram_alloc	plat/vram.h	/^extern int omap_vram_alloc(size_t size, unsigned long *paddr);$/;"	p	signature:(size_t size, unsigned long *paddr)
omap_vram_free	plat/vram.h	/^extern int omap_vram_free(unsigned long paddr, size_t size);$/;"	p	signature:(unsigned long paddr, size_t size)
omap_vram_get_info	plat/vram.h	/^extern void omap_vram_get_info(unsigned long *vram, unsigned long *free_vram,$/;"	p	signature:(unsigned long *vram, unsigned long *free_vram, unsigned long *largest_free_block)
omap_vram_reserve	plat/vram.h	/^extern int omap_vram_reserve(unsigned long paddr, size_t size);$/;"	p	signature:(unsigned long paddr, size_t size)
omap_vram_reserve_sdram_memblock	plat/vram.h	/^extern void omap_vram_reserve_sdram_memblock(void);$/;"	p	signature:(void)
omap_vram_reserve_sdram_memblock	plat/vram.h	/^static inline void omap_vram_reserve_sdram_memblock(void) { }$/;"	f	signature:(void)
omap_vram_set_sdram_vram	plat/vram.h	/^extern void omap_vram_set_sdram_vram(u32 size, u32 start);$/;"	p	signature:(u32 size, u32 start)
omap_vram_set_sdram_vram	plat/vram.h	/^static inline void omap_vram_set_sdram_vram(u32 size, u32 start) { }$/;"	f	signature:(u32 size, u32 start)
omap_vrfb_adjust_size	plat/vrfb.h	/^extern void omap_vrfb_adjust_size(u16 *width, u16 *height,$/;"	p	signature:(u16 *width, u16 *height, u8 bytespp)
omap_vrfb_adjust_size	plat/vrfb.h	/^static inline void omap_vrfb_adjust_size(u16 *width, u16 *height,$/;"	f	signature:(u16 *width, u16 *height, u8 bytespp)
omap_vrfb_map_angle	plat/vrfb.h	/^extern int omap_vrfb_map_angle(struct vrfb *vrfb, u16 height, u8 rot);$/;"	p	signature:(struct vrfb *vrfb, u16 height, u8 rot)
omap_vrfb_map_angle	plat/vrfb.h	/^static inline int omap_vrfb_map_angle(struct vrfb *vrfb, u16 height, u8 rot)$/;"	f	signature:(struct vrfb *vrfb, u16 height, u8 rot)
omap_vrfb_max_height	plat/vrfb.h	/^extern u16 omap_vrfb_max_height(u32 phys_size, u16 width, u8 bytespp);$/;"	p	signature:(u32 phys_size, u16 width, u8 bytespp)
omap_vrfb_max_height	plat/vrfb.h	/^static inline u16 omap_vrfb_max_height(u32 phys_size, u16 width, u8 bytespp)$/;"	f	signature:(u32 phys_size, u16 width, u8 bytespp)
omap_vrfb_min_phys_size	plat/vrfb.h	/^extern u32 omap_vrfb_min_phys_size(u16 width, u16 height, u8 bytespp);$/;"	p	signature:(u16 width, u16 height, u8 bytespp)
omap_vrfb_min_phys_size	plat/vrfb.h	/^static inline u32 omap_vrfb_min_phys_size(u16 width, u16 height, u8 bytespp)$/;"	f	signature:(u16 width, u16 height, u8 bytespp)
omap_vrfb_release_ctx	plat/vrfb.h	/^extern void omap_vrfb_release_ctx(struct vrfb *vrfb);$/;"	p	signature:(struct vrfb *vrfb)
omap_vrfb_release_ctx	plat/vrfb.h	/^static inline void omap_vrfb_release_ctx(struct vrfb *vrfb) {}$/;"	f	signature:(struct vrfb *vrfb)
omap_vrfb_request_ctx	plat/vrfb.h	/^extern int omap_vrfb_request_ctx(struct vrfb *vrfb);$/;"	p	signature:(struct vrfb *vrfb)
omap_vrfb_request_ctx	plat/vrfb.h	/^static inline int omap_vrfb_request_ctx(struct vrfb *vrfb) { return 0; }$/;"	f	signature:(struct vrfb *vrfb)
omap_vrfb_restore_context	plat/vrfb.h	/^extern void omap_vrfb_restore_context(void);$/;"	p	signature:(void)
omap_vrfb_restore_context	plat/vrfb.h	/^static inline void omap_vrfb_restore_context(void) {}$/;"	f	signature:(void)
omap_vrfb_setup	plat/vrfb.h	/^extern void omap_vrfb_setup(struct vrfb *vrfb, unsigned long paddr,$/;"	p	signature:(struct vrfb *vrfb, unsigned long paddr, u16 width, u16 height, unsigned bytespp, bool yuv_mode)
omap_vrfb_setup	plat/vrfb.h	/^static inline void omap_vrfb_setup(struct vrfb *vrfb, unsigned long paddr,$/;"	f	signature:(struct vrfb *vrfb, unsigned long paddr, u16 width, u16 height, unsigned bytespp, bool yuv_mode)
omap_wakeupgen_init	mach/omap-wakeupgen.h	/^extern int __init omap_wakeupgen_init(void);$/;"	p	signature:(void)
omap_writew	plat/keypad.h	16;"	d
omapam33xx_map_common_io	common.h	/^extern void omapam33xx_map_common_io(void);$/;"	p	signature:(void)
omapam33xx_map_common_io	common.h	/^static inline void omapam33xx_map_common_io(void)$/;"	f	signature:(void)
omapam33xx_map_common_io	io.c	/^void __init omapam33xx_map_common_io(void)$/;"	f	signature:(void)
omapti81xx_map_common_io	common.h	/^extern void omapti81xx_map_common_io(void);$/;"	p	signature:(void)
omapti81xx_map_common_io	common.h	/^static inline void omapti81xx_map_common_io(void)$/;"	f	signature:(void)
omapti81xx_map_common_io	io.c	/^void __init omapti81xx_map_common_io(void)$/;"	f	signature:(void)
on_volt	voltage.h	/^	u32 on_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
onenand_freq_info	plat/onenand.h	/^struct onenand_freq_info {$/;"	s
onenand_freq_info::dev_id	plat/onenand.h	/^	u16			dev_id;$/;"	m	struct:onenand_freq_info	access:public
onenand_freq_info::maf_id	plat/onenand.h	/^	u16			maf_id;$/;"	m	struct:onenand_freq_info	access:public
onenand_freq_info::ver_id	plat/onenand.h	/^	u16			ver_id;$/;"	m	struct:onenand_freq_info	access:public
onenand_setup	plat/onenand.h	/^	int			(*onenand_setup)(void __iomem *, int *freq_ptr);$/;"	m	struct:omap_onenand_platform_data	access:public
onlp_volt	voltage.h	/^	u32 onlp_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
ops	plat/clock.h	/^	const struct clkops	*ops;$/;"	m	struct:clk	typeref:struct:clk::clkops	access:public
ops	plat/mailbox.h	/^	struct omap_mbox_ops	*ops;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::omap_mbox_ops	access:public
ops	plat/mcbsp.h	/^	struct omap_mcbsp_ops *ops;$/;"	m	struct:omap_mcbsp_platform_data	typeref:struct:omap_mcbsp_platform_data::omap_mcbsp_ops	access:public
ops	plat/remoteproc.h	/^	const struct rproc_ops *ops;$/;"	m	struct:omap_rproc_pdata	typeref:struct:omap_rproc_pdata::rproc_ops	access:public
ops	vp.h	/^	const struct omap_vp_ops *ops;$/;"	m	struct:omap_vp_common	typeref:struct:omap_vp_common::omap_vp_ops	access:public
opt_clks	plat/omap_hwmod.h	/^	struct omap_hwmod_opt_clk	*opt_clks;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_opt_clk	access:public
opt_clks_cnt	plat/omap_hwmod.h	/^	u8				opt_clks_cnt;$/;"	m	struct:omap_hwmod	access:public
owner	plat/iommu.h	/^	struct module	*owner;$/;"	m	struct:omap_iommu	typeref:struct:omap_iommu::module	access:public
pa	plat/iommu.h	/^	u32 pa;$/;"	m	struct:iotlb_entry	access:public
pa_end	plat/omap_hwmod.h	/^	u32 pa_end;$/;"	m	struct:omap_hwmod_addr_space	access:public
pa_start	plat/omap_hwmod.h	/^	u32 pa_start;$/;"	m	struct:omap_hwmod_addr_space	access:public
paddr	plat/vrfb.h	/^	unsigned long paddr[4];$/;"	m	struct:vrfb	access:public
pads	mux.h	/^	struct omap_device_pad	*pads;$/;"	m	struct:omap_board_data	typeref:struct:omap_board_data::omap_device_pad	access:public
pads	plat/omap_hwmod.h	/^	struct omap_device_pad		*pads;$/;"	m	struct:omap_hwmod_mux_info	typeref:struct:omap_hwmod_mux_info::omap_device_pad	access:public
pads_cnt	mux.h	/^	int			pads_cnt;$/;"	m	struct:omap_board_data	access:public
pads_dynamic	plat/omap_hwmod.h	/^	struct omap_device_pad		**pads_dynamic;$/;"	m	struct:omap_hwmod_mux_info	typeref:struct:omap_hwmod_mux_info::omap_device_pad	access:public
page_burst_access	plat/gpmc.h	/^	u16 page_burst_access;	\/* Multiple access word delay *\/$/;"	m	struct:gpmc_timings	access:public
page_table_lock	plat/iommu.h	/^	spinlock_t	page_table_lock; \/* protect iopgd *\/$/;"	m	struct:omap_iommu	access:public
panda_abe_audio	board-panda.c	/^static struct platform_device panda_abe_audio = {$/;"	v	typeref:struct:platform_device	file:
panda_abe_audio_data	board-panda.c	/^static struct omap_abe_twl6040_data panda_abe_audio_data = {$/;"	v	typeref:struct:omap_abe_twl6040_data	file:
panda_hdmi_audio_codec	board-panda.c	/^static struct platform_device panda_hdmi_audio_codec = {$/;"	v	typeref:struct:platform_device	file:
panel_name	plat/board.h	/^	char panel_name[16];$/;"	m	struct:omap_lcd_config	access:public
parent	plat/clock.h	/^	struct clk		 *parent;$/;"	m	struct:clksel	typeref:struct:clksel::clk	access:public
parent	plat/clock.h	/^	struct clk		*parent;$/;"	m	struct:clk	typeref:struct:clk::clk	access:public
part_table	plat/board.h	/^	char part_table[0];$/;"	m	struct:omap_flash_part_config	access:public
partition	mux.h	/^	struct omap_mux_partition	*partition;$/;"	m	struct:omap_device_pad	typeref:struct:omap_device_pad::omap_mux_partition	access:public
parts	board-flash.h	/^	struct mtd_partition *parts;$/;"	m	struct:flash_partitions	typeref:struct:flash_partitions::mtd_partition	access:public
parts	plat/nand.h	/^	struct mtd_partition	*parts;$/;"	m	struct:omap_nand_platform_data	typeref:struct:omap_nand_platform_data::mtd_partition	access:public
parts	plat/onenand.h	/^	struct mtd_partition	*parts;$/;"	m	struct:omap_onenand_platform_data	typeref:struct:omap_onenand_platform_data::mtd_partition	access:public
pdev	hsmmc.h	/^	struct platform_device *pdev;	\/* mmc controller instance *\/$/;"	m	struct:omap2_hsmmc_info	typeref:struct:omap2_hsmmc_info::platform_device	access:public
pdev	plat/dmtimer.h	/^	struct platform_device *pdev;$/;"	m	struct:omap_dm_timer	typeref:struct:omap_dm_timer::platform_device	access:public
pdev	plat/omap-serial.h	/^	struct platform_device	*pdev;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::platform_device	access:public
pdev	plat/omap_device.h	/^	struct platform_device		*pdev;$/;"	m	struct:omap_device	typeref:struct:omap_device::platform_device	access:public
pend	plat/dmtimer.h	/^	void __iomem	*pend;		\/* write pending *\/$/;"	m	struct:omap_dm_timer	access:public
pgsz	plat/iommu.h	/^	u32 pgsz, prsvd, valid;$/;"	m	struct:iotlb_entry	access:public
phy_reset	plat/usb.h	/^	unsigned			phy_reset:1;$/;"	m	struct:ehci_hcd_omap_platform_data	access:public
phy_reset	plat/usb.h	/^	unsigned			phy_reset:1;$/;"	m	struct:usbhs_omap_board_data	access:public
phys	mux.h	/^	u32			phys;$/;"	m	struct:omap_mux_partition	access:public
phys_base	plat/dmtimer.h	/^	unsigned long phys_base;$/;"	m	struct:omap_dm_timer	access:public
phys_base	plat/nand.h	/^	unsigned long		phys_base;$/;"	m	struct:omap_nand_platform_data	access:public
phys_mempool_base	plat/dsp.h	/^	phys_addr_t phys_mempool_base;$/;"	m	struct:omap_dsp_platform_data	access:public
phys_mempool_size	plat/dsp.h	/^	phys_addr_t phys_mempool_size;$/;"	m	struct:omap_dsp_platform_data	access:public
pin_config	plat/mux.h	/^struct pin_config {$/;"	s
pin_config::debug	plat/mux.h	/^	unsigned char		debug;$/;"	m	struct:pin_config	access:public
pin_config::mask	plat/mux.h	/^	const unsigned char mask;$/;"	m	struct:pin_config	access:public
pin_config::mask_offset	plat/mux.h	/^	const unsigned char mask_offset;$/;"	m	struct:pin_config	access:public
pin_config::mux_reg	plat/mux.h	/^	const unsigned int 	mux_reg;$/;"	m	struct:pin_config	access:public
pin_config::mux_reg_name	plat/mux.h	/^	const char *mux_reg_name;$/;"	m	struct:pin_config	access:public
pin_config::name	plat/mux.h	/^	char 			*name;$/;"	m	struct:pin_config	access:public
pin_config::pu_pd_name	plat/mux.h	/^	const char *pu_pd_name;$/;"	m	struct:pin_config	access:public
pin_config::pu_pd_reg	plat/mux.h	/^	const unsigned int pu_pd_reg;$/;"	m	struct:pin_config	access:public
pin_config::pu_pd_val	plat/mux.h	/^	const unsigned char pu_pd_val;$/;"	m	struct:pin_config	access:public
pin_config::pull_bit	plat/mux.h	/^	const unsigned char pull_bit;$/;"	m	struct:pin_config	access:public
pin_config::pull_name	plat/mux.h	/^	const char *pull_name;$/;"	m	struct:pin_config	access:public
pin_config::pull_reg	plat/mux.h	/^	const unsigned int pull_reg;$/;"	m	struct:pin_config	access:public
pin_config::pull_val	plat/mux.h	/^	const unsigned char pull_val;$/;"	m	struct:pin_config	access:public
pinctrl	plat/gpio.h	/^	u16 pinctrl;$/;"	m	struct:omap_gpio_reg_offs	access:public
pins	plat/mux.h	/^	struct pin_config	*pins;$/;"	m	struct:omap_mux_cfg	typeref:struct:omap_mux_cfg::pin_config	access:public
pm_caps	hsmmc.h	/^	u32	pm_caps;	\/* PM capabilities *\/$/;"	m	struct:omap2_hsmmc_info	access:public
pm_caps	plat/mmc.h	/^		u32 pm_caps;	\/* PM capabilities of the mmc *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
pm_dbg_update_time	pm.h	/^extern void pm_dbg_update_time(struct powerdomain *pwrdm, int prev);$/;"	p	signature:(struct powerdomain *pwrdm, int prev)
pm_dbg_update_time	pm.h	66;"	d
pm_lat_level	plat/omap_device.h	/^	s8				pm_lat_level;$/;"	m	struct:omap_device	access:public
pm_lats	plat/omap_device.h	/^	struct omap_device_pm_latency	*pm_lats;$/;"	m	struct:omap_device	typeref:struct:omap_device::omap_device_pm_latency	access:public
pm_lats_cnt	plat/omap_device.h	/^	u8				pm_lats_cnt;$/;"	m	struct:omap_device	access:public
pm_qos_request	plat/omap-serial.h	/^	struct pm_qos_request	pm_qos_request;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::pm_qos_request	access:public
pmic	voltage.h	/^	struct omap_voltdm_pmic *pmic;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_voltdm_pmic	access:public
port	plat/omap-serial.h	/^	struct uart_port	port;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::uart_port	access:public
port_activity	plat/omap-serial.h	/^	unsigned long		port_activity;$/;"	m	struct:uart_omap_port	access:public
port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode		port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_platform_data	typeref:enum:usbhs_omap_platform_data::usbhs_omap_port_mode	access:public
port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode	port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:ehci_hcd_omap_platform_data	typeref:enum:ehci_hcd_omap_platform_data::usbhs_omap_port_mode	access:public
port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode	port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:ohci_hcd_omap_platform_data	typeref:enum:ohci_hcd_omap_platform_data::usbhs_omap_port_mode	access:public
port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode	port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_board_data	typeref:enum:usbhs_omap_board_data::usbhs_omap_port_mode	access:public
posted	plat/dmtimer.h	/^	unsigned posted:1;$/;"	m	struct:omap_dm_timer	access:public
power	plat/usb.h	/^	u16	power;$/;"	m	struct:omap_musb_board_data	access:public
power_off	plat/board.h	/^	int (*power_off)(void * data);$/;"	m	struct:omap_camera_sensor_config	access:public
power_on	plat/board.h	/^	int (*power_on)(void * data);$/;"	m	struct:omap_camera_sensor_config	access:public
power_saving	hsmmc.h	/^	bool	power_saving;	\/* Try to sleep or power off when possible *\/$/;"	m	struct:omap2_hsmmc_info	access:public
power_saving	plat/mmc.h	/^		unsigned power_saving:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
powerdomain	powerdomain.h	/^struct powerdomain {$/;"	s
powerdomain::__anon13::name	powerdomain.h	/^		const char *name;$/;"	m	union:powerdomain::__anon13	access:public
powerdomain::__anon13::ptr	powerdomain.h	/^		struct voltagedomain *ptr;$/;"	m	union:powerdomain::__anon13	typeref:struct:powerdomain::__anon13::voltagedomain	access:public
powerdomain::banks	powerdomain.h	/^	const u8 banks;$/;"	m	struct:powerdomain	access:public
powerdomain::flags	powerdomain.h	/^	const u8 flags;$/;"	m	struct:powerdomain	access:public
powerdomain::logicretstate_mask	powerdomain.h	/^	const u32 logicretstate_mask;$/;"	m	struct:powerdomain	access:public
powerdomain::mem_on_mask	powerdomain.h	/^	const u32 mem_on_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::mem_pwrst_mask	powerdomain.h	/^	const u32 mem_pwrst_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::mem_ret_mask	powerdomain.h	/^	const u32 mem_ret_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::mem_retst_mask	powerdomain.h	/^	const u32 mem_retst_mask[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::name	powerdomain.h	/^	const char *name;$/;"	m	struct:powerdomain	access:public
powerdomain::node	powerdomain.h	/^	struct list_head node;$/;"	m	struct:powerdomain	typeref:struct:powerdomain::list_head	access:public
powerdomain::prcm_offs	powerdomain.h	/^	const s16 prcm_offs;$/;"	m	struct:powerdomain	access:public
powerdomain::prcm_partition	powerdomain.h	/^	const u8 prcm_partition;$/;"	m	struct:powerdomain	access:public
powerdomain::pwrdm_clkdms	powerdomain.h	/^	struct clockdomain *pwrdm_clkdms[PWRDM_MAX_CLKDMS];$/;"	m	struct:powerdomain	typeref:struct:powerdomain::clockdomain	access:public
powerdomain::pwrstctrl_offs	powerdomain.h	/^	const u8 pwrstctrl_offs;$/;"	m	struct:powerdomain	access:public
powerdomain::pwrsts	powerdomain.h	/^	const u8 pwrsts;$/;"	m	struct:powerdomain	access:public
powerdomain::pwrsts_logic_ret	powerdomain.h	/^	const u8 pwrsts_logic_ret;$/;"	m	struct:powerdomain	access:public
powerdomain::pwrsts_mem_on	powerdomain.h	/^	const u8 pwrsts_mem_on[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::pwrsts_mem_ret	powerdomain.h	/^	const u8 pwrsts_mem_ret[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::pwrstst_offs	powerdomain.h	/^	const u8 pwrstst_offs;$/;"	m	struct:powerdomain	access:public
powerdomain::ret_logic_off_counter	powerdomain.h	/^	unsigned ret_logic_off_counter;$/;"	m	struct:powerdomain	access:public
powerdomain::ret_mem_off_counter	powerdomain.h	/^	unsigned ret_mem_off_counter[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
powerdomain::state	powerdomain.h	/^	int state;$/;"	m	struct:powerdomain	access:public
powerdomain::state_counter	powerdomain.h	/^	unsigned state_counter[PWRDM_MAX_PWRSTS];$/;"	m	struct:powerdomain	access:public
powerdomain::state_timer	powerdomain.h	/^	s64 state_timer[PWRDM_MAX_PWRSTS];$/;"	m	struct:powerdomain	access:public
powerdomain::timer	powerdomain.h	/^	s64 timer;$/;"	m	struct:powerdomain	access:public
powerdomain::voltdm	powerdomain.h	/^	} voltdm;$/;"	m	struct:powerdomain	typeref:union:powerdomain::__anon13	access:public
powerdomain::voltdm_node	powerdomain.h	/^	struct list_head voltdm_node;$/;"	m	struct:powerdomain	typeref:struct:powerdomain::list_head	access:public
prcm	plat/omap_hwmod.h	/^	}				prcm;$/;"	m	struct:omap_hwmod	typeref:union:omap_hwmod::__anon10	access:public
prcm_config	opp2xxx.h	/^struct prcm_config {$/;"	s
prcm_config::base_sdrc_rfr	opp2xxx.h	/^	unsigned long base_sdrc_rfr;	\/* base refresh timing for a set *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel1_core	opp2xxx.h	/^	unsigned long cm_clksel1_core;	\/* major subsystem dividers *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel1_pll	opp2xxx.h	/^	unsigned long cm_clksel1_pll;	\/* m,n *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel2_pll	opp2xxx.h	/^	unsigned long cm_clksel2_pll;	\/* dpllx1 or x2 out *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel_dsp	opp2xxx.h	/^	unsigned long cm_clksel_dsp;	\/* dsp+iva1 div(2420), iva2.1(2430) *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel_gfx	opp2xxx.h	/^	unsigned long cm_clksel_gfx;	\/* gfx dividers *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel_mdm	opp2xxx.h	/^	unsigned long cm_clksel_mdm;	\/* modem dividers 2430 only *\/$/;"	m	struct:prcm_config	access:public
prcm_config::cm_clksel_mpu	opp2xxx.h	/^	unsigned long cm_clksel_mpu;	\/* mpu divider *\/$/;"	m	struct:prcm_config	access:public
prcm_config::dpll_speed	opp2xxx.h	/^	unsigned long dpll_speed;	\/* dpll: out*xtal*M\/(N-1)table_recalc *\/$/;"	m	struct:prcm_config	access:public
prcm_config::flags	opp2xxx.h	/^	unsigned short flags;$/;"	m	struct:prcm_config	access:public
prcm_config::mpu_speed	opp2xxx.h	/^	unsigned long mpu_speed;	\/* speed of MPU *\/$/;"	m	struct:prcm_config	access:public
prcm_config::xtal_speed	opp2xxx.h	/^	unsigned long xtal_speed;	\/* crystal rate *\/$/;"	m	struct:prcm_config	access:public
prcm_mpu	common.h	/^	void __iomem	*prcm_mpu;$/;"	m	struct:omap_globals	access:public
prcm_offs	powerdomain.h	/^	const s16 prcm_offs;$/;"	m	struct:powerdomain	access:public
prcm_partition	clockdomain.h	/^	const u8 prcm_partition;$/;"	m	struct:clockdomain	access:public
prcm_partition	powerdomain.h	/^	const u8 prcm_partition;$/;"	m	struct:powerdomain	access:public
prcm_reg_id	plat/omap_hwmod.h	/^	u8 prcm_reg_id;$/;"	m	struct:omap_hwmod_omap2_prcm	access:public
pre_shutdown	plat/omap_hwmod.h	/^	int					(*pre_shutdown)(struct omap_hwmod *oh);$/;"	m	struct:omap_hwmod_class	access:public
prev_linked_ch	plat/dma.h	/^	int prev_linked_ch;$/;"	m	struct:omap_dma_lch	access:public
prev_rx_dma_pos	plat/omap-serial.h	/^	unsigned int		prev_rx_dma_pos;$/;"	m	struct:uart_omap_dma	access:public
priority	prcm-common.h	/^	bool priority;$/;"	m	struct:omap_prcm_irq	access:public
priority_mask	prcm-common.h	/^	u32 *priority_mask;$/;"	m	struct:omap_prcm_irq_setup	access:public
priv	plat/mailbox.h	/^	void			*priv;$/;"	m	struct:omap_mbox	access:public
prm	common.h	/^	void __iomem	*prm;            \/* Power and Reset Management *\/$/;"	m	struct:omap_globals	access:public
propagate_rate	plat/clock.h	/^extern void propagate_rate(struct clk *clk);$/;"	p	signature:(struct clk *clk)
prsvd	plat/iommu.h	/^	u32 pgsz, prsvd, valid;$/;"	m	struct:iotlb_entry	access:public
ps2_ctrl	plat/fpga.h	/^	u16		ps2_ctrl;$/;"	m	struct:h2p2_dbg_fpga	access:public
ps2_data	plat/fpga.h	/^	u16		ps2_data;$/;"	m	struct:h2p2_dbg_fpga	access:public
ptr	clockdomain.h	/^		struct clockdomain *ptr;$/;"	m	union:clkdm_autodep::__anon11	typeref:struct:clkdm_autodep::__anon11::clockdomain	access:public
ptr	clockdomain.h	/^		struct powerdomain *ptr;$/;"	m	union:clockdomain::__anon12	typeref:struct:clockdomain::__anon12::powerdomain	access:public
ptr	powerdomain.h	/^		struct voltagedomain *ptr;$/;"	m	union:powerdomain::__anon13	typeref:struct:powerdomain::__anon13::voltagedomain	access:public
pu_pd_name	plat/mux.h	/^	const char *pu_pd_name;$/;"	m	struct:pin_config	access:public
pu_pd_reg	plat/mux.h	/^	const unsigned int pu_pd_reg;$/;"	m	struct:pin_config	access:public
pu_pd_val	plat/mux.h	/^	const unsigned char pu_pd_val;$/;"	m	struct:pin_config	access:public
pull_bit	plat/mux.h	/^	const unsigned char pull_bit;$/;"	m	struct:pin_config	access:public
pull_name	plat/mux.h	/^	const char *pull_name;$/;"	m	struct:pin_config	access:public
pull_reg	plat/mux.h	/^	const unsigned int pull_reg;$/;"	m	struct:pin_config	access:public
pull_val	plat/mux.h	/^	const unsigned char pull_val;$/;"	m	struct:pin_config	access:public
putc	plat/uncompress.h	/^static void putc(int c)$/;"	f	signature:(int c)
pwrdm	clockdomain.h	/^	} pwrdm;$/;"	m	struct:clockdomain	typeref:union:clockdomain::__anon12	access:public
pwrdm_add_clkdm	powerdomain.h	/^int pwrdm_add_clkdm(struct powerdomain *pwrdm, struct clockdomain *clkdm);$/;"	p	signature:(struct powerdomain *pwrdm, struct clockdomain *clkdm)
pwrdm_can_ever_lose_context	powerdomain.h	/^bool pwrdm_can_ever_lose_context(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_clear_all_prev_pwrst	powerdomain.h	/^	int	(*pwrdm_clear_all_prev_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_clear_all_prev_pwrst	powerdomain.h	/^int pwrdm_clear_all_prev_pwrst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_clkdms	powerdomain.h	/^	struct clockdomain *pwrdm_clkdms[PWRDM_MAX_CLKDMS];$/;"	m	struct:powerdomain	typeref:struct:powerdomain::clockdomain	access:public
pwrdm_complete_init	powerdomain.h	/^int pwrdm_complete_init(void);$/;"	p	signature:(void)
pwrdm_del_clkdm	powerdomain.h	/^int pwrdm_del_clkdm(struct powerdomain *pwrdm, struct clockdomain *clkdm);$/;"	p	signature:(struct powerdomain *pwrdm, struct clockdomain *clkdm)
pwrdm_disable_hdwr_sar	powerdomain.h	/^	int	(*pwrdm_disable_hdwr_sar)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_disable_hdwr_sar	powerdomain.h	/^int pwrdm_disable_hdwr_sar(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_enable_hdwr_sar	powerdomain.h	/^	int	(*pwrdm_enable_hdwr_sar)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_enable_hdwr_sar	powerdomain.h	/^int pwrdm_enable_hdwr_sar(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_for_each	powerdomain.h	/^int pwrdm_for_each(int (*fn)(struct powerdomain *pwrdm, void *user),$/;"	p	signature:(int (*fn)(struct powerdomain *pwrdm, void *user), void *user)
pwrdm_for_each_clkdm	powerdomain.h	/^int pwrdm_for_each_clkdm(struct powerdomain *pwrdm,$/;"	p	signature:(struct powerdomain *pwrdm, int (*fn)(struct powerdomain *pwrdm, struct clockdomain *clkdm))
pwrdm_for_each_nolock	powerdomain.h	/^int pwrdm_for_each_nolock(int (*fn)(struct powerdomain *pwrdm, void *user),$/;"	p	signature:(int (*fn)(struct powerdomain *pwrdm, void *user), void *user)
pwrdm_get_context_loss_count	powerdomain.h	/^int pwrdm_get_context_loss_count(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_get_mem_bank_count	powerdomain.h	/^int pwrdm_get_mem_bank_count(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_get_voltdm	powerdomain.h	/^struct voltagedomain *pwrdm_get_voltdm(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_has_hdwr_sar	powerdomain.h	/^bool pwrdm_has_hdwr_sar(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_list	voltage.h	/^	struct list_head pwrdm_list;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::list_head	access:public
pwrdm_lookup	powerdomain.h	/^struct powerdomain *pwrdm_lookup(const char *name);$/;"	p	signature:(const char *name)
pwrdm_ops	powerdomain.h	/^struct pwrdm_ops {$/;"	s
pwrdm_ops::pwrdm_clear_all_prev_pwrst	powerdomain.h	/^	int	(*pwrdm_clear_all_prev_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_disable_hdwr_sar	powerdomain.h	/^	int	(*pwrdm_disable_hdwr_sar)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_enable_hdwr_sar	powerdomain.h	/^	int	(*pwrdm_enable_hdwr_sar)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_logic_pwrst	powerdomain.h	/^	int	(*pwrdm_read_logic_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_logic_retst	powerdomain.h	/^	int	(*pwrdm_read_logic_retst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_mem_pwrst	powerdomain.h	/^	int	(*pwrdm_read_mem_pwrst)(struct powerdomain *pwrdm, u8 bank);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_mem_retst	powerdomain.h	/^	int	(*pwrdm_read_mem_retst)(struct powerdomain *pwrdm, u8 bank);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_next_pwrst	powerdomain.h	/^	int	(*pwrdm_read_next_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_prev_logic_pwrst	powerdomain.h	/^	int	(*pwrdm_read_prev_logic_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_prev_mem_pwrst	powerdomain.h	/^	int	(*pwrdm_read_prev_mem_pwrst)(struct powerdomain *pwrdm, u8 bank);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_prev_pwrst	powerdomain.h	/^	int	(*pwrdm_read_prev_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_read_pwrst	powerdomain.h	/^	int	(*pwrdm_read_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_set_logic_retst	powerdomain.h	/^	int	(*pwrdm_set_logic_retst)(struct powerdomain *pwrdm, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_set_lowpwrstchange	powerdomain.h	/^	int	(*pwrdm_set_lowpwrstchange)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_set_mem_onst	powerdomain.h	/^	int	(*pwrdm_set_mem_onst)(struct powerdomain *pwrdm, u8 bank, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_set_mem_retst	powerdomain.h	/^	int	(*pwrdm_set_mem_retst)(struct powerdomain *pwrdm, u8 bank, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_set_next_pwrst	powerdomain.h	/^	int	(*pwrdm_set_next_pwrst)(struct powerdomain *pwrdm, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_ops::pwrdm_wait_transition	powerdomain.h	/^	int	(*pwrdm_wait_transition)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_post_transition	powerdomain.h	/^int pwrdm_post_transition(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_pre_transition	powerdomain.h	/^int pwrdm_pre_transition(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_read_logic_pwrst	powerdomain.h	/^	int	(*pwrdm_read_logic_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_logic_pwrst	powerdomain.h	/^int pwrdm_read_logic_pwrst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_read_logic_retst	powerdomain.h	/^	int	(*pwrdm_read_logic_retst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_logic_retst	powerdomain.h	/^int pwrdm_read_logic_retst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_read_mem_pwrst	powerdomain.h	/^	int	(*pwrdm_read_mem_pwrst)(struct powerdomain *pwrdm, u8 bank);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_mem_pwrst	powerdomain.h	/^int pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank);$/;"	p	signature:(struct powerdomain *pwrdm, u8 bank)
pwrdm_read_mem_retst	powerdomain.h	/^	int	(*pwrdm_read_mem_retst)(struct powerdomain *pwrdm, u8 bank);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_mem_retst	powerdomain.h	/^int pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank);$/;"	p	signature:(struct powerdomain *pwrdm, u8 bank)
pwrdm_read_next_pwrst	powerdomain.h	/^	int	(*pwrdm_read_next_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_next_pwrst	powerdomain.h	/^int pwrdm_read_next_pwrst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_read_prev_logic_pwrst	powerdomain.h	/^	int	(*pwrdm_read_prev_logic_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_prev_logic_pwrst	powerdomain.h	/^int pwrdm_read_prev_logic_pwrst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_read_prev_mem_pwrst	powerdomain.h	/^	int	(*pwrdm_read_prev_mem_pwrst)(struct powerdomain *pwrdm, u8 bank);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_prev_mem_pwrst	powerdomain.h	/^int pwrdm_read_prev_mem_pwrst(struct powerdomain *pwrdm, u8 bank);$/;"	p	signature:(struct powerdomain *pwrdm, u8 bank)
pwrdm_read_prev_pwrst	powerdomain.h	/^	int	(*pwrdm_read_prev_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_prev_pwrst	powerdomain.h	/^int pwrdm_read_prev_pwrst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_read_pwrst	powerdomain.h	/^	int	(*pwrdm_read_pwrst)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_read_pwrst	powerdomain.h	/^int pwrdm_read_pwrst(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_register_platform_funcs	powerdomain.h	/^int pwrdm_register_platform_funcs(struct pwrdm_ops *custom_funcs);$/;"	p	signature:(struct pwrdm_ops *custom_funcs)
pwrdm_register_pwrdms	powerdomain.h	/^int pwrdm_register_pwrdms(struct powerdomain **pwrdm_list);$/;"	p	signature:(struct powerdomain **pwrdm_list)
pwrdm_set_logic_retst	powerdomain.h	/^	int	(*pwrdm_set_logic_retst)(struct powerdomain *pwrdm, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_set_logic_retst	powerdomain.h	/^int pwrdm_set_logic_retst(struct powerdomain *pwrdm, u8 pwrst);$/;"	p	signature:(struct powerdomain *pwrdm, u8 pwrst)
pwrdm_set_lowpwrstchange	powerdomain.h	/^	int	(*pwrdm_set_lowpwrstchange)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_set_lowpwrstchange	powerdomain.h	/^int pwrdm_set_lowpwrstchange(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_set_mem_onst	powerdomain.h	/^	int	(*pwrdm_set_mem_onst)(struct powerdomain *pwrdm, u8 bank, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_set_mem_onst	powerdomain.h	/^int pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank, u8 pwrst);$/;"	p	signature:(struct powerdomain *pwrdm, u8 bank, u8 pwrst)
pwrdm_set_mem_retst	powerdomain.h	/^	int	(*pwrdm_set_mem_retst)(struct powerdomain *pwrdm, u8 bank, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_set_mem_retst	powerdomain.h	/^int pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank, u8 pwrst);$/;"	p	signature:(struct powerdomain *pwrdm, u8 bank, u8 pwrst)
pwrdm_set_next_pwrst	powerdomain.h	/^	int	(*pwrdm_set_next_pwrst)(struct powerdomain *pwrdm, u8 pwrst);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_set_next_pwrst	powerdomain.h	/^int pwrdm_set_next_pwrst(struct powerdomain *pwrdm, u8 pwrst);$/;"	p	signature:(struct powerdomain *pwrdm, u8 pwrst)
pwrdm_state_switch	powerdomain.h	/^int pwrdm_state_switch(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrdm_wait_transition	powerdomain.h	/^	int	(*pwrdm_wait_transition)(struct powerdomain *pwrdm);$/;"	m	struct:pwrdm_ops	access:public
pwrdm_wait_transition	powerdomain.h	/^int pwrdm_wait_transition(struct powerdomain *pwrdm);$/;"	p	signature:(struct powerdomain *pwrdm)
pwrstctrl_offs	powerdomain.h	/^	const u8 pwrstctrl_offs;$/;"	m	struct:powerdomain	access:public
pwrsts	powerdomain.h	/^	const u8 pwrsts;$/;"	m	struct:powerdomain	access:public
pwrsts_logic_ret	powerdomain.h	/^	const u8 pwrsts_logic_ret;$/;"	m	struct:powerdomain	access:public
pwrsts_mem_on	powerdomain.h	/^	const u8 pwrsts_mem_on[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
pwrsts_mem_ret	powerdomain.h	/^	const u8 pwrsts_mem_ret[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
pwrstst_offs	powerdomain.h	/^	const u8 pwrstst_offs;$/;"	m	struct:powerdomain	access:public
qos_work	plat/omap-serial.h	/^	struct work_struct	qos_work;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::work_struct	access:public
ram	plat/iommu.h	/^		u32 ram;$/;"	m	union:cr_regs::__anon6	access:public
ram_h	plat/iommu.h	/^			u16 ram_h;$/;"	m	struct:cr_regs::__anon6::__anon7	access:public
ram_l	plat/iommu.h	/^			u16 ram_l;$/;"	m	struct:cr_regs::__anon6::__anon7	access:public
rate	plat/clock.h	/^	unsigned long		rate;$/;"	m	struct:clk	access:public
rate	plat/dmtimer.h	/^	unsigned long rate;$/;"	m	struct:omap_dm_timer	access:public
rate	plat/sdrc.h	/^	unsigned long rate;$/;"	m	struct:omap_sdrc_params	access:public
rate	voltage.h	/^		u32 rate;$/;"	m	union:voltagedomain::__anon1	access:public
rate_offset	plat/clock.h	/^	u8			rate_offset;$/;"	m	struct:clk	access:public
rates	plat/clock.h	/^	const struct clksel_rate *rates;$/;"	m	struct:clksel	typeref:struct:clksel::clksel_rate	access:public
rd_cycle	plat/gpmc.h	/^	u16 rd_cycle;		\/* Total read cycle time *\/$/;"	m	struct:gpmc_timings	access:public
read	voltage.h	/^	u32 (*read) (u8 offset);$/;"	m	struct:voltagedomain	access:public
read_pending_irqs	prcm-common.h	/^	void (*read_pending_irqs)(unsigned long *events);$/;"	m	struct:omap_prcm_irq_setup	access:public
read_prio	plat/dma.h	/^	unsigned char read_prio;\/* read priority *\/$/;"	m	struct:omap_dma_channel_params	access:public
read_tap_reg	id.c	85;"	d	file:
reason_str	plat/board.h	/^	char reason_str[12];$/;"	m	struct:omap_boot_reason_config	access:public
recal_en_bit	plat/clock.h	/^	u8			recal_en_bit;$/;"	m	struct:dpll_data	access:public
recal_st_bit	plat/clock.h	/^	u8			recal_st_bit;$/;"	m	struct:dpll_data	access:public
recalc	plat/clock.h	/^	unsigned long		(*recalc)(struct clk *);$/;"	m	struct:clk	access:public
recalculate_root_clocks	plat/clock.h	/^extern void recalculate_root_clocks(void);$/;"	p	signature:(void)
refcount	plat/iommu.h	/^	unsigned int	refcount;$/;"	m	struct:omap_iommu	access:public
reg_offset	mux.h	/^	u16	reg_offset;$/;"	m	struct:omap_ball	access:public
reg_offset	mux.h	/^	u16	reg_offset;$/;"	m	struct:omap_board_mux	access:public
reg_offset	mux.h	/^	u16	reg_offset;$/;"	m	struct:omap_mux	access:public
reg_offset	plat/mmc.h	/^	u16 reg_offset;$/;"	m	struct:omap_mmc_platform_data	access:public
reg_size	plat/mcbsp.h	/^	u8 reg_size;$/;"	m	struct:omap_mcbsp_platform_data	access:public
reg_step	plat/mcbsp.h	/^	u8 reg_step;$/;"	m	struct:omap_mcbsp_platform_data	access:public
regaddr_shift	vc.h	/^	u8 regaddr_shift;$/;"	m	struct:omap_vc_common	access:public
regbase	plat/iommu.h	/^	void __iomem	*regbase;$/;"	m	struct:omap_iommu	access:public
regs	plat/gpio.h	/^	struct omap_gpio_reg_offs *regs;$/;"	m	struct:omap_gpio_platform_data	typeref:struct:omap_gpio_platform_data::omap_gpio_reg_offs	access:public
regs_offset	plat/mcspi.h	/^	unsigned int regs_offset;$/;"	m	struct:omap2_mcspi_platform_config	access:public
regulator	plat/usb.h	/^	struct regulator		*regulator[OMAP3_HS_USB_PORTS];$/;"	m	struct:ehci_hcd_omap_platform_data	typeref:struct:ehci_hcd_omap_platform_data::regulator	access:public
regulator	plat/usb.h	/^	struct regulator		*regulator[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_board_data	typeref:struct:usbhs_omap_board_data::regulator	access:public
regulator_can_sleep	plat/onenand.h	/^	u8			regulator_can_sleep;$/;"	m	struct:omap_onenand_platform_data	access:public
remux	hsmmc.h	/^	void (*remux)(struct device *dev, int slot, int power_on);$/;"	m	struct:omap2_hsmmc_info	access:public
remux	plat/mmc.h	/^		void (*remux)(struct device *dev, int slot, int power_on);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
rep	plat/keypad.h	/^	bool rep;$/;"	m	struct:omap_kp_platform_data	access:public
request	plat/mcbsp.h	/^	void (*request)(unsigned int);$/;"	m	struct:omap_mcbsp_ops	access:public
reserved	plat/dmtimer.h	/^	unsigned reserved:1;$/;"	m	struct:omap_dm_timer	access:public
reserved0	plat/fpga.h	/^	u16		reserved0;$/;"	m	struct:h2p2_dbg_fpga	access:public
reset	plat/omap_hwmod.h	/^	int					(*reset)(struct omap_hwmod *oh);$/;"	m	struct:omap_hwmod_class	access:public
reset	plat/usb.h	/^	void	(*reset)(void);$/;"	m	struct:omap_musb_board_data	access:public
reset_gpio	plat/board.h	/^	u16 reset_gpio;$/;"	m	struct:omap_camera_sensor_config	access:public
reset_gpio_port	plat/usb.h	/^	int				reset_gpio_port[OMAP3_HS_USB_PORTS];$/;"	m	struct:ehci_hcd_omap_platform_data	access:public
reset_gpio_port	plat/usb.h	/^	int	reset_gpio_port[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_board_data	access:public
response_lat	plat/omap_hwmod.h	/^	u8				response_lat;$/;"	m	struct:omap_hwmod	access:public
restore_ctx	plat/iommu.h	/^	void (*restore_ctx)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
restore_ctx	plat/mailbox.h	/^	void		(*restore_ctx)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
restore_irqen	prcm-common.h	/^	void (*restore_irqen)(u32 *saved_mask);$/;"	m	struct:omap_prcm_irq_setup	access:public
resume	plat/mmc.h	/^	int (*resume)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data	access:public
ret_logic_off_counter	powerdomain.h	/^	unsigned ret_logic_off_counter;$/;"	m	struct:powerdomain	access:public
ret_mem_off_counter	powerdomain.h	/^	unsigned ret_mem_off_counter[PWRDM_MAX_MEM_BANKS];$/;"	m	struct:powerdomain	access:public
ret_volt	voltage.h	/^	u32 ret_volt;$/;"	m	struct:omap_voltdm_pmic	access:public
retime	plat/gpmc-smc91x.h	/^	int	(*retime)(void);$/;"	m	struct:omap_smc91x_platform_data	access:public
rev	plat/omap_hwmod.h	/^	u32					rev;$/;"	m	struct:omap_hwmod_class	access:public
rev_offs	plat/omap_hwmod.h	/^	u32 rev_offs;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
revision	plat/dmtimer.h	/^	int revision;$/;"	m	struct:omap_dm_timer	access:public
revision	plat/gpio.h	/^	u16 revision;$/;"	m	struct:omap_gpio_reg_offs	access:public
rfr_ctrl	plat/sdrc.h	/^	u32 rfr_ctrl;$/;"	m	struct:omap_sdrc_params	access:public
risingdetect	plat/gpio.h	/^	u16 risingdetect;$/;"	m	struct:omap_gpio_reg_offs	access:public
rmb	mach/barriers.h	29;"	d
rmw	voltage.h	/^	u32 (*rmw)(u32 mask, u32 bits, u8 offset);$/;"	m	struct:voltagedomain	access:public
role	plat/omap_hwmod.h	/^	const char	*role;$/;"	m	struct:omap_hwmod_opt_clk	access:public
round_rate	plat/clock.h	/^	long			(*round_rate)(struct clk *, unsigned long);$/;"	m	struct:clk	access:public
row_gpios	plat/keypad.h	/^	unsigned int *row_gpios;$/;"	m	struct:omap_kp_platform_data	access:public
rows	plat/keypad.h	/^	int rows;$/;"	m	struct:omap_kp_platform_data	access:public
rst_lines	plat/omap_hwmod.h	/^	struct omap_hwmod_rst_info	*rst_lines;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_rst_info	access:public
rst_lines_cnt	plat/omap_hwmod.h	/^	u8				rst_lines_cnt;$/;"	m	struct:omap_hwmod	access:public
rst_shift	plat/omap_hwmod.h	/^	u8		rst_shift;$/;"	m	struct:omap_hwmod_rst_info	access:public
rstctrl_offs	plat/omap_hwmod.h	/^	u16		rstctrl_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
rstst_offs	plat/omap_hwmod.h	/^	u16		rstst_offs;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
rt	omap_l3_smx.h	/^	void __iomem *rt;$/;"	m	struct:omap3_l3	access:public
rx51_get_sdram_timings	plat/sdrc.h	/^struct omap_sdrc_params *rx51_get_sdram_timings(void);$/;"	p	signature:(void)
rx51_peripherals_init	mach/board-rx51.h	/^extern void __init rx51_peripherals_init(void);$/;"	p	signature:(void)
rx51_video_mem_init	mach/board-rx51.h	/^extern void __init rx51_video_mem_init(void);$/;"	p	signature:(void)
rx_buf	plat/omap-serial.h	/^	unsigned char		*rx_buf;$/;"	m	struct:uart_omap_dma	access:public
rx_buf_dma_phys	plat/omap-serial.h	/^	dma_addr_t		rx_buf_dma_phys;$/;"	m	struct:uart_omap_dma	access:public
rx_buf_size	plat/omap-serial.h	/^	unsigned int		rx_buf_size;$/;"	m	struct:uart_omap_dma	access:public
rx_channel	plat/irda.h	/^	int rx_channel;$/;"	m	struct:omap_irda_config	access:public
rx_dma_channel	plat/omap-serial.h	/^	int			rx_dma_channel;$/;"	m	struct:uart_omap_dma	access:public
rx_dma_used	plat/omap-serial.h	/^	int			rx_dma_used;$/;"	m	struct:uart_omap_dma	access:public
rx_lock	plat/omap-serial.h	/^	spinlock_t		rx_lock;$/;"	m	struct:uart_omap_dma	access:public
rx_poll_rate	plat/omap-serial.h	/^	unsigned int		rx_poll_rate;$/;"	m	struct:uart_omap_dma	access:public
rx_timeout	plat/omap-serial.h	/^	unsigned int		rx_timeout;$/;"	m	struct:uart_omap_dma	access:public
rx_timer	plat/omap-serial.h	/^	struct timer_list	rx_timer;$/;"	m	struct:uart_omap_dma	typeref:struct:uart_omap_dma::timer_list	access:public
rx_trigger	plat/irda.h	/^	int rx_trigger;$/;"	m	struct:omap_irda_config	access:public
rxq	plat/mailbox.h	/^	struct omap_mbox_queue	*txq, *rxq;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::	access:public
save_and_clear_irqen	prcm-common.h	/^	void (*save_and_clear_irqen)(u32 *saved_mask);$/;"	m	struct:omap_prcm_irq_setup	access:public
save_ctx	plat/iommu.h	/^	void (*save_ctx)(struct omap_iommu *obj);$/;"	m	struct:iommu_functions	access:public
save_ctx	plat/mailbox.h	/^	void		(*save_ctx)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
save_secure_ram_context	pm.h	/^extern int save_secure_ram_context(u32 *addr);$/;"	p	signature:(u32 *addr)
saved_csr	plat/dma.h	/^	u16 saved_csr;$/;"	m	struct:omap_dma_lch	access:public
saved_mask	prcm-common.h	/^	u32 *saved_mask;$/;"	m	struct:omap_prcm_irq_setup	access:public
scalable	voltage.h	/^	bool scalable;$/;"	m	struct:voltagedomain	access:public
scale	voltage.h	/^	int (*scale) (struct voltagedomain *voltdm,$/;"	m	struct:voltagedomain	access:public
scr	plat/omap-serial.h	/^	unsigned char		scr;$/;"	m	struct:uart_omap_port	access:public
sddiv_mask	plat/clock.h	/^	u32			sddiv_mask;$/;"	m	struct:dpll_data	access:public
sdma_reqs	plat/omap_hwmod.h	/^	struct omap_hwmod_dma_info	*sdma_reqs;$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::omap_hwmod_dma_info	access:public
sdrc	common.h	/^	void __iomem	*sdrc;           \/* SDRAM Controller *\/$/;"	m	struct:omap_globals	access:public
sdrc_read_reg	sdrc.h	/^static inline u32 sdrc_read_reg(u16 reg)$/;"	f	signature:(u16 reg)
sdrc_write_reg	sdrc.h	/^static inline void sdrc_write_reg(u32 val, u16 reg)$/;"	f	signature:(u32 val, u16 reg)
select_irda	plat/irda.h	/^	int (*select_irda)(struct device *dev, int state);$/;"	m	struct:omap_irda_config	access:public
set_bklight_level	plat/lcd_mipid.h	/^	void	(*set_bklight_level)(struct mipid_platform_data *pdata,$/;"	m	struct:mipid_platform_data	access:public
set_bootaddr	plat/dsp.h	/^	void (*set_bootaddr)(u32);$/;"	m	struct:omap_dsp_platform_data	access:public
set_bootmode	plat/dsp.h	/^	void (*set_bootmode)(u8);$/;"	m	struct:omap_dsp_platform_data	access:public
set_bus_mode	plat/mmc.h	/^		int (*set_bus_mode)(struct device *dev, int slot, int bus_mode);$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
set_clk_src	plat/mcbsp.h	/^	int (*set_clk_src)(struct device *dev, struct clk *clk, const char *src);$/;"	m	struct:omap_mcbsp_platform_data	access:public
set_dataout	plat/gpio.h	/^	u16 set_dataout;$/;"	m	struct:omap_gpio_reg_offs	access:public
set_forceidle	plat/omap-serial.h	/^	void (*set_forceidle)(struct platform_device *);$/;"	m	struct:omap_uart_port_info	access:public
set_irqenable	plat/gpio.h	/^	u16 set_irqenable;$/;"	m	struct:omap_gpio_reg_offs	access:public
set_mode	plat/usb.h	/^	void	(*set_mode)(u8 mode);$/;"	m	struct:omap_musb_board_data	access:public
set_noidle	plat/omap-serial.h	/^	void (*set_noidle)(struct platform_device *);$/;"	m	struct:omap_uart_port_info	access:public
set_omap_uart_info	plat/uncompress.h	/^static void set_omap_uart_info(unsigned char port)$/;"	f	signature:(unsigned char port)
set_phy_power	plat/usb.h	/^	void	(*set_phy_power)(u8 on);$/;"	m	struct:omap_musb_board_data	access:public
set_power	plat/board.h	/^	int (*set_power)(struct device *dev, int state);$/;"	m	struct:omap_backlight_config	access:public
set_power	plat/board.h	/^	void (*set_power)(struct omap_pwm_led_platform_data *self, int on_off);$/;"	m	struct:omap_pwm_led_platform_data	access:public
set_power	plat/mmc.h	/^		int (*set_power)(struct device *dev, int slot,$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
set_rate	plat/clock.h	/^	int			(*set_rate)(struct clk *, unsigned long);$/;"	m	struct:clk	access:public
set_timer_src	plat/dmtimer.h	/^	int (*set_timer_src)(struct platform_device *pdev, int source);$/;"	m	struct:dmtimer_platform_data	access:public
set_twl	plat/iommu.h	/^	void (*set_twl)(struct omap_iommu *obj, bool on);$/;"	m	struct:iommu_functions	access:public
setup_time	vc.h	/^	u16 setup_time;$/;"	m	struct:omap_vc_channel	access:public
sgt	plat/iovmm.h	/^	const struct sg_table	*sgt; \/* keep 'page' <-> 'da' mapping *\/$/;"	m	struct:iovm_struct	typeref:struct:iovm_struct::sg_table	access:public
shift	omap_l3_smx.h	/^static const u64 shift = 1;$/;"	v
show_dma_caps	plat/dma.h	/^	void (*show_dma_caps)(void);$/;"	m	struct:omap_system_dma_plat_info	access:public
shutdown	plat/lcd_mipid.h	/^	void	(*shutdown)(struct mipid_platform_data *pdata);$/;"	m	struct:mipid_platform_data	access:public
shutdown	plat/mailbox.h	/^	void		(*shutdown)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
shutdown	plat/mmc.h	/^	void (*shutdown)(struct device *dev);$/;"	m	struct:omap_mmc_platform_data	access:public
sibling	plat/clock.h	/^	struct list_head	sibling;	\/* node for children *\/$/;"	m	struct:clk	typeref:struct:clk::list_head	access:public
sidetone	plat/mcbsp.h	/^	const char *sidetone;$/;"	m	struct:omap_mcbsp_dev_attr	access:public
sidle_shift	plat/omap_hwmod.h	/^	u8 sidle_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
size	mux.h	/^	u32			size;$/;"	m	struct:omap_mux_partition	access:public
size	plat/board.h	/^	u32 size;$/;"	m	struct:omap_fbmem_config	access:public
size	plat/mux.h	/^	unsigned long		size;$/;"	m	struct:omap_mux_cfg	access:public
skip_initial_unlocking	plat/onenand.h	/^	u8			skip_initial_unlocking;$/;"	m	struct:omap_onenand_platform_data	access:public
slave	plat/omap_hwmod.h	/^	struct omap_hwmod		*slave;$/;"	m	struct:omap_hwmod_ocp_if	typeref:struct:omap_hwmod_ocp_if::omap_hwmod	access:public
slave_ports	plat/omap_hwmod.h	/^	struct list_head		slave_ports; \/* connect to *_TA *\/$/;"	m	struct:omap_hwmod	typeref:struct:omap_hwmod::list_head	access:public
slaveaddr_shift	vc.h	/^	u8 slaveaddr_shift;$/;"	m	struct:omap_vc_common	access:public
slaves_cnt	plat/omap_hwmod.h	/^	u8				slaves_cnt;$/;"	m	struct:omap_hwmod	access:public
sleepdep_srcs	clockdomain.h	/^	struct clkdm_dep *sleepdep_srcs;$/;"	m	struct:clockdomain	typeref:struct:clockdomain::clkdm_dep	access:public
sleepdep_usecount	clockdomain.h	/^	atomic_t sleepdep_usecount;$/;"	m	struct:clkdm_dep	access:public
slew_rate	voltage.h	/^	int slew_rate;$/;"	m	struct:omap_voltdm_pmic	access:public
slots	plat/mmc.h	/^	} slots[OMAP_MMC_MAX_SLOTS];$/;"	m	struct:omap_mmc_platform_data	typeref:struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
slow_dll_ctrl	plat/sdrc.h	/^	u32 slow_dll_ctrl;	\/* unlock mode, dll value for slow speed *\/$/;"	m	struct:memory_timings	access:public
smc91x	plat/fpga.h	/^	u16		smc91x[8];$/;"	m	struct:h2p2_dbg_fpga	access:public
smps_cmdra_mask	vc.h	/^	u32 smps_cmdra_mask;$/;"	m	struct:omap_vc_channel	access:public
smps_cmdra_reg	vc.h	/^	u8 smps_cmdra_reg;$/;"	m	struct:omap_vc_channel	access:public
smps_sa_mask	vc.h	/^	u32 smps_sa_mask;$/;"	m	struct:omap_vc_channel	access:public
smps_sa_reg	vc.h	/^	u8 smps_sa_reg;$/;"	m	struct:omap_vc_channel	access:public
smps_volra_mask	vc.h	/^	u32 smps_volra_mask;$/;"	m	struct:omap_vc_channel	access:public
smps_volra_reg	vc.h	/^	u8 smps_volra_reg;$/;"	m	struct:omap_vc_channel	access:public
sms	common.h	/^	void __iomem	*sms;            \/* SDRAM Memory Scheduler *\/$/;"	m	struct:omap_globals	access:public
sms_read_reg	sdrc.h	/^static inline u32 sms_read_reg(u16 reg)$/;"	f	signature:(u16 reg)
sms_write_reg	sdrc.h	/^static inline void sms_write_reg(u32 val, u16 reg)$/;"	f	signature:(u32 val, u16 reg)
soc_is_am335x	plat/cpu.h	157;"	d
soc_is_am335x	plat/cpu.h	348;"	d
soc_is_am335x	plat/cpu.h	350;"	d
soc_is_am33xx	plat/cpu.h	156;"	d
soc_is_am33xx	plat/cpu.h	347;"	d
soc_is_am33xx	plat/cpu.h	349;"	d
soc_is_am35xx	plat/cpu.h	155;"	d
soc_is_am35xx	plat/cpu.h	336;"	d
soc_is_am35xx	plat/cpu.h	343;"	d
soc_is_omap5430	plat/cpu.h	293;"	d
soc_is_omap543x	plat/cpu.h	163;"	d
soc_is_omap543x	plat/cpu.h	366;"	d
soc_is_omap543x	plat/cpu.h	368;"	d
soc_is_omap54xx	plat/cpu.h	162;"	d
soc_is_omap54xx	plat/cpu.h	365;"	d
soc_is_omap54xx	plat/cpu.h	367;"	d
sr_efuse_offs	plat/voltage.h	/^	u32	sr_efuse_offs;$/;"	m	struct:omap_volt_data	access:public
sr_errminlimit	plat/voltage.h	/^	u8	sr_errminlimit;$/;"	m	struct:omap_volt_data	access:public
src_amode	plat/dma.h	/^	int src_amode;		\/* constant, post increment, indexed,$/;"	m	struct:omap_dma_channel_params	access:public
src_ei	plat/dma.h	/^	int src_ei;		\/* source element index *\/$/;"	m	struct:omap_dma_channel_params	access:public
src_fi	plat/dma.h	/^	int src_fi;		\/* source frame index *\/$/;"	m	struct:omap_dma_channel_params	access:public
src_offset	plat/clock.h	/^	u8			src_offset;$/;"	m	struct:clk	access:public
src_or_dst_synch	plat/dma.h	/^	int src_or_dst_synch;	\/* source synch(1) or destination synch(0) *\/$/;"	m	struct:omap_dma_channel_params	access:public
src_port	plat/dma.h	/^	int src_port;		\/* Only on OMAP1 REVISIT: Is this needed? *\/$/;"	m	struct:omap_dma_channel_params	access:public
src_start	plat/dma.h	/^	unsigned long src_start;	\/* source address : physical *\/$/;"	m	struct:omap_dma_channel_params	access:public
src_start	plat/irda.h	/^	unsigned long src_start;$/;"	m	struct:omap_irda_config	access:public
srst_shift	plat/omap_hwmod.h	/^	u8 srst_shift;$/;"	m	struct:omap_hwmod_sysc_fields	access:public
srst_udelay	plat/omap_hwmod.h	/^	u8 srst_udelay;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
st_shift	plat/omap_hwmod.h	/^	u8		st_shift;$/;"	m	struct:omap_hwmod_rst_info	access:public
start	plat/board.h	/^	u32 start;$/;"	m	struct:omap_fbmem_config	access:public
startup	plat/mailbox.h	/^	int		(*startup)(struct omap_mbox *mbox);$/;"	m	struct:omap_mbox_ops	access:public
state	plat/dma.h	/^	int state;$/;"	m	struct:omap_dma_lch	access:public
state	powerdomain.h	/^	int state;$/;"	m	struct:powerdomain	access:public
state_counter	powerdomain.h	/^	unsigned state_counter[PWRDM_MAX_PWRSTS];$/;"	m	struct:powerdomain	access:public
state_timer	powerdomain.h	/^	s64 state_timer[PWRDM_MAX_PWRSTS];$/;"	m	struct:powerdomain	access:public
status	plat/dma.h	/^	int status;$/;"	m	struct:omap_dma_lch	access:public
step_size	voltage.h	/^	int step_size;$/;"	m	struct:omap_voltdm_pmic	access:public
submodule_wkdep_bit	plat/omap_hwmod.h	/^	u8		submodule_wkdep_bit;$/;"	m	struct:omap_hwmod_omap4_prcm	access:public
suspend	plat/mmc.h	/^	int (*suspend)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data	access:public
suspend_save_flag	prcm-common.h	/^	bool suspend_save_flag;$/;"	m	struct:omap_prcm_irq_setup	access:public
suspended	prcm-common.h	/^	bool suspended;$/;"	m	struct:omap_prcm_irq_setup	access:public
switch_pin	plat/mmc.h	/^		int switch_pin;			\/* gpio (card detect) *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
switch_slot	plat/mmc.h	/^	int (*switch_slot)(struct device *dev, int slot);$/;"	m	struct:omap_mmc_platform_data	access:public
sx1_getbacklight	plat/board-sx1.h	/^int sx1_getbacklight(u8 *backlight);$/;"	p	signature:(u8 *backlight)
sx1_getkeylight	plat/board-sx1.h	/^int sx1_getkeylight(u8 *keylight);$/;"	p	signature:(u8 *keylight)
sx1_i2c_read_byte	plat/board-sx1.h	/^int sx1_i2c_read_byte(u8 devaddr, u8 regoffset, u8 *value);$/;"	p	signature:(u8 devaddr, u8 regoffset, u8 *value)
sx1_i2c_write_byte	plat/board-sx1.h	/^int sx1_i2c_write_byte(u8 devaddr, u8 regoffset, u8 value);$/;"	p	signature:(u8 devaddr, u8 regoffset, u8 value)
sx1_mmc_init	plat/board-sx1.h	/^extern void sx1_mmc_init(void);$/;"	p	signature:(void)
sx1_mmc_slot_cover_handler	plat/board-sx1.h	/^extern void sx1_mmc_slot_cover_handler(void *arg, int state);$/;"	p	signature:(void *arg, int state)
sx1_setbacklight	plat/board-sx1.h	/^int sx1_setbacklight(u8 backlight);$/;"	p	signature:(u8 backlight)
sx1_setkeylight	plat/board-sx1.h	/^int sx1_setkeylight(u8 keylight);$/;"	p	signature:(u8 keylight)
sx1_setmmipower	plat/board-sx1.h	/^int sx1_setmmipower(u8 onoff);$/;"	p	signature:(u8 onoff)
sx1_setusbpower	plat/board-sx1.h	/^int sx1_setusbpower(u8 onoff);$/;"	p	signature:(u8 onoff)
sync_clk	plat/gpmc.h	/^	u32 sync_clk;$/;"	m	struct:gpmc_timings	access:public
sync_mode	plat/dma.h	/^	int sync_mode;		\/* sycn on element, frame , block or packet *\/$/;"	m	struct:omap_dma_channel_params	access:public
sys_clk	voltage.h	/^	} sys_clk;$/;"	m	struct:voltagedomain	typeref:union:voltagedomain::__anon1	access:public
sys_stat	plat/dmtimer.h	/^	void __iomem	*sys_stat;	\/* TISTAT timer status *\/$/;"	m	struct:omap_dm_timer	access:public
sysc	plat/omap_hwmod.h	/^	struct omap_hwmod_class_sysconfig	*sysc;$/;"	m	struct:omap_hwmod_class	typeref:struct:omap_hwmod_class::omap_hwmod_class_sysconfig	access:public
sysc_fields	plat/omap_hwmod.h	/^	struct omap_hwmod_sysc_fields *sysc_fields;$/;"	m	struct:omap_hwmod_class_sysconfig	typeref:struct:omap_hwmod_class_sysconfig::omap_hwmod_sysc_fields	access:public
sysc_flags	plat/omap_hwmod.h	/^	u16 sysc_flags;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
sysc_offs	plat/omap_hwmod.h	/^	u32 sysc_offs;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
syss_offs	plat/omap_hwmod.h	/^	u32 syss_offs;$/;"	m	struct:omap_hwmod_class_sysconfig	access:public
system_clock_type	plat/board.h	/^	u8 system_clock_type;$/;"	m	struct:omap_clock_config	access:public
tag	plat/board.h	/^	u16 tag;$/;"	m	struct:omap_board_config_entry	access:public
tag	plat/board.h	/^	u16 tag;$/;"	m	struct:omap_board_config_kernel	access:public
tap	common.h	/^	void __iomem	*tap;		\/* Control module ID code *\/$/;"	m	struct:omap_globals	access:public
tap_base	id.c	/^static void __iomem *tap_base;$/;"	v	file:
tap_prod_id	id.c	/^static u16 tap_prod_id;$/;"	v	file:
tasklet	plat/mailbox.h	/^	struct tasklet_struct	tasklet;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::tasklet_struct	access:public
tcar1	plat/dmtimer.h	/^	u32 tcar1;$/;"	m	struct:timer_regs	access:public
tcar2	plat/dmtimer.h	/^	u32 tcar2;$/;"	m	struct:timer_regs	access:public
tclr	plat/dmtimer.h	/^	u32 tclr;$/;"	m	struct:timer_regs	access:public
tcrr	plat/dmtimer.h	/^	u32 tcrr;$/;"	m	struct:timer_regs	access:public
tcvr	plat/dmtimer.h	/^	u32 tcvr;$/;"	m	struct:timer_regs	access:public
ti81xx_check_features	id.c	/^void __init ti81xx_check_features(void)$/;"	f	signature:(void)
ti81xx_check_features	plat/cpu.h	/^void ti81xx_check_features(void);$/;"	p	signature:(void)
ti81xx_init_early	common.h	/^void ti81xx_init_early(void);$/;"	p	signature:(void)
ti81xx_init_early	io.c	/^void __init ti81xx_init_early(void)$/;"	f	signature:(void)
ti81xx_init_irq	common.h	/^void ti81xx_init_irq(void);$/;"	p	signature:(void)
ti81xx_init_late	common.h	/^void ti81xx_init_late(void);$/;"	p	signature:(void)
ti81xx_init_late	io.c	/^void __init ti81xx_init_late(void)$/;"	f	signature:(void)
ti81xx_map_io	common.h	/^void ti81xx_map_io(void);$/;"	p	signature:(void)
ti81xx_musb_phy_power	plat/usb.h	/^extern void ti81xx_musb_phy_power(u8 on);$/;"	p	signature:(u8 on)
tidr	plat/dmtimer.h	/^	u32 tidr;$/;"	m	struct:timer_regs	access:public
tier	plat/dmtimer.h	/^	u32 tier;$/;"	m	struct:timer_regs	access:public
timer	powerdomain.h	/^	s64 timer;$/;"	m	struct:powerdomain	access:public
timer_capability	plat/dmtimer.h	/^	u32 timer_capability;$/;"	m	struct:dmtimer_platform_data	access:public
timer_capability	plat/dmtimer.h	/^	u32 timer_capability;$/;"	m	struct:omap_timer_capability_dev_attr	access:public
timer_regs	plat/dmtimer.h	/^struct timer_regs {$/;"	s
timer_regs::tcar1	plat/dmtimer.h	/^	u32 tcar1;$/;"	m	struct:timer_regs	access:public
timer_regs::tcar2	plat/dmtimer.h	/^	u32 tcar2;$/;"	m	struct:timer_regs	access:public
timer_regs::tclr	plat/dmtimer.h	/^	u32 tclr;$/;"	m	struct:timer_regs	access:public
timer_regs::tcrr	plat/dmtimer.h	/^	u32 tcrr;$/;"	m	struct:timer_regs	access:public
timer_regs::tcvr	plat/dmtimer.h	/^	u32 tcvr;$/;"	m	struct:timer_regs	access:public
timer_regs::tidr	plat/dmtimer.h	/^	u32 tidr;$/;"	m	struct:timer_regs	access:public
timer_regs::tier	plat/dmtimer.h	/^	u32 tier;$/;"	m	struct:timer_regs	access:public
timer_regs::tisr	plat/dmtimer.h	/^	u32 tisr;$/;"	m	struct:timer_regs	access:public
timer_regs::tistat	plat/dmtimer.h	/^	u32 tistat;$/;"	m	struct:timer_regs	access:public
timer_regs::tldr	plat/dmtimer.h	/^	u32 tldr;$/;"	m	struct:timer_regs	access:public
timer_regs::tmar	plat/dmtimer.h	/^	u32 tmar;$/;"	m	struct:timer_regs	access:public
timer_regs::tnir	plat/dmtimer.h	/^	u32 tnir;$/;"	m	struct:timer_regs	access:public
timer_regs::tocr	plat/dmtimer.h	/^	u32 tocr;$/;"	m	struct:timer_regs	access:public
timer_regs::towr	plat/dmtimer.h	/^	u32 towr;$/;"	m	struct:timer_regs	access:public
timer_regs::tpir	plat/dmtimer.h	/^	u32 tpir;$/;"	m	struct:timer_regs	access:public
timer_regs::tsicr	plat/dmtimer.h	/^	u32 tsicr;$/;"	m	struct:timer_regs	access:public
timer_regs::ttrg	plat/dmtimer.h	/^	u32 ttrg;$/;"	m	struct:timer_regs	access:public
timer_regs::twer	plat/dmtimer.h	/^	u32 twer;$/;"	m	struct:timer_regs	access:public
timer_regs::twps	plat/dmtimer.h	/^	u32 twps;$/;"	m	struct:timer_regs	access:public
tisr	plat/dmtimer.h	/^	u32 tisr;$/;"	m	struct:timer_regs	access:public
tistat	plat/dmtimer.h	/^	u32 tistat;$/;"	m	struct:timer_regs	access:public
tlb_load_cr	plat/iommu.h	/^	void (*tlb_load_cr)(struct omap_iommu *obj, struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
tlb_read_cr	plat/iommu.h	/^	void (*tlb_read_cr)(struct omap_iommu *obj, struct cr_regs *cr);$/;"	m	struct:iommu_functions	access:public
tldr	plat/dmtimer.h	/^	u32 tldr;$/;"	m	struct:timer_regs	access:public
tmar	plat/dmtimer.h	/^	u32 tmar;$/;"	m	struct:timer_regs	access:public
tnir	plat/dmtimer.h	/^	u32 tnir;$/;"	m	struct:timer_regs	access:public
to_iommu	plat/iopgtable.h	117;"	d
to_omap_device	plat/omap_device.h	/^static inline struct omap_device *to_omap_device(struct platform_device *pdev)$/;"	f	signature:(struct platform_device *pdev)
tocr	plat/dmtimer.h	/^	u32 tocr;$/;"	m	struct:timer_regs	access:public
towr	plat/dmtimer.h	/^	u32 towr;$/;"	m	struct:timer_regs	access:public
tpir	plat/dmtimer.h	/^	u32 tpir;$/;"	m	struct:timer_regs	access:public
transceiver	hsmmc.h	/^	bool	transceiver;	\/* MMC-2 option *\/$/;"	m	struct:omap2_hsmmc_info	access:public
transceiver_cap	plat/irda.h	/^	int transceiver_cap;$/;"	m	struct:omap_irda_config	access:public
transceiver_mode	plat/irda.h	/^	int (*transceiver_mode)(struct device *dev, int mode);$/;"	m	struct:omap_irda_config	access:public
trigger	plat/dma.h	/^	int trigger;		\/* trigger attached if the channel is$/;"	m	struct:omap_dma_channel_params	access:public
tsicr	plat/dmtimer.h	/^	u32 tsicr;$/;"	m	struct:timer_regs	access:public
ttrg	plat/dmtimer.h	/^	u32 ttrg;$/;"	m	struct:timer_regs	access:public
turbo_mode	plat/mcspi.h	/^	unsigned turbo_mode:1;$/;"	m	struct:omap2_mcspi_device_config	access:public
twer	plat/dmtimer.h	/^	u32 twer;$/;"	m	struct:timer_regs	access:public
twps	plat/dmtimer.h	/^	u32 twps;$/;"	m	struct:timer_regs	access:public
tx_buf_dma_phys	plat/omap-serial.h	/^	dma_addr_t		tx_buf_dma_phys;$/;"	m	struct:uart_omap_dma	access:public
tx_buf_size	plat/omap-serial.h	/^	int			tx_buf_size;$/;"	m	struct:uart_omap_dma	access:public
tx_channel	plat/irda.h	/^	int tx_channel;$/;"	m	struct:omap_irda_config	access:public
tx_dma_channel	plat/omap-serial.h	/^	int			tx_dma_channel;$/;"	m	struct:uart_omap_dma	access:public
tx_dma_used	plat/omap-serial.h	/^	int			tx_dma_used;$/;"	m	struct:uart_omap_dma	access:public
tx_lock	plat/omap-serial.h	/^	spinlock_t		tx_lock;$/;"	m	struct:uart_omap_dma	access:public
tx_trigger	plat/irda.h	/^	int tx_trigger;$/;"	m	struct:omap_irda_config	access:public
txq	plat/mailbox.h	/^	struct omap_mbox_queue	*txq, *rxq;$/;"	m	struct:omap_mbox	typeref:struct:omap_mbox::omap_mbox_queue	access:public
type	id.c	/^	u32	type;		\/* Combined type id copied to omap_revision *\/$/;"	m	struct:omap_id	file:	access:public
type	plat/gpio-switch.h	/^	unsigned type:4;$/;"	m	struct:omap_gpio_switch	access:public
type	plat/mailbox.h	/^	omap_mbox_type_t	type;$/;"	m	struct:omap_mbox_ops	access:public
u_volt	omap_opp_data.h	/^	unsigned long u_volt;$/;"	m	struct:omap_opp_def	access:public
uart_base	plat/omap-serial.h	/^	unsigned int		uart_base;$/;"	m	struct:uart_omap_dma	access:public
uart_base	plat/uncompress.h	/^volatile u8 *uart_base;$/;"	v
uart_dma	plat/omap-serial.h	/^	struct uart_omap_dma	uart_dma;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::uart_omap_dma	access:public
uart_dma_rx	plat/omap-serial.h	/^	u8			uart_dma_rx;$/;"	m	struct:uart_omap_dma	access:public
uart_dma_tx	plat/omap-serial.h	/^	u8			uart_dma_tx;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma	plat/omap-serial.h	/^struct uart_omap_dma {$/;"	s
uart_omap_dma::prev_rx_dma_pos	plat/omap-serial.h	/^	unsigned int		prev_rx_dma_pos;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_buf	plat/omap-serial.h	/^	unsigned char		*rx_buf;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_buf_dma_phys	plat/omap-serial.h	/^	dma_addr_t		rx_buf_dma_phys;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_buf_size	plat/omap-serial.h	/^	unsigned int		rx_buf_size;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_dma_channel	plat/omap-serial.h	/^	int			rx_dma_channel;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_dma_used	plat/omap-serial.h	/^	int			rx_dma_used;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_lock	plat/omap-serial.h	/^	spinlock_t		rx_lock;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_poll_rate	plat/omap-serial.h	/^	unsigned int		rx_poll_rate;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_timeout	plat/omap-serial.h	/^	unsigned int		rx_timeout;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::rx_timer	plat/omap-serial.h	/^	struct timer_list	rx_timer;$/;"	m	struct:uart_omap_dma	typeref:struct:uart_omap_dma::timer_list	access:public
uart_omap_dma::tx_buf_dma_phys	plat/omap-serial.h	/^	dma_addr_t		tx_buf_dma_phys;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::tx_buf_size	plat/omap-serial.h	/^	int			tx_buf_size;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::tx_dma_channel	plat/omap-serial.h	/^	int			tx_dma_channel;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::tx_dma_used	plat/omap-serial.h	/^	int			tx_dma_used;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::tx_lock	plat/omap-serial.h	/^	spinlock_t		tx_lock;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::uart_base	plat/omap-serial.h	/^	unsigned int		uart_base;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::uart_dma_rx	plat/omap-serial.h	/^	u8			uart_dma_rx;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_dma::uart_dma_tx	plat/omap-serial.h	/^	u8			uart_dma_tx;$/;"	m	struct:uart_omap_dma	access:public
uart_omap_port	plat/omap-serial.h	/^struct uart_omap_port {$/;"	s
uart_omap_port::calc_latency	plat/omap-serial.h	/^	u32			calc_latency;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::context_loss_cnt	plat/omap-serial.h	/^	u32			context_loss_cnt;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::dlh	plat/omap-serial.h	/^	unsigned char		dlh;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::dll	plat/omap-serial.h	/^	unsigned char		dll;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::efr	plat/omap-serial.h	/^	unsigned char		efr;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::errata	plat/omap-serial.h	/^	u32			errata;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::fcr	plat/omap-serial.h	/^	unsigned char		fcr;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::ier	plat/omap-serial.h	/^	unsigned char		ier;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::latency	plat/omap-serial.h	/^	u32			latency;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::lcr	plat/omap-serial.h	/^	unsigned char		lcr;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::lsr_break_flag	plat/omap-serial.h	/^	unsigned int		lsr_break_flag;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::mcr	plat/omap-serial.h	/^	unsigned char		mcr;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::mdr1	plat/omap-serial.h	/^	unsigned char		mdr1;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::msr_saved_flags	plat/omap-serial.h	/^	unsigned char		msr_saved_flags;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::name	plat/omap-serial.h	/^	char			name[20];$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::pdev	plat/omap-serial.h	/^	struct platform_device	*pdev;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::platform_device	access:public
uart_omap_port::pm_qos_request	plat/omap-serial.h	/^	struct pm_qos_request	pm_qos_request;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::pm_qos_request	access:public
uart_omap_port::port	plat/omap-serial.h	/^	struct uart_port	port;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::uart_port	access:public
uart_omap_port::port_activity	plat/omap-serial.h	/^	unsigned long		port_activity;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::qos_work	plat/omap-serial.h	/^	struct work_struct	qos_work;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::work_struct	access:public
uart_omap_port::scr	plat/omap-serial.h	/^	unsigned char		scr;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::uart_dma	plat/omap-serial.h	/^	struct uart_omap_dma	uart_dma;$/;"	m	struct:uart_omap_port	typeref:struct:uart_omap_port::uart_omap_dma	access:public
uart_omap_port::use_dma	plat/omap-serial.h	/^	int			use_dma;$/;"	m	struct:uart_omap_port	access:public
uart_omap_port::wakeups_enabled	plat/omap-serial.h	/^	u8			wakeups_enabled;$/;"	m	struct:uart_omap_port	access:public
uart_shift	plat/uncompress.h	/^int uart_shift;$/;"	v
uartclk	plat/omap-serial.h	/^	unsigned int		uartclk;	\/* UART clock rate *\/$/;"	m	struct:omap_uart_port_info	access:public
usb_musb_init	plat/usb.h	/^extern void usb_musb_init(struct omap_musb_board_data *board_data);$/;"	p	signature:(struct omap_musb_board_data *board_data)
usbhs_init	plat/usb.h	/^extern void usbhs_init(const struct usbhs_omap_board_data *pdata);$/;"	p	signature:(const struct usbhs_omap_board_data *pdata)
usbhs_omap_board_data	plat/usb.h	/^struct usbhs_omap_board_data {$/;"	s
usbhs_omap_board_data::es2_compatibility	plat/usb.h	/^	unsigned			es2_compatibility:1;$/;"	m	struct:usbhs_omap_board_data	access:public
usbhs_omap_board_data::phy_reset	plat/usb.h	/^	unsigned			phy_reset:1;$/;"	m	struct:usbhs_omap_board_data	access:public
usbhs_omap_board_data::port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode	port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_board_data	typeref:enum:usbhs_omap_board_data::usbhs_omap_port_mode	access:public
usbhs_omap_board_data::regulator	plat/usb.h	/^	struct regulator		*regulator[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_board_data	typeref:struct:usbhs_omap_board_data::regulator	access:public
usbhs_omap_board_data::reset_gpio_port	plat/usb.h	/^	int	reset_gpio_port[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_board_data	access:public
usbhs_omap_platform_data	plat/usb.h	/^struct usbhs_omap_platform_data {$/;"	s
usbhs_omap_platform_data::ehci_data	plat/usb.h	/^	struct ehci_hcd_omap_platform_data	*ehci_data;$/;"	m	struct:usbhs_omap_platform_data	typeref:struct:usbhs_omap_platform_data::ehci_hcd_omap_platform_data	access:public
usbhs_omap_platform_data::ohci_data	plat/usb.h	/^	struct ohci_hcd_omap_platform_data	*ohci_data;$/;"	m	struct:usbhs_omap_platform_data	typeref:struct:usbhs_omap_platform_data::ohci_hcd_omap_platform_data	access:public
usbhs_omap_platform_data::port_mode	plat/usb.h	/^	enum usbhs_omap_port_mode		port_mode[OMAP3_HS_USB_PORTS];$/;"	m	struct:usbhs_omap_platform_data	typeref:enum:usbhs_omap_platform_data::usbhs_omap_port_mode	access:public
usbhs_omap_port_mode	plat/usb.h	/^enum usbhs_omap_port_mode {$/;"	g
use_count	plat/mailbox.h	/^	int			use_count;$/;"	m	struct:omap_mbox	access:public
use_dma	plat/omap-serial.h	/^	int			use_dma;$/;"	m	struct:uart_omap_port	access:public
usecount	clockdomain.h	/^	atomic_t usecount;$/;"	m	struct:clockdomain	access:public
usecount	plat/clock.h	/^	s8			usecount;$/;"	m	struct:clk	access:public
user	plat/omap_hwmod.h	/^	u8				user;$/;"	m	struct:omap_hwmod_ocp_if	access:public
uv_to_vsel	voltage.h	/^	u8 (*uv_to_vsel) (unsigned long uV);$/;"	m	struct:omap_voltdm_pmic	access:public
va	plat/iovmm.h	/^	void			*va; \/* mpu side mapped address *\/$/;"	m	struct:iovm_struct	access:public
vaddr	plat/vrfb.h	/^	void __iomem *vaddr[4];$/;"	m	struct:vrfb	access:public
val	plat/clock.h	/^	u32			val;$/;"	m	struct:clksel_rate	access:public
valid	plat/iommu.h	/^	u32 pgsz, prsvd, valid;$/;"	m	struct:iotlb_entry	access:public
valid	vc.h	/^	u32 valid;$/;"	m	struct:omap_vc_common	access:public
value	mux.h	/^	u16	value;$/;"	m	struct:omap_board_mux	access:public
vc	voltage.h	/^	struct omap_vc_channel *vc;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_vc_channel	access:public
vcc_aux_disable_is_sleep	hsmmc.h	/^	bool	vcc_aux_disable_is_sleep; \/* Regulator off remapped to sleep *\/$/;"	m	struct:omap2_hsmmc_info	access:public
vcc_aux_disable_is_sleep	plat/mmc.h	/^		unsigned vcc_aux_disable_is_sleep:1;$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
ver_id	plat/onenand.h	/^	u16			ver_id;$/;"	m	struct:onenand_freq_info	access:public
version	plat/board.h	/^	char version[12];$/;"	m	struct:omap_version_config	access:public
version	plat/iommu.h	/^	unsigned long	version;$/;"	m	struct:iommu_functions	access:public
vfsm	voltage.h	/^	const struct omap_vfsm_instance *vfsm;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_vfsm_instance	access:public
vict	plat/iommu.h	/^	short vict;$/;"	m	struct:iotlb_lock	access:public
vlimitto	vp.h	/^	u8 vlimitto;$/;"	m	struct:omap_vp_instance	access:public
vlimitto_timeout_shift	vp.h	/^	u8 vlimitto_timeout_shift;$/;"	m	struct:omap_vp_common	access:public
vlimitto_vddmax_shift	vp.h	/^	u8 vlimitto_vddmax_shift;$/;"	m	struct:omap_vp_common	access:public
vlimitto_vddmin_shift	vp.h	/^	u8 vlimitto_vddmin_shift;$/;"	m	struct:omap_vp_common	access:public
voiceblue_wdt_disable	plat/board-voiceblue.h	/^extern void voiceblue_wdt_disable(void);$/;"	p	signature:(void)
voiceblue_wdt_enable	plat/board-voiceblue.h	/^extern void voiceblue_wdt_enable(void);$/;"	p	signature:(void)
voiceblue_wdt_ping	plat/board-voiceblue.h	/^extern void voiceblue_wdt_ping(void);$/;"	p	signature:(void)
volt_data	voltage.h	/^	struct omap_volt_data *volt_data;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_volt_data	access:public
volt_nominal	plat/voltage.h	/^	u32	volt_nominal;$/;"	m	struct:omap_volt_data	access:public
volt_reg_addr	vc.h	/^	u16 volt_reg_addr;$/;"	m	struct:omap_vc_channel	access:public
volt_reg_addr	voltage.h	/^	u16 volt_reg_addr;$/;"	m	struct:omap_voltdm_pmic	access:public
volt_setup_time	voltage.h	/^	u16 volt_setup_time;$/;"	m	struct:omap_voltdm_pmic	access:public
voltage	vp.h	/^	u8 voltage;$/;"	m	struct:omap_vp_instance	access:public
voltagedomain	voltage.h	/^struct voltagedomain {$/;"	s
voltagedomain::__anon1::name	voltage.h	/^		const char *name;$/;"	m	union:voltagedomain::__anon1	access:public
voltagedomain::__anon1::rate	voltage.h	/^		u32 rate;$/;"	m	union:voltagedomain::__anon1	access:public
voltagedomain::name	voltage.h	/^	char *name;$/;"	m	struct:voltagedomain	access:public
voltagedomain::node	voltage.h	/^	struct list_head node;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::list_head	access:public
voltagedomain::nominal_volt	voltage.h	/^	u32 nominal_volt;$/;"	m	struct:voltagedomain	access:public
voltagedomain::pmic	voltage.h	/^	struct omap_voltdm_pmic *pmic;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_voltdm_pmic	access:public
voltagedomain::pwrdm_list	voltage.h	/^	struct list_head pwrdm_list;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::list_head	access:public
voltagedomain::read	voltage.h	/^	u32 (*read) (u8 offset);$/;"	m	struct:voltagedomain	access:public
voltagedomain::rmw	voltage.h	/^	u32 (*rmw)(u32 mask, u32 bits, u8 offset);$/;"	m	struct:voltagedomain	access:public
voltagedomain::scalable	voltage.h	/^	bool scalable;$/;"	m	struct:voltagedomain	access:public
voltagedomain::scale	voltage.h	/^	int (*scale) (struct voltagedomain *voltdm,$/;"	m	struct:voltagedomain	access:public
voltagedomain::sys_clk	voltage.h	/^	} sys_clk;$/;"	m	struct:voltagedomain	typeref:union:voltagedomain::__anon1	access:public
voltagedomain::vc	voltage.h	/^	struct omap_vc_channel *vc;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_vc_channel	access:public
voltagedomain::vfsm	voltage.h	/^	const struct omap_vfsm_instance *vfsm;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_vfsm_instance	access:public
voltagedomain::volt_data	voltage.h	/^	struct omap_volt_data *volt_data;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_volt_data	access:public
voltagedomain::vp	voltage.h	/^	struct omap_vp_instance *vp;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_vp_instance	access:public
voltagedomain::write	voltage.h	/^	void (*write) (u32 val, u8 offset);$/;"	m	struct:voltagedomain	access:public
voltdm	powerdomain.h	/^	} voltdm;$/;"	m	struct:powerdomain	typeref:union:powerdomain::__anon13	access:public
voltdm_add_pwrdm	voltage.h	/^int voltdm_add_pwrdm(struct voltagedomain *voltdm, struct powerdomain *pwrdm);$/;"	p	signature:(struct voltagedomain *voltdm, struct powerdomain *pwrdm)
voltdm_for_each	voltage.h	/^int voltdm_for_each(int (*fn)(struct voltagedomain *voltdm, void *user),$/;"	p	signature:(int (*fn)(struct voltagedomain *voltdm, void *user), void *user)
voltdm_for_each_pwrdm	voltage.h	/^int voltdm_for_each_pwrdm(struct voltagedomain *voltdm,$/;"	p	signature:(struct voltagedomain *voltdm, int (*fn)(struct voltagedomain *voltdm, struct powerdomain *pwrdm))
voltdm_get_voltage	plat/voltage.h	/^unsigned long voltdm_get_voltage(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
voltdm_get_voltage	voltage.h	/^unsigned long voltdm_get_voltage(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
voltdm_init	voltage.h	/^void voltdm_init(struct voltagedomain **voltdm_list);$/;"	p	signature:(struct voltagedomain **voltdm_list)
voltdm_lookup	plat/voltage.h	/^struct voltagedomain *voltdm_lookup(const char *name);$/;"	p	signature:(const char *name)
voltdm_lookup	voltage.h	/^struct voltagedomain *voltdm_lookup(const char *name);$/;"	p	signature:(const char *name)
voltdm_node	powerdomain.h	/^	struct list_head voltdm_node;$/;"	m	struct:powerdomain	typeref:struct:powerdomain::list_head	access:public
voltdm_reset	voltage.h	/^void voltdm_reset(struct voltagedomain *voltdm);$/;"	p	signature:(struct voltagedomain *voltdm)
voltdm_scale	plat/voltage.h	/^int voltdm_scale(struct voltagedomain *voltdm, unsigned long target_volt);$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt)
voltdm_scale	voltage.h	/^int voltdm_scale(struct voltagedomain *voltdm, unsigned long target_volt);$/;"	p	signature:(struct voltagedomain *voltdm, unsigned long target_volt)
voltsetup_mask	voltage.h	/^	u32 voltsetup_mask;$/;"	m	struct:omap_vfsm_instance	access:public
voltsetup_reg	voltage.h	/^	u8 voltsetup_reg;$/;"	m	struct:omap_vfsm_instance	access:public
vp	voltage.h	/^	struct omap_vp_instance *vp;$/;"	m	struct:voltagedomain	typeref:struct:voltagedomain::omap_vp_instance	access:public
vp_errgain	plat/voltage.h	/^	u8	vp_errgain;$/;"	m	struct:omap_volt_data	access:public
vp_erroroffset	voltage.h	/^	u8 vp_erroroffset;$/;"	m	struct:omap_voltdm_pmic	access:public
vp_timeout_us	voltage.h	/^	u8 vp_timeout_us;$/;"	m	struct:omap_voltdm_pmic	access:public
vp_vddmax	voltage.h	/^	u8 vp_vddmax;$/;"	m	struct:omap_voltdm_pmic	access:public
vp_vddmin	voltage.h	/^	u8 vp_vddmin;$/;"	m	struct:omap_voltdm_pmic	access:public
vp_vstepmax	voltage.h	/^	u8 vp_vstepmax;$/;"	m	struct:omap_voltdm_pmic	access:public
vp_vstepmin	voltage.h	/^	u8 vp_vstepmin;$/;"	m	struct:omap_voltdm_pmic	access:public
vpconfig	vp.h	/^	u8 vpconfig;$/;"	m	struct:omap_vp_instance	access:public
vpconfig_errorgain_mask	vp.h	/^	u32 vpconfig_errorgain_mask;$/;"	m	struct:omap_vp_common	access:public
vpconfig_erroroffset_mask	vp.h	/^	u32 vpconfig_erroroffset_mask;$/;"	m	struct:omap_vp_common	access:public
vpconfig_forceupdate	vp.h	/^	u8 vpconfig_forceupdate;$/;"	m	struct:omap_vp_common	access:public
vpconfig_initvdd	vp.h	/^	u8 vpconfig_initvdd;$/;"	m	struct:omap_vp_common	access:public
vpconfig_initvoltage_mask	vp.h	/^	u32 vpconfig_initvoltage_mask;$/;"	m	struct:omap_vp_common	access:public
vpconfig_timeouten	vp.h	/^	u8 vpconfig_timeouten;$/;"	m	struct:omap_vp_common	access:public
vpconfig_vpenable	vp.h	/^	u8 vpconfig_vpenable;$/;"	m	struct:omap_vp_common	access:public
vpvoltage_mask	vp.h	/^	u8 vpvoltage_mask;$/;"	m	struct:omap_vp_common	access:public
vrfb	plat/vrfb.h	/^struct vrfb {$/;"	s
vrfb::bytespp	plat/vrfb.h	/^	u8 bytespp;$/;"	m	struct:vrfb	access:public
vrfb::context	plat/vrfb.h	/^	u8 context;$/;"	m	struct:vrfb	access:public
vrfb::paddr	plat/vrfb.h	/^	unsigned long paddr[4];$/;"	m	struct:vrfb	access:public
vrfb::vaddr	plat/vrfb.h	/^	void __iomem *vaddr[4];$/;"	m	struct:vrfb	access:public
vrfb::xoffset	plat/vrfb.h	/^	u16 xoffset;$/;"	m	struct:vrfb	access:public
vrfb::xres	plat/vrfb.h	/^	u16 xres;$/;"	m	struct:vrfb	access:public
vrfb::yoffset	plat/vrfb.h	/^	u16 yoffset;$/;"	m	struct:vrfb	access:public
vrfb::yres	plat/vrfb.h	/^	u16 yres;$/;"	m	struct:vrfb	access:public
vrfb::yuv_mode	plat/vrfb.h	/^	bool yuv_mode;$/;"	m	struct:vrfb	access:public
vsel_to_uv	voltage.h	/^	unsigned long (*vsel_to_uv) (const u8 vsel);$/;"	m	struct:omap_voltdm_pmic	access:public
vstatus	vp.h	/^	u8 vstatus;$/;"	m	struct:omap_vp_instance	access:public
vstepmax	vp.h	/^	u8 vstepmax;$/;"	m	struct:omap_vp_instance	access:public
vstepmax_smpswaittimemax_shift	vp.h	/^	u8 vstepmax_smpswaittimemax_shift;$/;"	m	struct:omap_vp_common	access:public
vstepmax_stepmax_shift	vp.h	/^	u8 vstepmax_stepmax_shift;$/;"	m	struct:omap_vp_common	access:public
vstepmin	vp.h	/^	u8 vstepmin;$/;"	m	struct:omap_vp_instance	access:public
vstepmin_smpswaittimemin_shift	vp.h	/^	u8 vstepmin_smpswaittimemin_shift;$/;"	m	struct:omap_vp_common	access:public
vstepmin_stepmin_shift	vp.h	/^	u8 vstepmin_stepmin_shift;$/;"	m	struct:omap_vp_common	access:public
wait_pin	plat/gpmc-smc91x.h	/^	int	wait_pin;	\/* Optional GPMC_CONFIG1_WAITPINSELECT *\/$/;"	m	struct:omap_smc91x_platform_data	access:public
wakeups_enabled	plat/omap-serial.h	/^	u8			wakeups_enabled;$/;"	m	struct:uart_omap_port	access:public
we_off	plat/gpmc.h	/^	u16 we_off;		\/* WE deassertion time *\/$/;"	m	struct:gpmc_timings	access:public
we_on	plat/gpmc.h	/^	u16 we_on;		\/* WE assertion time *\/$/;"	m	struct:gpmc_timings	access:public
width	plat/omap_hwmod.h	/^	u8				width;$/;"	m	struct:omap_hwmod_ocp_if	access:public
wilink_platform_data	board-panda.c	/^static struct ti_st_plat_data wilink_platform_data = {$/;"	v	typeref:struct:ti_st_plat_data	file:
wires	plat/mmc.h	/^		u8  wires;	\/* Used for the MMC driver on omap1 and 2420 *\/$/;"	m	struct:omap_mmc_platform_data::omap_mmc_slot_data	access:public
wkdep_srcs	clockdomain.h	/^	struct clkdm_dep *wkdep_srcs;$/;"	m	struct:clockdomain	typeref:struct:clockdomain::clkdm_dep	access:public
wkdep_usecount	clockdomain.h	/^	atomic_t wkdep_usecount;$/;"	m	struct:clkdm_dep	access:public
wkup_en	plat/gpio.h	/^	u16 wkup_en;$/;"	m	struct:omap_gpio_reg_offs	access:public
wl1271_device	board-panda.c	/^static struct platform_device wl1271_device = {$/;"	v	typeref:struct:platform_device	file:
wmb	mach/barriers.h	30;"	d
work	plat/mailbox.h	/^	struct work_struct	work;$/;"	m	struct:omap_mbox_queue	typeref:struct:omap_mbox_queue::work_struct	access:public
wr_access	plat/gpmc.h	/^	u16 wr_access;		\/* WRACCESSTIME *\/$/;"	m	struct:gpmc_timings	access:public
wr_cycle	plat/gpmc.h	/^	u16 wr_cycle;		\/* Total write cycle time *\/$/;"	m	struct:gpmc_timings	access:public
wr_data_mux_bus	plat/gpmc.h	/^	u16 wr_data_mux_bus;	\/* WRDATAONADMUXBUS *\/$/;"	m	struct:gpmc_timings	access:public
write	voltage.h	/^	void (*write) (u32 val, u8 offset);$/;"	m	struct:voltagedomain	access:public
write_prio	plat/dma.h	/^	unsigned char write_prio;\/* write priority *\/$/;"	m	struct:omap_dma_channel_params	access:public
xfer_type	plat/nand.h	/^	enum nand_io		xfer_type;$/;"	m	struct:omap_nand_platform_data	typeref:enum:omap_nand_platform_data::nand_io	access:public
xoffset	plat/vrfb.h	/^	u16 xoffset;$/;"	m	struct:vrfb	access:public
xres	plat/vrfb.h	/^	u16 xres;$/;"	m	struct:vrfb	access:public
xtal_speed	opp2xxx.h	/^	unsigned long xtal_speed;	\/* crystal rate *\/$/;"	m	struct:prcm_config	access:public
yoffset	plat/vrfb.h	/^	u16 yoffset;$/;"	m	struct:vrfb	access:public
yres	plat/vrfb.h	/^	u16 yres;$/;"	m	struct:vrfb	access:public
yuv_mode	plat/vrfb.h	/^	bool yuv_mode;$/;"	m	struct:vrfb	access:public
zoom_debugboard_init	mach/board-zoom.h	/^extern int __init zoom_debugboard_init(void);$/;"	p	signature:(void)
zoom_display_init	mach/board-zoom.h	/^extern void __init zoom_display_init(void);$/;"	p	signature:(void)
zoom_peripherals_init	mach/board-zoom.h	/^extern void __init zoom_peripherals_init(void);$/;"	p	signature:(void)
