`timescale 1ns/1ps
module sawtooth ( rst,clk, updown, p_out );
parameter bitc = 5;
	input rst, clk,updown;
	output  [bitc:0] p_out; 

reg [bitc:0] oreg; 
assign p_out [bitc:0] = oreg[bitc:0];
always @(negedge clk) begin
	if (rst) 
		oreg[bitc:0] =  {bitc{1'b0}}; //XX is fenceposting top bit?
	else begin
		if ( updown ) 
			oreg = oreg +1; 
		else
			oreg = oreg -1; 
		end
	end
endmodule //sawtooth
