;redcode
;assert 1
	SPL -0, #-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	SPL 0, <2
	MOV -1, <-20
	MOV -1, <-20
	SPL @12, #220
	SUB 210, @0
	SLT -1, <-20
	SLT -1, <-20
	CMP 12, @10
	MOV -1, <-20
	CMP -5, <-11
	SLT @-121, 100
	ADD 210, 60
	ADD 210, 60
	SUB @121, 103
	SUB 512, @220
	JMZ -1, @-20
	SUB -0, <-720
	SUB -0, <-720
	SUB 512, @220
	SUB -1, <-122
	SUB 512, @220
	MOV -7, <-720
	ADD @-121, 102
	SLT 101, <-1
	SLT 101, <-801
	MOV @121, 106
	MOV @121, 106
	MOV @121, 106
	SLT 20, 12
	DJN -1, @-20
	ADD 400, 62
	SPL 121, -201
	SPL 121, -201
	ADD 20, 12
	SLT 101, <-1
	SPL -0, #-22
	JMN @2, -1
	SPL @2, -1
	JMN <-120, 100
	CMP #30, <4
	CMP @30, 4
	JMN <-120, 100
	MOV -1, <-26
