// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module adc_capture_pair_iq (
        ap_ready,
        i_in,
        q_in,
        ap_return
);


output   ap_ready;
input  [127:0] i_in;
input  [127:0] q_in;
output  [255:0] ap_return;

wire   [15:0] p_Result_2_7_fu_196_p4;
wire   [15:0] p_Result_7_fu_186_p4;
wire   [15:0] p_Result_2_6_fu_176_p4;
wire   [15:0] p_Result_6_fu_166_p4;
wire   [15:0] p_Result_2_5_fu_156_p4;
wire   [15:0] p_Result_5_fu_146_p4;
wire   [15:0] p_Result_2_4_fu_136_p4;
wire   [15:0] p_Result_4_fu_126_p4;
wire   [15:0] p_Result_2_3_fu_116_p4;
wire   [15:0] p_Result_3_fu_106_p4;
wire   [15:0] p_Result_2_2_fu_96_p4;
wire   [15:0] p_Result_s_fu_86_p4;
wire   [15:0] p_Result_2_1_fu_76_p4;
wire   [15:0] p_Result_1_fu_66_p4;
wire   [15:0] trunc_ln674_1_fu_62_p1;
wire   [15:0] trunc_ln674_fu_58_p1;

assign ap_ready = 1'b1;

assign ap_return = {{{{{{{{{{{{{{{{p_Result_2_7_fu_196_p4}, {p_Result_7_fu_186_p4}}, {p_Result_2_6_fu_176_p4}}, {p_Result_6_fu_166_p4}}, {p_Result_2_5_fu_156_p4}}, {p_Result_5_fu_146_p4}}, {p_Result_2_4_fu_136_p4}}, {p_Result_4_fu_126_p4}}, {p_Result_2_3_fu_116_p4}}, {p_Result_3_fu_106_p4}}, {p_Result_2_2_fu_96_p4}}, {p_Result_s_fu_86_p4}}, {p_Result_2_1_fu_76_p4}}, {p_Result_1_fu_66_p4}}, {trunc_ln674_1_fu_62_p1}}, {trunc_ln674_fu_58_p1}};

assign p_Result_1_fu_66_p4 = {{i_in[31:16]}};

assign p_Result_2_1_fu_76_p4 = {{q_in[31:16]}};

assign p_Result_2_2_fu_96_p4 = {{q_in[47:32]}};

assign p_Result_2_3_fu_116_p4 = {{q_in[63:48]}};

assign p_Result_2_4_fu_136_p4 = {{q_in[79:64]}};

assign p_Result_2_5_fu_156_p4 = {{q_in[95:80]}};

assign p_Result_2_6_fu_176_p4 = {{q_in[111:96]}};

assign p_Result_2_7_fu_196_p4 = {{q_in[127:112]}};

assign p_Result_3_fu_106_p4 = {{i_in[63:48]}};

assign p_Result_4_fu_126_p4 = {{i_in[79:64]}};

assign p_Result_5_fu_146_p4 = {{i_in[95:80]}};

assign p_Result_6_fu_166_p4 = {{i_in[111:96]}};

assign p_Result_7_fu_186_p4 = {{i_in[127:112]}};

assign p_Result_s_fu_86_p4 = {{i_in[47:32]}};

assign trunc_ln674_1_fu_62_p1 = q_in[15:0];

assign trunc_ln674_fu_58_p1 = i_in[15:0];

endmodule //adc_capture_pair_iq
