// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Spreadtrum Sharkler platform system global register file
 *
 * Copyright C 2019, Spreadtrum Communications Inc.
 */

#ifndef __DT_BINDINGS_SPRD_GLB_REGS_H
#define __DT_BINDINGS_SPRD_GLB_REGS_H

#define REG_AON_CLK_CORE_CGM_AON_APB_CFG                                               0x0020
#define REG_AON_CLK_CORE_CGM_ADI_CFG                                                   0x0024
#define REG_AON_CLK_CORE_CGM_AUX0_CFG                                                  0x0028
#define REG_AON_CLK_CORE_CGM_AUX1_CFG                                                  0x002c
#define REG_AON_CLK_CORE_CGM_AUX2_CFG                                                  0x0030
#define REG_AON_CLK_CORE_CGM_PROBE_CFG                                                 0x0034
#define REG_AON_CLK_CORE_CGM_PWM0_CFG                                                  0x0038
#define REG_AON_CLK_CORE_CGM_PWM1_CFG                                                  0x003c
#define REG_AON_CLK_CORE_CGM_PWM2_CFG                                                  0x0040
#define REG_AON_CLK_CORE_CGM_PWM3_CFG                                                  0x0044
#define REG_AON_CLK_CORE_CGM_EFUSE_CFG                                                 0x0048
#define REG_AON_CLK_CORE_CGM_CM4_UART_CFG                                              0x004c
#define REG_AON_CLK_CORE_CGM_32K_OUT_CFG                                               0x0050
#define REG_AON_CLK_CORE_CGM_1K_OUT_CFG                                                0x0054
#define REG_AON_CLK_CORE_CGM_THM0_CFG                                                  0x0058
#define REG_AON_CLK_CORE_CGM_THM1_CFG                                                  0x005c
#define REG_AON_CLK_CORE_CGM_AUD_CFG                                                   0x0060
#define REG_AON_CLK_CORE_CGM_AUDIF_CFG                                                 0x0064
#define REG_AON_CLK_CORE_CGM_VBC_CFG                                                   0x0068
#define REG_AON_CLK_CORE_CGM_AUD_IIS_DA0_CFG                                           0x006c
#define REG_AON_CLK_CORE_CGM_AUD_IIS0_AD0_CFG                                          0x0070
#define REG_AON_CLK_CORE_CGM_CA53_DAP_CFG                                              0x0074
#define REG_AON_CLK_CORE_CGM_CA53_DAP_MTCK_CFG                                         0x0078
#define REG_AON_CLK_CORE_CGM_CA53_TS_CFG                                               0x007c
#define REG_AON_CLK_CORE_CGM_DJTAG_TCK_CFG                                             0x0080
#define REG_AON_CLK_CORE_CGM_CM4_AHB_CFG                                               0x0084
#define REG_AON_CLK_CORE_CGM_FUNCDMA_CFG                                               0x0088
#define REG_AON_CLK_CORE_CGM_EMC_REF_CFG                                               0x008c
#define REG_AON_CLK_CORE_CGM_CSSYS_CFG                                                 0x0090
#define REG_AON_CLK_CORE_CGM_TMR_CFG                                                   0x0094
#define REG_AON_CLK_CORE_CGM_PMU_CFG                                                   0x0098
#define REG_AON_CLK_CORE_CGM_WCDMA_CFG                                                 0x009c
#define REG_AON_CLK_CORE_CGM_DSI_TEST_CFG                                              0x00a0
#define REG_AON_CLK_CORE_CGM_RFTI_SBI_CFG                                              0x00a4
#define REG_AON_CLK_CORE_CGM_RFTI1_XO_CFG                                              0x00a8
#define REG_AON_CLK_CORE_CGM_RFTI_LTH_CFG                                              0x00ac
#define REG_AON_CLK_CORE_CGM_RFTI2_XO_CFG                                              0x00b0
#define REG_AON_CLK_CORE_CGM_LVDSRF_CALI_CFG                                           0x00b4
#define REG_AON_CLK_CORE_CGM_SERDES_DPHY_APB_CFG                                       0x00b8
#define REG_AON_CLK_CORE_CGM_SERDES_DPHY_REF_CFG                                       0x00bc
#define REG_AON_CLK_CORE_CGM_SERDES_DPHY_CFG_CFG                                       0x00c0
#define REG_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG                                         0x00c4
#define REG_AON_CLK_CORE_CGM_DJTAG_TCK_HW_CFG                                          0x00c8
#define REG_AON_CLK_CORE_CGM_AP_MM_CFG                                                 0x00cc
#define REG_AON_CLK_CORE_CGM_AP_AXI_CFG                                                0x00d0
#define REG_AON_CLK_CORE_CGM_WCN_CFG                                                   0x00d4
#define REG_AON_CLK_CORE_CGM_NIC_GPU_CFG                                               0x00d8
#define REG_AON_CLK_CORE_CGM_MM_ISP_CFG                                                0x00dc
#define REG_AON_CLK_CORE_CGM_WTL_BRIDGE_CFG                                            0x00e0
#define REG_AON_CLK_CORE_CGM_MM_DCAM_AXI_CFG                                           0x00e4
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CLKLANE_STATE_M               0x0000
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_M                       0x0004
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_M                        0x0008
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CTRL_CSI_2P2L                          0x000c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CLKLANE_STATE_S               0x0010
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_S                       0x0014
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_S                        0x0018
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_RSVD                          0x001c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXCLKLANE_DB                  0x0020
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_0_DB                   0x0024
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_1_DB                   0x0028
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_2_DB                   0x002c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_3_DB                   0x0030
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATAESC_DB                  0x0034
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_RX_DB                   0x0038
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DSI_RX_MISC_CTL_1             0x003c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DSI_RX_MISC_CTL_2             0x0040
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DATALANE_CTRL_DB              0x0044
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ERR_DB                        0x0048
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_DB                       0x004c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TEST_DB                       0x0050
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ATE_TEST_CTL                  0x0054
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CCIR_CTL                      0x0058
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_2P2LANE_REG_SEL_CFG_0                          0x005c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_4L_CLKLANE_STATE                     0x0060
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_4L_STATE0                            0x0064
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_4L_STATE1                            0x0068
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_4L_CTRL                              0x006c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CTRL_CSI_4L                              0x0070
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_4L_RES                               0x0074
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_MIPI_PHY_BIST_TEST                       0x0078
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_SW_CTRL                              0x007c
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_CSI_DUMY_CTRL                            0x0080
#define REG_ANLG_PHY_G7_ANALOG_MIPI_CSI_4LANE_REG_SEL_CFG_0                            0x0084
#define REG_ANLG_PHY_TOP_ANALOG_TOP_REG_SEL_CFG_0                                      0x0000
#define REG_ANLG_PHY_TOP_ANALOG_TOP_REG_SEL_CFG_1                                      0x0004
#define REG_ANLG_PHY_TOP_ANALOG_TOP_REG_CTRL_0                                         0x0008
#define REG_ANLG_PHY_TOP_ANALOG_TOP_REG_CTRL_1                                         0x000c
#define REG_ANLG_PHY_TOP_ANALOG_TOP_REG_CTRL_2                                         0x0010
#define REG_ANLG_PHY_TOP_ANALOG_TOP_REG_CTRL_DUMY                                      0x0014
#define REG_G1_PIN_IIS1CLK                                                             0x0420
#define REG_G1_PIN_IIS1DI                                                              0x0424
#define REG_G1_PIN_IIS1DO                                                              0x0428
#define REG_G1_PIN_IIS1LRCK                                                            0x042c
#define REG_G1_PIN_SCL2                                                                0x0430
#define REG_G1_PIN_SDA2                                                                0x0434
#define REG_G1_PIN_CLK_AUX0                                                            0x0438
#define REG_G1_PIN_T_DIG                                                               0x043c
#define REG_G1_PIN_GNSS_LNA_EN                                                         0x0440
#define REG_G1_PIN_EXTINT0                                                             0x0444
#define REG_G1_PIN_EXTINT1                                                             0x0448
#define REG_G1_PIN_SCL3                                                                0x044c
#define REG_G1_PIN_SDA3                                                                0x0450
#define REG_G1_PIN_SCL0                                                                0x0454
#define REG_G1_PIN_SDA0                                                                0x0458
#define REG_G1_PIN_SCL1                                                                0x045c
#define REG_G1_PIN_SDA1                                                                0x0460
#define REG_G1_PIN_CMPD2                                                               0x0464
#define REG_G1_PIN_CMRST2                                                              0x0468
#define REG_G1_PIN_CMMCLK0                                                             0x046c
#define REG_G1_PIN_CMRST0                                                              0x0470
#define REG_G1_PIN_CMPD0                                                               0x0474
#define REG_G1_PIN_CMMCLK1                                                             0x0478
#define REG_G1_PIN_CMRST1                                                              0x047c
#define REG_G1_PIN_CMPD1                                                               0x0480
#define REG_G6_PIN_SIMCLK0                                                             0x0574
#define REG_G6_PIN_SIMDA0                                                              0x0578
#define REG_G6_PIN_SIMRST0                                                             0x057c
#define REG_G6_PIN_SIMCLK1                                                             0x0580
#define REG_G6_PIN_SIMDA1                                                              0x0584
#define REG_G6_PIN_SIMRST1                                                             0x0588
#define REG_G6_PIN_SIMCLK2                                                             0x058c
#define REG_G6_PIN_SIMDA2                                                              0x0590
#define REG_G6_PIN_SIMRST2                                                             0x0594
#define REG_G6_PIN_KEYOUT0                                                             0x0598
#define REG_G6_PIN_KEYOUT1                                                             0x059c
#define REG_G6_PIN_KEYOUT2                                                             0x05a0
#define REG_G6_PIN_KEYIN0                                                              0x05a4
#define REG_G6_PIN_KEYIN1                                                              0x05a8
#define REG_G6_PIN_KEYIN2                                                              0x05ac
#define REG_G6_PIN_RFFE0_SCK                                                           0x05b0
#define REG_G6_PIN_RFFE0_SDA                                                           0x05b4
#define REG_G6_PIN_RFCTL0                                                              0x05b8
#define REG_G6_PIN_RFCTL1                                                              0x05bc
#define REG_G6_PIN_RFCTL2                                                              0x05c0
#define REG_G6_PIN_RFCTL3                                                              0x05c4
#define REG_G6_PIN_RFCTL4                                                              0x05c8
#define REG_G6_PIN_RFCTL5                                                              0x05cc
#define REG_G6_PIN_RFCTL6                                                              0x05d0
#define REG_G6_PIN_RFCTL7                                                              0x05d4
#define REG_G6_PIN_RFCTL8                                                              0x05d8
#define REG_G6_PIN_RFCTL9                                                              0x05dc
#define REG_G6_PIN_RFCTL10                                                             0x05e0
#define REG_G6_PIN_RFCTL11                                                             0x05e4
#define REG_G6_PIN_RFCTL12                                                             0x05e8
#define REG_G6_PIN_RFCTL13                                                             0x05ec
#define REG_G6_PIN_RFCTL14                                                             0x05f0
#define REG_G6_PIN_RFCTL15                                                             0x05f4
#define REG_G6_PIN_RFCTL16                                                             0x05f8
#define REG_G6_PIN_RFCTL17                                                             0x05fc
#define REG_G6_PIN_RFCTL18                                                             0x0600
#define REG_G6_PIN_RFCTL19                                                             0x0604
#define REG_G6_PIN_RFSDA0                                                              0x0608
#define REG_G6_PIN_RFSCK0                                                              0x060c
#define REG_G6_PIN_RFSEN0                                                              0x0610
#define REG_G6_PIN_LVDS0_ADC_ON                                                        0x0614
#define REG_G6_PIN_LVDS0_DAC_ON                                                        0x0618
#define REG_G6_PIN_SPI2_CSN                                                            0x061c
#define REG_G6_PIN_SPI2_DO                                                             0x0620
#define REG_G6_PIN_SPI2_DI                                                             0x0624
#define REG_G6_PIN_SPI2_CLK                                                            0x0628
#define REG_G6_PIN_SPI0_CSN                                                            0x062c
#define REG_G6_PIN_SPI0_DO                                                             0x0630
#define REG_G6_PIN_SPI0_DI                                                             0x0634
#define REG_G6_PIN_SPI0_CLK                                                            0x0638
#define REG_G6_PIN_DTDO_LTE                                                            0x063c
#define REG_G6_PIN_DTDI_LTE                                                            0x0640
#define REG_G6_PIN_DTCK_LTE                                                            0x0644
#define REG_G6_PIN_DTMS_LTE                                                            0x0648
#define REG_G6_PIN_DRTCK_LTE                                                           0x064c
#define REG_G6_PIN_MTCK_ARM                                                            0x0650
#define REG_G6_PIN_MTMS_ARM                                                            0x0654
#define REG_MM_AHB_AHB_EB                                                              0x0000
#define REG_MM_AHB_AHB_RST                                                             0x0004
#define REG_MM_AHB_GEN_CKG_CFG                                                         0x0008
#define REG_MM_AHB_MIPI_CSI2_CTRL                                                      0x000c
#define REG_MM_AHB_QOS_THREHOLD_MM                                                     0x0010
#define REG_MM_AHB_MM_LP_DISABLE                                                       0x0014
#define REG_MM_AHB_MM_LPC_CTRL_DCAM                                                    0x0018
#define REG_MM_AHB_MM_LPC_CTRL_ISP                                                     0x001c
#define REG_MM_AHB_MM_LPC_CTRL_JPG                                                     0x0020
#define REG_MM_AHB_MM_LPC_CTRL_CPP                                                     0x0024
#define REG_MM_AHB_MM_LPC_CTRL_MTX_S0                                                  0x0028
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_GPIO_CLK_CTRL                                   0x0008
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_CTRL0                                     0x000c
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_CTRL1                                     0x0010
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_CTRL2                                     0x0014
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_TWPLL_BIST_CTRL                                 0x0018
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_CTRL0                                      0x001c
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_CTRL1                                      0x0020
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_CTRL2                                      0x0024
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_LPLL_BIST_CTRL                                  0x0028
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_CTRL0                                      0x002c
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_CTRL1                                      0x0030
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_CTRL2                                      0x0034
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_GPLL_BIST_CTRL                                  0x0038
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_IPPLL_CTRL0                                     0x003c
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_IPPLL_CTRL1                                     0x0040
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_IPPLL_CTRL2                                     0x0044
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_IPPLL_BIST_CTRL                                 0x0048
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_TEST_SSC_CTRL                                   0x004c
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_ANA_PLL_RSVD                                    0x0050
#define REG_ANLG_PHY_G1_ANALOG_PLL_TOP_ANA_PLL_DUMY                                    0x0054
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_CTRL0                                 0x0000
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_CTRL1                                 0x0004
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_CTRL2                                 0x0008
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_CTRL3                                 0x000c
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_BIST_CTRL                             0x0010
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_THM_CTRL                              0x0014
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM1_CTRL_0                                0x0018
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM1_CTRL_1                                0x001c
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANA_MPLL_DUMY                              0x0020
#define REG_AP_AHB_AHB_EB                                                              0x0000
#define REG_AP_AHB_AHB_RST                                                             0x0004
#define REG_AP_AHB_CA53_RST_SET                                                        0x0008
#define REG_AP_AHB_AP_SYS_FORCE_SLEEP_CFG                                              0x000c
#define REG_AP_AHB_AP_SYS_AUTO_SLEEP_CFG                                               0x0010
#define REG_AP_AHB_HOLDING_PEN                                                         0x0014
#define REG_AP_AHB_JMP_ADDR_CA53_C0                                                    0x0018
#define REG_AP_AHB_JMP_ADDR_CA53_C1                                                    0x001c
#define REG_AP_AHB_JMP_ADDR_CA53_C2                                                    0x0020
#define REG_AP_AHB_JMP_ADDR_CA53_C3                                                    0x0024
#define REG_AP_AHB_CA53_C0_PU_LOCK                                                     0x0028
#define REG_AP_AHB_CA53_C1_PU_LOCK                                                     0x002c
#define REG_AP_AHB_CA53_C2_PU_LOCK                                                     0x0030
#define REG_AP_AHB_CA53_C3_PU_LOCK                                                     0x0034
#define REG_AP_AHB_CA53_CKG_DIV_CFG                                                    0x0038
#define REG_AP_AHB_MCU_PAUSE                                                           0x003c
#define REG_AP_AHB_MISC_CKG_EN                                                         0x0040
#define REG_AP_AHB_CA53_C0_AUTO_FORCE_SHUTDOWN_EN                                      0x0044
#define REG_AP_AHB_CA53_C1_AUTO_FORCE_SHUTDOWN_EN                                      0x0048
#define REG_AP_AHB_CA53_C2_AUTO_FORCE_SHUTDOWN_EN                                      0x004c
#define REG_AP_AHB_DISP_ASYNC_BRG                                                      0x0050
#define REG_AP_AHB_CA53_CKG_SEL_CFG                                                    0x0054
#define REG_AP_AHB_S5_LPC                                                              0x0058
#define REG_AP_AHB_AP_ASYNC_BRG                                                        0x005c
#define REG_AP_AHB_M0_LPC                                                              0x0060
#define REG_AP_AHB_M1_LPC                                                              0x0064
#define REG_AP_AHB_M2_LPC                                                              0x0068
#define REG_AP_AHB_M3_LPC                                                              0x006c
#define REG_AP_AHB_M4_LPC                                                              0x0070
#define REG_AP_AHB_M5_LPC                                                              0x0074
#define REG_AP_AHB_M6_LPC                                                              0x0078
#define REG_AP_AHB_M7_LPC                                                              0x007c
#define REG_AP_AHB_M8_LPC                                                              0x0080
#define REG_AP_AHB_M9_LPC                                                              0x0084
#define REG_AP_AHB_MAIN_LPC                                                            0x0088
#define REG_AP_AHB_S0_LPC                                                              0x008c
#define REG_AP_AHB_S1_LPC                                                              0x0090
#define REG_AP_AHB_S2_LPC                                                              0x0094
#define REG_AP_AHB_S3_LPC                                                              0x0098
#define REG_AP_AHB_S4_LPC                                                              0x009c
#define REG_AP_AHB_MERGE_M0_LPC                                                        0x00a0
#define REG_AP_AHB_MERGE_M1_LPC                                                        0x00a4
#define REG_AP_AHB_MERGE_M2_LPC                                                        0x00a8
#define REG_AP_AHB_MERGE_S0_LPC                                                        0x00ac
#define REG_AP_AHB_AP_QOS0                                                             0x00b0
#define REG_AP_AHB_CPU_ASYNC_BRIDGE                                                    0x00b4
#define REG_AP_AHB_AP_QOS1                                                             0x00b8
#define REG_AP_AHB_AP_QOS2                                                             0x00bc
#define REG_AP_AHB_CA53_L2                                                             0x00c0
#define REG_AP_AHB_CA53_MTX_LP                                                         0x00c4
#define REG_AP_AHB_S6_LPC                                                              0x00c8
#define REG_AP_AHB_CA53_STANDBY_STATUS                                                 0x3008
#define REG_AP_AHB_SYS_RST                                                             0x3010
#define REG_AP_AHB_LVDS_PLL_CFG0                                                       0x3014
#define REG_AP_AHB_LVDS_PLL_CFG1                                                       0x3018
#define REG_AP_AHB_AP_QOS_CFG                                                          0x301c
#define REG_AP_AHB_OTG_PHY_TUNE                                                        0x3020
#define REG_AP_AHB_OTG_PHY_TEST                                                        0x3024
#define REG_AP_AHB_OTG_PHY_CTRL                                                        0x3028
#define REG_AP_AHB_OTG_CTRL0                                                           0x302c
#define REG_AP_AHB_OTG_CTRL1                                                           0x3030
#define REG_AP_AHB_DSI_PHY                                                             0x3034
#define REG_AP_AHB_CE_SEC_EB                                                           0x3038
#define REG_AP_AHB_CE_SEC_SOFT_RST                                                     0x303c
#define REG_AP_AHB_DMA_SOFT_RST                                                        0x3040
#define REG_AP_AHB_DMA_SEC_EB                                                          0x3044
#define REG_AP_AHB_CHIP_ID                                                             0x30fc
#define REG_AON_APB_APB_EB0                                                            0x0000
#define REG_AON_APB_APB_EB1                                                            0x0004
#define REG_AON_APB_APB_RST0                                                           0x0008
#define REG_AON_APB_APB_RST1                                                           0x000c
#define REG_AON_APB_APB_RTC_EB                                                         0x0010
#define REG_AON_APB_REC_26MHZ_BUF_CFG                                                  0x0014
#define REG_AON_APB_SINDRV_CTRL                                                        0x0018
#define REG_AON_APB_ADA_SEL_CTRL                                                       0x001c
#define REG_AON_APB_VBC_CTRL                                                           0x0020
#define REG_AON_APB_PWR_CTRL                                                           0x0024
#define REG_AON_APB_TS_CFG                                                             0x0028
#define REG_AON_APB_BOOT_MODE                                                          0x002c
#define REG_AON_APB_BB_BG_CTRL                                                         0x0030
#define REG_AON_APB_CP_ARM_JTAG_CTRL                                                   0x0034
#define REG_AON_APB_PLL_SOFT_CNT_DONE                                                  0x0038
#define REG_AON_APB_DCXO_LC_REG0                                                       0x003c
#define REG_AON_APB_DCXO_LC_REG1                                                       0x0040
#define REG_AON_APB_MPLL_CFG1                                                          0x0044
#define REG_AON_APB_MPLL_CFG2                                                          0x0048
#define REG_AON_APB_DPLL_CFG1                                                          0x004c
#define REG_AON_APB_DPLL_CFG2                                                          0x0050
#define REG_AON_APB_TWPLL_CFG1                                                         0x0054
#define REG_AON_APB_TWPLL_CFG2                                                         0x0058
#define REG_AON_APB_LTEPLL_CFG1                                                        0x005c
#define REG_AON_APB_LTEPLL_CFG2                                                        0x0060
#define REG_AON_APB_LVDSRFPLL_CFG1                                                     0x0064
#define REG_AON_APB_LVDSRFPLL_CFG2                                                     0x0068
#define REG_AON_APB_AON_REG_PROT                                                       0x006c
#define REG_AON_APB_DSI_PHY_CTRL                                                       0x0070
#define REG_AON_APB_CSI_2L_PHY_CTRL                                                    0x0074
#define REG_AON_APB_CSI_2P2L_S_PHY_CTRL                                                0x0078
#define REG_AON_APB_CSI_2P2L_M_PHY_CTRL                                                0x007c
#define REG_AON_APB_CSI_2P2L_DBG_PHY_CTRL                                              0x0080
#define REG_AON_APB_CSI_2P2L_PHY_CTRL                                                  0x0084
#define REG_AON_APB_AON_CGM_CFG                                                        0x0088
#define REG_AON_APB_DFS_CLK_GATE_CFG                                                   0x008c
#define REG_AON_APB_HARD_DFS_CTRL                                                      0x00ac
#define REG_AON_APB_APB_EB2                                                            0x00b0
#define REG_AON_APB_ROSC_CFG                                                           0x00c0
#define REG_AON_APB_ROSC_STATUS                                                        0x00c4
#define REG_AON_APB_AON_ANALOG_RSV                                                     0x00c8
#define REG_AON_APB_AON_CHIP_ID0                                                       0x00e0
#define REG_AON_APB_AON_CHIP_ID1                                                       0x00e4
#define REG_AON_APB_AON_PLAT_ID0                                                       0x00e8
#define REG_AON_APB_AON_PLAT_ID1                                                       0x00ec
#define REG_AON_APB_AON_IMPL_ID                                                        0x00f0
#define REG_AON_APB_AON_MFT_ID                                                         0x00f4
#define REG_AON_APB_AON_VER_ID                                                         0x00f8
#define REG_AON_APB_AON_CHIP_ID                                                        0x00fc
#define REG_AON_APB_CCIR_RCVR_CFG                                                      0x0100
#define REG_AON_APB_PLL_BG_CFG                                                         0x0108
#define REG_AON_APB_LVDSDIS_SEL                                                        0x010c
#define REG_AON_APB_DJTAG_MUX_SEL                                                      0x0110
#define REG_AON_APB_CM4_SYS_SOFT_RST                                                   0x0114
#define REG_AON_APB_PUBCP_WTLCP_ADDR_MSB                                               0x0118
#define REG_AON_APB_AON_DMA_INT_EN                                                     0x011c
#define REG_AON_APB_EMC_AUTO_GATE_EN                                                   0x0120
#define REG_AON_APB_CM4_CFG_BUS                                                        0x0124
#define REG_AON_APB_APB_RST2                                                           0x0130
#define REG_AON_APB_CLK_EB0                                                            0x0134
#define REG_AON_APB_AON_SDIO                                                           0x0138
#define REG_AON_APB_MPLL_CTRL                                                          0x013c
#define REG_AON_APB_AUTO_GATE_CTRL0                                                    0x0140
#define REG_AON_APB_AUTO_GATE_CTRL1                                                    0x0144
#define REG_AON_APB_GPLL_CFG1                                                          0x0150
#define REG_AON_APB_GPLL_CFG2                                                          0x0154
#define REG_AON_APB_RPLL_CFG1                                                          0x0158
#define REG_AON_APB_RPLL_CFG2                                                          0x015c
#define REG_AON_APB_RPLL_CFG3                                                          0x0160
#define REG_AON_APB_THM0_CTRL                                                          0x0164
#define REG_AON_APB_THM1_CTRL                                                          0x0168
#define REG_AON_APB_BUSMON_DMA_CFG                                                     0x0170
#define REG_AON_APB_ANALOG_CFG0                                                        0x0174
#define REG_AON_APB_ANALOG_CFG1                                                        0x0178
#define REG_AON_APB_RPLL_BIST_CTRL                                                     0x017c
#define REG_AON_APB_MPLL_BIST_CTRL                                                     0x0180
#define REG_AON_APB_DPLL_BIST_CTRL                                                     0x0184
#define REG_AON_APB_GPLL_BIST_CTRL                                                     0x0188
#define REG_AON_APB_TWPLL_BIST_CTRL                                                    0x018c
#define REG_AON_APB_LPLL_BIST_CTRL                                                     0x0190
#define REG_AON_APB_DPLL_CTRL                                                          0x0194
#define REG_AON_APB_CPPLL_CFG1                                                         0x0198
#define REG_AON_APB_CPPLL_CFG2                                                         0x019c
#define REG_AON_APB_CPPLL_BIST_CTRL                                                    0x01a0
#define REG_AON_APB_MPLL_CFG3                                                          0x01b0
#define REG_AON_APB_DPLL_CFG3                                                          0x01b4
#define REG_AON_APB_GPLL_CFG3                                                          0x01b8
#define REG_AON_APB_CP_DAP_PAD_CTRL                                                    0x0200
#define REG_AON_APB_CA53_PROT_CTRL                                                     0x0204
#define REG_AON_APB_CSSYS_CFG                                                          0x0208
#define REG_AON_APB_SEC_MUX_DBG_EN                                                     0x020c
#define REG_AON_APB_CR5_PROT_CTRL                                                      0x0210
#define REG_AON_APB_DBG_DJTAG_CTRL                                                     0x0214
#define REG_AON_APB_WTLCP_CTRL                                                         0x0240
#define REG_AON_APB_WTL_WCDMA_EB                                                       0x0244
#define REG_AON_APB_WTLCP_LDSP_CTRL0                                                   0x0248
#define REG_AON_APB_WTLCP_LDSP_CTRL1                                                   0x024c
#define REG_AON_APB_WTLCP_TDSP_CTRL0                                                   0x0250
#define REG_AON_APB_WTLCP_TDSP_CTRL1                                                   0x0254
#define REG_AON_APB_PCP_AON_EB                                                         0x0280
#define REG_AON_APB_PCP_SOFT_RST                                                       0x0284
#define REG_AON_APB_PUBCP_CTRL                                                         0x0288
#define REG_AON_APB_SYS_DBG_SEL                                                        0x02b0
#define REG_AON_APB_MDAR_HSDL_CFG                                                      0x02b4
#define REG_AON_APB_SYS_DBG_SEL2                                                       0x02b8
#define REG_AON_APB_SUBSYS_DBG_CFG                                                     0x02bc
#define REG_AON_APB_AP_LPC_CTRL                                                        0x02c0
#define REG_AON_APB_WTLCP_LPC_CTRL                                                     0x02c4
#define REG_AON_APB_PUBCP_LPC_CTRL                                                     0x02c8
#define REG_AON_APB_RFTI_SOFT_RST                                                      0x02d0
#define REG_AON_APB_GLB_WCDMA_CTRL                                                     0x0300
#define REG_AON_APB_PLL_CLKOUT_GATE                                                    0x0400
#define REG_AON_APB_HM_CFG_SEL                                                         0x0404
#define REG_AON_APB_HM_PWR_CTRL                                                        0x0408
#define REG_AON_APB_HM_RST_CTRL                                                        0x040c
#define REG_AON_APB_M_AAPC_CFG                                                         0x0420
#define REG_AON_APB_DAP_DJTAG_CTRL                                                     0x0430
#define REG_AON_APB_CGM_REG1                                                           0x0440
#define REG_AON_APB_CM4_INT_REQ_SRC_EN                                                 0x0448
#define REG_AON_APB_CM4_INT_REQ_SRC_EN1                                                0x044c
#define REG_AON_APB_AON_MTX_MAIN_LPC_CTRL                                              0x0450
#define REG_AON_APB_AON_MTX_M0_LPC_CTRL                                                0x0454
#define REG_AON_APB_AON_MTX_M1_LPC_CTRL                                                0x0458
#define REG_AON_APB_AON_MTX_M2_LPC_CTRL                                                0x045c
#define REG_AON_APB_AON_MTX_M3_LPC_CTRL                                                0x0460
#define REG_AON_APB_AON_MTX_M4_LPC_CTRL                                                0x0464
#define REG_AON_APB_AON_MTX_M5_LPC_CTRL                                                0x0468
#define REG_AON_APB_AON_MTX_S0_LPC_CTRL                                                0x046c
#define REG_AON_APB_AON_MTX_S1_LPC_CTRL                                                0x0470
#define REG_AON_APB_AON_MTX_S2_LPC_CTRL                                                0x0474
#define REG_AON_APB_AON_MTX_S3_LPC_CTRL                                                0x0478
#define REG_AON_APB_AON_MTX_S4_LPC_CTRL                                                0x047c
#define REG_AON_APB_AON_MTX_S5_LPC_CTRL                                                0x0480
#define REG_AON_APB_AON_MTX_S6_LPC_CTRL                                                0x0484
#define REG_AON_APB_AON_MTX_S7_LPC_CTRL                                                0x0488
#define REG_AON_APB_GPU2DDR_LPC_CTRL                                                   0x048c
#define REG_AON_APB_WTLCP2DDR_LPC_CTRL                                                 0x0490
#define REG_AON_APB_WCN2DDR_LPC_CTRL                                                   0x0494
#define REG_AON_APB_MM2DDR_LPC_CTRL                                                    0x0498
#define REG_AON_APB_AON2DDR_LPC_CTRL                                                   0x049c
#define REG_AON_APB_CM42AON_LPC_CTRL                                                   0x04a0
#define REG_AON_APB_OVERHEAT_CTRL                                                      0x0510
#define REG_AON_APB_SKLE_TMP0                                                          0x0514
#define REG_AON_APB_SKLE_TMP1                                                          0x0518
#define REG_AON_APB_SKLE_TMP2                                                          0x051c
#define REG_AON_APB_SKLE_TMP3                                                          0x0520
#define REG_AON_APB_DBG_PWRUP_SEL                                                      0x0524
#define REG_AON_APB_RVBAADDR0                                                          0x0528
#define REG_AON_APB_RVBAADDR1                                                          0x052c
#define REG_AON_APB_RVBAADDR2                                                          0x0530
#define REG_AON_APB_RVBAADDR3                                                          0x0534
#define REG_AON_APB_AA64N32                                                            0x0538
#define REG_AON_APB_CA53_EDBGRQ                                                        0x053c
#define REG_AON_APB_PUBCP_SIM1_TOP_CTRL                                                0x0540
#define REG_AON_APB_PUBCP_SIM2_TOP_CTRL                                                0x0544
#define REG_AON_APB_PUBCP_SIM3_TOP_CTRL                                                0x0548
#define REG_AON_APB_AP_SIM_TOP_CTRL                                                    0x054c
#define REG_AON_APB_SYS_DEBUG_BUS_SEL_CFG                                              0x0550
#define REG_AON_APB_SYS_DEBUG_BUS_SEL_CFG1                                             0x0554
#define REG_AON_APB_SYS_DEBUG_BUS_SEL_CFG2                                             0x0558
#define REG_AON_APB_PAD_DBG_BUS_SEL_CFG1                                               0x055c
#define REG_AON_APB_PAD_DBG_BUS_SEL_CFG2                                               0x0560
#define REG_AON_APB_PAD_DBG_BUS_SEL_CFG3                                               0x0564
#define REG_AON_APB_BONDING_OPTION                                                     0x0568
#define REG_AON_APB_CE_LIFE_CYCLE                                                      0x056c
#define REG_AON_APB_WCN_ADC_CLK_SEL                                                    0x0570
#define REG_AON_APB_CHIP_TOP_PLL_CNT_DONE                                              0x0574
#define REG_AON_APB_WCN_SYS_CFG1                                                       0x0578
#define REG_AON_APB_WCN_SYS_CFG2                                                       0x057c
#define REG_AON_APB_AP_CORE_CFG                                                        0x0580
#define REG_AON_APB_CM4_MPU_DISABLE                                                    0x0584
#define REG_AON_APB_CM4_STATUS                                                         0x0588
#define REG_AON_APB_MBIST_EFUSE_CTRL                                                   0x058c
#define REG_AON_APB_AON_APB_FREQ_CTRL                                                  0x0590
#define REG_AON_APB_CA53_PROT_CTRL_NON_SEC                                             0x0594
#define REG_AON_APB_CSSYS_CFG_NON_SEC                                                  0x0598
#define REG_AON_APB_CR5_PROT_CTRL_NON_SEC                                              0x059c
#define REG_AON_APB_PAD_DBG_BUS_SEL_CFG4                                               0x05a0
#define REG_AON_APB_PAD_DBG_BUS_SEL_CFG5                                               0x05a4
#define REG_AON_APB_PAD_DBG_BUS_SEL_CFG6                                               0x05a8
#define REG_AON_APB_INT_REQ_PWR_UP_FLAG                                                0x05ac
#define REG_AON_APB_INT_REQ_PWR_DOWN_FLAG                                              0x05b0
#define REG_AON_APB_DMC_PHY_VREF_CFG                                                   0x05b4
#define REG_AON_APB_DCAM2DDR_LPC_CTRL                                                  0x05b8
#define REG_AON_APB_SYS_DEBUG_BUS_SEL_CFG3                                             0x05bc
#define REG_AON_APB_GPU_CGM_FDIV_CFG                                                   0x05c0
#define REG_AON_APB_DPLL1_CTRL                                                         0x05d0
#define REG_AON_APB_EXTRA_AUX_CKG_SEL                                                  0x05dc
#define REG_AON_APB_IO_DLY_CTRL                                                        0x3014
#define REG_AON_APB_PMU_RST_MONITOR                                                    0x302c
#define REG_AON_APB_THM_RST_MONITOR                                                    0x3030
#define REG_AON_APB_AP_RST_MONITOR                                                     0x3034
#define REG_AON_APB_CA53_RST_MONITOR                                                   0x3038
#define REG_AON_APB_BOND_OPT0                                                          0x303c
#define REG_AON_APB_RES_REG0                                                           0x3044
#define REG_AON_APB_RES_REG1                                                           0x3048
#define REG_AON_APB_AON_QOS_CFG                                                        0x304c
#define REG_AON_APB_BB_LDO_CAL_START                                                   0x3050
#define REG_AON_APB_AON_MTX_PROT_CFG                                                   0x3058
#define REG_AON_APB_LVDS_CFG                                                           0x3060
#define REG_AON_APB_PLL_LOCK_OUT_SEL                                                   0x3064
#define REG_AON_APB_FUNCTST_CTRL_0                                                     0x3070
#define REG_AON_APB_FUNCTST_CTRL_1                                                     0x3074
#define REG_AON_APB_FUNCTST_CTRL_2                                                     0x3078
#define REG_AON_APB_WDG_RST_FLAG                                                       0x3080
#define REG_AON_APB_CA53_CFG                                                           0x3084
#define REG_AON_APB_RES_REG2                                                           0x3090
#define REG_AON_APB_RES_REG3                                                           0x3094
#define REG_AON_APB_RES_REG4                                                           0x3098
#define REG_AON_APB_RES_REG5                                                           0x309c
#define REG_AON_APB_RES_REG6                                                           0x30a0
#define REG_AON_APB_RES_REG7                                                           0x30a4
#define REG_AON_APB_AON_APB_RSV                                                        0x30f0
#define REG_AON_APB_FUNCTION_DMA_BOOT_ADDR                                             0x3110
#define REG_ANLG_PHY_G2_ANALOG_THM_THM0_CTRL_0                                         0x0000
#define REG_ANLG_PHY_G2_ANALOG_THM_THM0_CTRL_1                                         0x0004
#define REG_G3_PIN_EMMC_D7                                                             0x04ac
#define REG_G3_PIN_EMMC_D3                                                             0x04b0
#define REG_G3_PIN_EMMC_CMD                                                            0x04b4
#define REG_G3_PIN_EMMC_D2                                                             0x04b8
#define REG_G3_PIN_EMMC_DUMMY                                                          0x04bc
#define REG_G3_PIN_EMMC_D4                                                             0x04c0
#define REG_G3_PIN_EMMC_CLK                                                            0x04c4
#define REG_G3_PIN_EMMC_D0                                                             0x04c8
#define REG_G3_PIN_EMMC_DS                                                             0x04cc
#define REG_G3_PIN_EMMC_RST                                                            0x04d0
#define REG_G3_PIN_EMMC_D6                                                             0x04d4
#define REG_G3_PIN_EMMC_D1                                                             0x04d8
#define REG_G3_PIN_EMMC_D5                                                             0x04dc
#define REG_G3_PIN_NF_DATA_2                                                           0x04e0
#define REG_G3_PIN_NF_DATA_0                                                           0x04e4
#define REG_G3_PIN_NF_DATA_1                                                           0x04e8
#define REG_G3_PIN_NF_WEN                                                              0x04ec
#define REG_G3_PIN_NF_CEN0                                                             0x04f0
#define REG_AON_SEC_APB_SEC_EB                                                         0x0000
#define REG_AON_SEC_APB_SEC_SOFT_RST                                                   0x0004
#define REG_AON_SEC_APB_FUNCDMA_NORMAL_EB                                              0x0008
#define REG_AON_SEC_APB_CA53_CFG_CTRL                                                  0x000c
#define REG_AON_SEC_APB_SECURE_EFUSE_BOUNDRY                                           0x0010
#define REG_AON_SEC_APB_DMA_SEC_EB                                                     0x0014
#define REG_AON_SEC_APB_EFUSE_SEC_EB                                                   0x0018
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_ANA_BB_PWR_CTRL                                  0x0000
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_ANA_BB_RST_CTRL                                  0x0004
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_ANA_BB_SINE_CTRL                                 0x0008
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_BB_BG_CTRL                                       0x000c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_ANALOG_TEST                                      0x0010
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_CTRL0                                       0x0014
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_CTRL1                                       0x0018
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_CTRL2                                       0x001c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_RPLL_BIST_CTRL                                   0x0020
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_CTRL1                                       0x0024
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_ANA_BB_RSVD                                      0x0028
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TEST_CLK_CTRL                                    0x002c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TEST_SSC_CTRL                                    0x0030
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_CTRL0                                       0x0034
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_CTRL1                                       0x0038
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_TEST_0                                      0x003c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_WRAP_GLUE_CTRL                                   0x0040
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_TEST_1                                      0x0044
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_TEST_2                                      0x0048
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_TEST_3                                      0x004c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_AAPC_TEST_4                                      0x0050
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TSEN_CTRL2                                       0x0054
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_CTRL                                    0x0058
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS0                                    0x005c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C0_R0                               0x0060
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C0_R1                               0x0064
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C0_R2                               0x0068
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C0_R3                               0x006c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C1_R0                               0x0070
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C1_R1                               0x0074
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C1_R2                               0x0078
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C1_R3                               0x007c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C2_R0                               0x0080
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C2_R1                               0x0084
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C2_R2                               0x0088
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C2_R3                               0x008c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C3_R0                               0x0090
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C3_R1                               0x0094
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C3_R2                               0x0098
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_TST_TSEN_STS_C3_R3                               0x009c
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_ANA_BB_DUMY                                      0x00a0
#define REG_ANLG_PHY_G6_ANALOG_BB_TOP_REG_SEL_CFG_0                                    0x00a4
#define REG_G7_PIN_MEMS_MIC_CLK0                                                       0x0658
#define REG_G7_PIN_MEMS_MIC_DATA0                                                      0x065c
#define REG_G7_PIN_MEMS_MIC_CLK1                                                       0x0660
#define REG_G7_PIN_MEMS_MIC_DATA1                                                      0x0664
#define REG_PUB_MPU_APB_DMC_EXT_LPCTRL_CFG                                             0x3000
#define REG_PUB_MPU_APB_DMC_EXT_LPCTRL_SEQL                                            0x3004
#define REG_PUB_MPU_APB_DMC_EXT_LPCTRL_SEQH                                            0x3008
#define REG_PUB_MPU_APB_DMC_EXT_LPCTRL_STEP                                            0x300c
#define REG_PUB_MPU_APB_MPU_DUMP_ADDR                                                  0x3010
#define REG_PUB_MPU_APB_DMC_MPU_VIO_ADDR                                               0x3014
#define REG_PUB_MPU_APB_DMC_MPU_VIO_CMD                                                0x3018
#define REG_PUB_MPU_APB_DMC_MPU_BASE_CFG                                               0x301c
#define REG_PUB_MPU_APB_MPU_CFG0                                                       0x3020
#define REG_PUB_MPU_APB_MPU_CFG0_ID_MASK_VAL                                           0x3024
#define REG_PUB_MPU_APB_MPU_CFG0_LOW_RANGE                                             0x3028
#define REG_PUB_MPU_APB_MPU_CFG0_HIGH_RANGE                                            0x302c
#define REG_PUB_MPU_APB_MPU_CFG1                                                       0x3030
#define REG_PUB_MPU_APB_MPU_CFG1_ID_MASK_VAL                                           0x3034
#define REG_PUB_MPU_APB_MPU_CFG1_LOW_RANGE                                             0x3038
#define REG_PUB_MPU_APB_MPU_CFG1_HIGH_RANGE                                            0x303c
#define REG_PUB_MPU_APB_MPU_CFG2                                                       0x3040
#define REG_PUB_MPU_APB_MPU_CFG2_ID_MASK_VAL                                           0x3044
#define REG_PUB_MPU_APB_MPU_CFG2_LOW_RANGE                                             0x3048
#define REG_PUB_MPU_APB_MPU_CFG2_HIGH_RANGE                                            0x304c
#define REG_PUB_MPU_APB_MPU_CFG3                                                       0x3050
#define REG_PUB_MPU_APB_MPU_CFG3_ID_MASK_VAL                                           0x3054
#define REG_PUB_MPU_APB_MPU_CFG3_LOW_RANGE                                             0x3058
#define REG_PUB_MPU_APB_MPU_CFG3_HIGH_RANGE                                            0x305c
#define REG_PUB_MPU_APB_MPU_CFG4                                                       0x3060
#define REG_PUB_MPU_APB_MPU_CFG4_ID_MASK_VAL                                           0x3064
#define REG_PUB_MPU_APB_MPU_CFG4_LOW_RANGE                                             0x3068
#define REG_PUB_MPU_APB_MPU_CFG4_HIGH_RANGE                                            0x306c
#define REG_PUB_MPU_APB_MPU_CFG5                                                       0x3070
#define REG_PUB_MPU_APB_MPU_CFG5_ID_MASK_VAL                                           0x3074
#define REG_PUB_MPU_APB_MPU_CFG5_LOW_RANGE                                             0x3078
#define REG_PUB_MPU_APB_MPU_CFG5_HIGH_RANGE                                            0x307c
#define REG_PUB_MPU_APB_MPU_CFG6                                                       0x3080
#define REG_PUB_MPU_APB_MPU_CFG6_ID_MASK_VAL                                           0x3084
#define REG_PUB_MPU_APB_MPU_CFG6_LOW_RANGE                                             0x3088
#define REG_PUB_MPU_APB_MPU_CFG6_HIGH_RANGE                                            0x308c
#define REG_PUB_MPU_APB_MPU_CFG7                                                       0x3090
#define REG_PUB_MPU_APB_MPU_CFG7_ID_MASK_VAL                                           0x3094
#define REG_PUB_MPU_APB_MPU_CFG7_LOW_RANGE                                             0x3098
#define REG_PUB_MPU_APB_MPU_CFG7_HIGH_RANGE                                            0x309c
#define REG_PUB_MPU_APB_MPU_CFG8                                                       0x30a0
#define REG_PUB_MPU_APB_MPU_CFG8_ID_MASK_VAL                                           0x30a4
#define REG_PUB_MPU_APB_MPU_CFG8_LOW_RANGE                                             0x30a8
#define REG_PUB_MPU_APB_MPU_CFG8_HIGH_RANGE                                            0x30ac
#define REG_PUB_MPU_APB_MPU_CFG9                                                       0x30b0
#define REG_PUB_MPU_APB_MPU_CFG9_ID_MASK_VAL                                           0x30b4
#define REG_PUB_MPU_APB_MPU_CFG9_LOW_RANGE                                             0x30b8
#define REG_PUB_MPU_APB_MPU_CFG9_HIGH_RANGE                                            0x30bc
#define REG_PUB_MPU_APB_MPU_CFG10                                                      0x30c0
#define REG_PUB_MPU_APB_MPU_CFG10_ID_MASK_VAL                                          0x30c4
#define REG_PUB_MPU_APB_MPU_CFG10_LOW_RANGE                                            0x30c8
#define REG_PUB_MPU_APB_MPU_CFG10_HIGH_RANGE                                           0x30cc
#define REG_PUB_MPU_APB_MPU_CFG11                                                      0x30d0
#define REG_PUB_MPU_APB_MPU_CFG11_ID_MASK_VAL                                          0x30d4
#define REG_PUB_MPU_APB_MPU_CFG11_LOW_RANGE                                            0x30d8
#define REG_PUB_MPU_APB_MPU_CFG11_HIGH_RANGE                                           0x30dc
#define REG_PUB_MPU_APB_MPU_CFG12                                                      0x30e0
#define REG_PUB_MPU_APB_MPU_CFG12_ID_MASK_VAL                                          0x30e4
#define REG_PUB_MPU_APB_MPU_CFG12_LOW_RANGE                                            0x30e8
#define REG_PUB_MPU_APB_MPU_CFG12_HIGH_RANGE                                           0x30ec
#define REG_PUB_MPU_APB_MPU_CFG13                                                      0x30f0
#define REG_PUB_MPU_APB_MPU_CFG13_ID_MASK_VAL                                          0x30f4
#define REG_PUB_MPU_APB_MPU_CFG13_LOW_RANGE                                            0x30f8
#define REG_PUB_MPU_APB_MPU_CFG13_HIGH_RANGE                                           0x30fc
#define REG_PUB_MPU_APB_MPU_CFG14                                                      0x3100
#define REG_PUB_MPU_APB_MPU_CFG14_ID_MASK_VAL                                          0x3104
#define REG_PUB_MPU_APB_MPU_CFG14_LOW_RANGE                                            0x3108
#define REG_PUB_MPU_APB_MPU_CFG14_HIGH_RANGE                                           0x310c
#define REG_PUB_MPU_APB_MPU_CFG15                                                      0x3110
#define REG_PUB_MPU_APB_MPU_CFG15_ID_MASK_VAL                                          0x3114
#define REG_PUB_MPU_APB_MPU_CFG15_LOW_RANGE                                            0x3118
#define REG_PUB_MPU_APB_MPU_CFG15_HIGH_RANGE                                           0x311c
#define REG_GPU_APB_APB_RST                                                            0x0000
#define REG_GPU_APB_APB_CLK_CTRL                                                       0x0004
#define REG_GPU_APB_APB_BARRIER_CTRL                                                   0x0008
#define REG_GPU_APB_GPU_NIC400_GPU2PUB_SLV_LP_CFG                                      0x000c
#define REG_GPU_APB_GPU_LPC_NUM_CFG                                                    0x0010
#define REG_GPU_APB_GPU_NIC400_QOS                                                     0x0014
#define REG_GPU_APB_GPU_CGM_FDIV_NUM                                                   0x0018
#define REG_GPU_APB_GPU_CGM_FDIV_DENOM                                                 0x001c
#define REG_GPU_APB_CLK_GPU_CORE_CTRL                                                  0x0020
#define REG_GPU_APB_RESERVED                                                           0x0024
#define REG_GPU_APB_CLK_GPU_SYS_CTRL                                                   0x0028
#define REG_GPU_APB_GPU_MAINMTX_M0_LPC_CFG                                             0x002c
#define REG_GPU_APB_GPU_MAINMTX_M0_LPC_NUM                                             0x0030
#define REG_GPU_APB_GPU_MAINMTX_S0_LPC_CFG                                             0x0034
#define REG_GPU_APB_GPU_MAINMTX_S0_LPC_NUM                                             0x0038
#define REG_REG_FW1_AON_REG_RD_CTRL_0                                                  0x0000
#define REG_REG_FW1_AON_REG_RD_CTRL_1                                                  0x0004
#define REG_REG_FW1_AON_REG_RD_CTRL_2                                                  0x0008
#define REG_REG_FW1_AON_REG_RD_CTRL_3                                                  0x000c
#define REG_REG_FW1_AON_REG_RD_CTRL_4                                                  0x0010
#define REG_REG_FW1_AON_REG_RD_CTRL_5                                                  0x0014
#define REG_REG_FW1_AON_REG_WR_CTRL_0                                                  0x0018
#define REG_REG_FW1_AON_REG_WR_CTRL_1                                                  0x001c
#define REG_REG_FW1_AON_REG_WR_CTRL_2                                                  0x0020
#define REG_REG_FW1_AON_REG_WR_CTRL_3                                                  0x0024
#define REG_REG_FW1_AON_REG_WR_CTRL_4                                                  0x0028
#define REG_REG_FW1_AON_REG_WR_CTRL_5                                                  0x002c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY0                                           0x0030
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY1                                           0x0034
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY2                                           0x0038
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY3                                           0x003c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY4                                           0x0040
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY5                                           0x0044
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY6                                           0x0048
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY7                                           0x004c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY8                                           0x0050
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY9                                           0x0054
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY10                                          0x0058
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY11                                          0x005c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY12                                          0x0060
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY13                                          0x0064
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY14                                          0x0068
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY15                                          0x006c
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY0                                                0x0070
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY1                                                0x0074
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY2                                                0x0078
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY3                                                0x007c
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY4                                                0x0080
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY5                                                0x0084
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY6                                                0x0088
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY7                                                0x008c
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY8                                                0x0090
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY9                                                0x0094
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY10                                               0x0098
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY11                                               0x009c
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY12                                               0x00a0
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY13                                               0x00a4
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY14                                               0x00a8
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY15                                               0x00ac
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL0_CTRL0                                    0x0000
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL0_CTRL1                                    0x0004
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL0_CTRL2                                    0x0008
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL0_BIST_CTRL                                0x000c
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_ANA_DPLL0_DUMY                                 0x0010
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL1_CTRL0                                    0x0014
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL1_CTRL1                                    0x0018
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL1_CTRL2                                    0x001c
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL1_BIST_CTRL                                0x0020
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_DPLL_FREQ_CTRL                                 0x0024
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_ANA_DPLL1_DUMY                                 0x0028
#define REG_ANLG_PHY_G3_ANALOG_DPLL_TOP_REG_SEL_CFG_0                                  0x002c
#define REG_G4_PIN_LCM_RSTN                                                            0x04f4
#define REG_G4_PIN_DSI_TE                                                              0x04f8
#define REG_G4_PIN_CHIP_SLEEP                                                          0x04fc
#define REG_G4_PIN_PTEST                                                               0x0500
#define REG_G4_PIN_EXT_RST_B                                                           0x0504
#define REG_G4_PIN_XTL_BUF_EN1                                                         0x0508
#define REG_G4_PIN_CLK_32K                                                             0x050c
#define REG_G4_PIN_AUD_SCLK                                                            0x0510
#define REG_G4_PIN_AUD_ADD0                                                            0x0514
#define REG_G4_PIN_XTL_BUF_EN0                                                         0x0518
#define REG_G4_PIN_ANA_INT                                                             0x051c
#define REG_G4_PIN_AUD_ADSYNC                                                          0x0520
#define REG_G4_PIN_ADI_SCLK                                                            0x0524
#define REG_G4_PIN_AUD_DAD1                                                            0x0528
#define REG_G4_PIN_AUD_DAD0                                                            0x052c
#define REG_G4_PIN_AUD_DASYNC                                                          0x0530
#define REG_G4_PIN_ADI_SYNC                                                            0x0534
#define REG_G4_PIN_ADI_D                                                               0x0538
#define REG_G4_PIN_SD0_D3                                                              0x053c
#define REG_G4_PIN_SD0_D2                                                              0x0540
#define REG_G4_PIN_SD0_CMD                                                             0x0544
#define REG_G4_PIN_SD0_D0                                                              0x0548
#define REG_G4_PIN_SD0_D1                                                              0x054c
#define REG_G4_PIN_SD0_CLK0                                                            0x0550
#define REG_G4_PIN_SD0_DUMMY                                                           0x0554
#define REG_G4_PIN_SD2_CLK                                                             0x0558
#define REG_G4_PIN_SD2_CMD                                                             0x055c
#define REG_G4_PIN_SD2_D0                                                              0x0560
#define REG_G4_PIN_SD2_D1                                                              0x0564
#define REG_G4_PIN_SD2_D2                                                              0x0568
#define REG_G4_PIN_SD2_D3                                                              0x056c
#define REG_G4_PIN_SD2_DUMMY                                                           0x0570
#define REG_CM4_AHB_CM4_EB                                                             0x0000
#define REG_CM4_AHB_CM4_SOFT_RST                                                       0x0004
#define REG_CM4_AHB_AHB_PAUSE                                                          0x0008
#define REG_CM4_AHB_CM4_SLP_CTL                                                        0x000c
#define REG_CM4_AHB_CM4_CLK_EMC_CTRL                                                   0x0010
#define REG_CM4_AHB_CM4_CORE_SYSTICK_CFG                                               0x0014
#define REG_CM4_AHB_CM4_CORE_AUXFAULT_CFG                                              0x0018
#define REG_CM4_AHB_CM4_CORE_CFG1                                                      0x001c
#define REG_CM4_AHB_FPU_CFG                                                            0x0020
#define REG_CM4_AHB_CM4_MAIN_STATOUT                                                   0x0024
#define REG_CM4_AHB_CM4_INT_STAT                                                       0x0028
#define REG_CM4_AHB_AHB_MTX_CTL0                                                       0x002c
#define REG_CM4_AHB_AHB_MTX_CTL1                                                       0x0030
#define REG_CM4_AHB_DMC_CTRL0                                                          0x0034
#define REG_CM4_AHB_RTC_PERI_EB                                                        0x0038
#define REG_CM4_AHB_CM4_ARCH_SOFT_RST                                                  0x003c
#define REG_G2_PIN_U0TXD                                                               0x0484
#define REG_G2_PIN_U0RXD                                                               0x0488
#define REG_G2_PIN_U0CTS                                                               0x048c
#define REG_G2_PIN_U0RTS                                                               0x0490
#define REG_G2_PIN_U1TXD                                                               0x0494
#define REG_G2_PIN_U1RXD                                                               0x0498
#define REG_G2_PIN_U2TXD                                                               0x049c
#define REG_G2_PIN_U2RXD                                                               0x04a0
#define REG_G2_PIN_EXTINT9                                                             0x04a4
#define REG_G2_PIN_EXTINT10                                                            0x04a8
#define REG_MM_CLK_CORE_CGM_MM_AHB_CFG                                                 0x0020
#define REG_MM_CLK_CORE_CGM_SENSOR0_CFG                                                0x0024
#define REG_MM_CLK_CORE_CGM_SENSOR1_CFG                                                0x0028
#define REG_MM_CLK_CORE_CGM_DCAM_IF_CFG                                                0x002c
#define REG_MM_CLK_CORE_CGM_JPG_CFG                                                    0x0030
#define REG_MM_CLK_CORE_CGM_MIPI_CSI_CFG                                               0x0034
#define REG_MM_CLK_CORE_CGM_CPHY_CFG_CFG                                               0x0038
#define REG_MM_CLK_CORE_CGM_MIPI_CSI_S_CFG                                             0x003c
#define REG_MM_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_CFG                                      0x0040
#define REG_MM_CLK_CORE_CGM_CCIR_P_CFG                                                 0x0044
#define REG_AP_APB_APB_EB                                                              0x0000
#define REG_AP_APB_APB_RST                                                             0x0004
#define REG_AP_APB_APB_MISC_CTRL                                                       0x0008
#define REG_ANLG_PHY_G10_ANALOG_RCO100M_RCO100M_CTRL_0                                 0x0000
#define REG_ANLG_PHY_G10_ANALOG_RCO100M_RTC_CAL_REG_CTRL                               0x0004
#define REG_ANLG_PHY_G10_ANALOG_RCO100M_REG_SEL_CFG_0                                  0x0008
#define REG_AP_CLK_CORE_CGM_AP_APB_CFG                                                 0x0020
#define REG_AP_CLK_CORE_CGM_NANDC_ECC_CFG                                              0x0024
#define REG_AP_CLK_CORE_CGM_OTG_REF_CFG                                                0x0028
#define REG_AP_CLK_CORE_CGM_OTG_UTMI_CFG                                               0x002c
#define REG_AP_CLK_CORE_CGM_UART1_CFG                                                  0x0030
#define REG_AP_CLK_CORE_CGM_UART2_CFG                                                  0x0034
#define REG_AP_CLK_CORE_CGM_UART3_CFG                                                  0x0038
#define REG_AP_CLK_CORE_CGM_UART4_CFG                                                  0x003c
#define REG_AP_CLK_CORE_CGM_I2C0_CFG                                                   0x0040
#define REG_AP_CLK_CORE_CGM_I2C1_CFG                                                   0x0044
#define REG_AP_CLK_CORE_CGM_I2C2_CFG                                                   0x0048
#define REG_AP_CLK_CORE_CGM_I2C3_CFG                                                   0x004c
#define REG_AP_CLK_CORE_CGM_I2C4_CFG                                                   0x0050
#define REG_AP_CLK_CORE_CGM_SPI0_CFG                                                   0x0054
#define REG_AP_CLK_CORE_CGM_SPI2_CFG                                                   0x0058
#define REG_AP_CLK_CORE_CGM_SPI_HS_CFG                                                 0x005c
#define REG_AP_CLK_CORE_CGM_IIS0_CFG                                                   0x0060
#define REG_AP_CLK_CORE_CGM_CE_CFG                                                     0x0064
#define REG_AP_CLK_CORE_CGM_26M_NANDC_CFG                                              0x0068
#define REG_AP_CLK_CORE_CGM_AP_SIM_32K_CFG                                             0x006c
#define REG_AP_CLK_CORE_CGM_DSI_PHY_SCAN_ONLY_CFG                                      0x0070
#define REG_AP_CLK_CORE_CGM_USB20_SCAN_ONLY_CFG                                        0x0074
#define REG_AP_CLK_CORE_CGM_NANDC_2X_CFG                                               0x0078
#define REG_AP_CLK_CORE_CGM_NANDC_1X_CFG                                               0x007c
#define REG_AP_CLK_CORE_CGM_SDIO0_2X_CFG                                               0x0080
#define REG_AP_CLK_CORE_CGM_SDIO0_1X_CFG                                               0x0084
#define REG_AP_CLK_CORE_CGM_SDIO1_2X_CFG                                               0x0088
#define REG_AP_CLK_CORE_CGM_SDIO1_1X_CFG                                               0x008c
#define REG_AP_CLK_CORE_CGM_EMMC_2X_CFG                                                0x0090
#define REG_AP_CLK_CORE_CGM_EMMC_1X_CFG                                                0x0094
#define REG_AP_CLK_CORE_CGM_VSP_CFG                                                    0x0098
#define REG_AP_CLK_CORE_CGM_GSP_CFG                                                    0x009c
#define REG_AP_CLK_CORE_CGM_DISPC0_CFG                                                 0x00a0
#define REG_AP_CLK_CORE_CGM_DISPC0_DPI_CFG                                             0x00a4
#define REG_AP_CLK_CORE_CGM_DSI_RXESC_CFG                                              0x00a8
#define REG_AP_CLK_CORE_CGM_DSI_LANEBYTE_CFG                                           0x00ac
#define REG_AP_CLK_CORE_CGM_DPHY_REF_CFG                                               0x00b0
#define REG_AP_CLK_CORE_CGM_DPHY_CFG_CFG                                               0x00b4
#define REG_PUB_APB_BUSMON_CNT_START                                                   0x0000
#define REG_PUB_APB_BUSMON_CFG                                                         0x0004
#define REG_PUB_APB_DDR_EB                                                             0x0008
#define REG_PUB_APB_DDR_SOFT_RST                                                       0x000c
#define REG_PUB_APB_SYS_ENDIAN_CTRL                                                    0x3090
#define REG_PUB_APB_DMC_DUMMY_REG0                                                     0x30a0
#define REG_PUB_APB_DMC_DUMMY_REG1                                                     0x30a4
#define REG_PUB_APB_DMC_DUMMY_REG2                                                     0x30a8
#define REG_PUB_APB_DMC_DUMMY_REG3                                                     0x30ac
#define REG_PUB_APB_DMC_REMAP_EN                                                       0x32a8
#define REG_PUB_APB_DMC_PORT0_REMAP_ADDR_0                                             0x32ac
#define REG_PUB_APB_DMC_PORT0_REMAP_ADDR_1                                             0x32b0
#define REG_PUB_APB_DMC_PORT1_REMAP_ADDR_0                                             0x32b4
#define REG_PUB_APB_DMC_PORT1_REMAP_ADDR_1                                             0x32b8
#define REG_PUB_APB_DMC_PORT2_REMAP_ADDR_0                                             0x32bc
#define REG_PUB_APB_DMC_PORT2_REMAP_ADDR_1                                             0x32c0
#define REG_PUB_APB_DMC_PORT3_REMAP_ADDR_0                                             0x32c4
#define REG_PUB_APB_DMC_PORT3_REMAP_ADDR_1                                             0x32c8
#define REG_PUB_APB_DMC_PORT4_REMAP_ADDR_0                                             0x32cc
#define REG_PUB_APB_DMC_PORT4_REMAP_ADDR_1                                             0x32d0
#define REG_PUB_APB_DMC_PORT5_REMAP_ADDR_0                                             0x32d4
#define REG_PUB_APB_DMC_PORT5_REMAP_ADDR_1                                             0x32d8
#define REG_PUB_APB_DMC_PORT6_REMAP_ADDR_0                                             0x32dc
#define REG_PUB_APB_DMC_PORT6_REMAP_ADDR_1                                             0x32e0
#define REG_PUB_APB_PUB_DMC_MPU_INT                                                    0x32e8
#define REG_PUB_APB_PUB_AXI_QOS_REG                                                    0x32ec
#define REG_PUB_APB_DFS_INT_CTRL                                                       0x32f0
#define REG_PUB_APB_DFS_STATUS                                                         0x32f4
#define REG_PUB_APB_DFS_SW_CTRL                                                        0x32f8
#define REG_PUB_APB_DFS_FC_REQ_DELAY                                                   0x32fc
#define REG_PUB_APB_DFS_HW_CTRL                                                        0x3300
#define REG_PUB_APB_DFS_HW_FRQ_RATIO                                                   0x3334
#define REG_PUB_APB_DFS_PURE_SW_CTRL                                                   0x3338
#define REG_PUB_APB_MEM_FW_INT                                                         0x333c
#define REG_PUB_APB_AXI_LPC_CTRL_0                                                     0x3340
#define REG_PUB_APB_AXI_LPC_CTRL_1                                                     0x3344
#define REG_PUB_APB_FENCING_CTRL                                                       0x3348
#define REG_PUB_APB_BASE_ADDR                                                          0x334c
#define REG_PUB_APB_WIFI_DFS_CTRL                                                      0x3350
#define REG_PUB_APB_DFS_SW_GFREE_CFG                                                   0x3354
#define REG_PUB_APB_PUB_CLK_CTRL                                                       0x5000
#define REG_PUB_APB_AON_WCN_BASE_ADDR                                                  0x5004
#define REG_PUB_APB_PUBCP_WT_LCP_BASE_ADDR                                             0x5008
#define REG_PUB_APB_PUB_AXI_QOS_REG_1                                                  0x500c
#define REG_PUB_APB_DMC_URGENT_QOS_0                                                   0x5010
#define REG_PUB_APB_DMC_URGENT_QOS_1                                                   0x5014
#define REG_PUB_APB_DDR_IP_SOFT_RST                                                    0x5108
#define REG_PUB_APB_DFS_SW_CTRL_1                                                      0x510c
#define REG_PUB_APB_PTEST_DSKPLL_BIST_CNT                                              0x5200
#define REG_PUB_APB_DFS_DSKPLL_PD_CTRL                                                 0x5204
#define REG_PUB_APB_DDR_FRQ_TO_AON_GET                                                 0x5208
#define REG_PUB_APB_DMC_BIST_PORT_EN                                                   0x5300
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXCLKLANE                         0x0000
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_0                          0x0004
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_1                          0x0008
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_2                          0x000c
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_3                          0x0010
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATAESC                         0x0014
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_STATE_RX                          0x0018
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_ERR                               0x001c
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_CTRL                              0x0020
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_RSVD                              0x0024
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_TEST                              0x0028
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_4L_DATALANE_CTRL                     0x002c
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_DSI_DUMY_CTRL                            0x0030
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_REG_SEL_CFG_0                            0x0034
#define REG_ANLG_PHY_G8_ANALOG_MIPI_DSI_4LANE_REG_SEL_CFG_1                            0x0038
#define REG_ANLG_PHY_G8_ANALOG_USB20_USB20_TEST_PIN                                    0x003c
#define REG_ANLG_PHY_G8_ANALOG_USB20_USB20_UTMI_CTL1                                   0x0040
#define REG_ANLG_PHY_G8_ANALOG_USB20_USB20_BATTER_PLL                                  0x0044
#define REG_ANLG_PHY_G8_ANALOG_USB20_USB20_UTMI_CTL2                                   0x0048
#define REG_ANLG_PHY_G8_ANALOG_USB20_USB20_TRIMMING                                    0x004c
#define REG_ANLG_PHY_G8_ANALOG_USB20_USB20_PHY_BIST_TEST                               0x0050
#define REG_ANLG_PHY_G8_ANALOG_USB20_REG_SEL_CFG_0                                     0x0054
#define REG_ANLG_PHY_G8_ANALOG_USB20_REG_SEL_CFG_1                                     0x0058
#define REG_PMU_APB_PD_CA53_TOP_CFG                                                    0x0000
#define REG_PMU_APB_PD_CA53_C0_CFG                                                     0x0004
#define REG_PMU_APB_PD_CA53_C1_CFG                                                     0x0008
#define REG_PMU_APB_PD_CA53_C2_CFG                                                     0x000c
#define REG_PMU_APB_PD_CA53_C3_CFG                                                     0x0010
#define REG_PMU_APB_PD_CA53_TOP_CFG2                                                   0x0014
#define REG_PMU_APB_PD_AP_SYS_CFG                                                      0x0018
#define REG_PMU_APB_PD_MM_TOP_CFG                                                      0x001c
#define REG_PMU_APB_PD_GPU_TOP_CFG                                                     0x0020
#define REG_PMU_APB_PD_WTLCP_LTE_P1_CFG                                                0x0028
#define REG_PMU_APB_PD_WTLCP_LTE_P2_CFG                                                0x002c
#define REG_PMU_APB_PD_WTLCP_LDSP_CFG                                                  0x0034
#define REG_PMU_APB_PD_WTLCP_TGDSP_CFG                                                 0x0038
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG                                               0x003c
#define REG_PMU_APB_PD_WTLCP_SYS_CFG                                                   0x0044
#define REG_PMU_APB_PD_PUBCP_SYS_CFG                                                   0x0048
#define REG_PMU_APB_PD_WTLCP_LTE_P3_CFG                                                0x004c
#define REG_PMU_APB_PD_WTLCP_LTE_P4_CFG                                                0x0050
#define REG_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                                         0x0054
#define REG_PMU_APB_PD_PUB_SYS_CFG                                                     0x005c
#define REG_PMU_APB_AP_WAKEUP_POR_CFG                                                  0x0060
#define REG_PMU_APB_XTL_WAIT_CNT                                                       0x0070
#define REG_PMU_APB_XTLBUF_WAIT_CNT                                                    0x0074
#define REG_PMU_APB_PLL_WAIT_CNT1                                                      0x0078
#define REG_PMU_APB_PLL_WAIT_CNT2                                                      0x007c
#define REG_PMU_APB_XTL0_REL_CFG                                                       0x0080
#define REG_PMU_APB_XTL1_REL_CFG                                                       0x0084
#define REG_PMU_APB_ISPPLL_REL_CFG                                                     0x0088
#define REG_PMU_APB_XTLBUF0_REL_CFG                                                    0x008c
#define REG_PMU_APB_XTLBUF1_REL_CFG                                                    0x0090
#define REG_PMU_APB_MPLL_REL_CFG                                                       0x0094
#define REG_PMU_APB_DPLL_REL_CFG                                                       0x0098
#define REG_PMU_APB_LTEPLL_REL_CFG                                                     0x009c
#define REG_PMU_APB_TWPLL_REL_CFG                                                      0x00a0
#define REG_PMU_APB_GPLL_REL_CFG                                                       0x00a8
#define REG_PMU_APB_RPLL_REL_CFG                                                       0x00ac
#define REG_PMU_APB_CP_SOFT_RST                                                        0x00b0
#define REG_PMU_APB_CP_SLP_STATUS_DBG0                                                 0x00b4
#define REG_PMU_APB_PWR_STATUS0_DBG                                                    0x00bc
#define REG_PMU_APB_PWR_STATUS1_DBG                                                    0x00c0
#define REG_PMU_APB_PWR_STATUS2_DBG                                                    0x00c4
#define REG_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE                                    0x00c8
#define REG_PMU_APB_SLEEP_CTRL                                                         0x00cc
#define REG_PMU_APB_DDR_SLEEP_CTRL                                                     0x00d0
#define REG_PMU_APB_SLEEP_STATUS                                                       0x00d4
#define REG_PMU_APB_PUB_SYS_SLEEP_BYPASS_CFG                                           0x00d8
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_POLL0                                           0x00dc
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_POLL1                                           0x00e0
#define REG_PMU_APB_CA53_TOP_CFG                                                       0x00e4
#define REG_PMU_APB_CA53_C0_CFG                                                        0x00e8
#define REG_PMU_APB_CA53_C1_CFG                                                        0x00ec
#define REG_PMU_APB_CA53_C2_CFG                                                        0x00f0
#define REG_PMU_APB_CA53_C3_CFG                                                        0x00f4
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL0                                                0x00f8
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL1                                                0x00fc
#define REG_PMU_APB_PD_WCN_SYS_CFG                                                     0x0100
#define REG_PMU_APB_PD_WIFI_WRAP_CFG                                                   0x0104
#define REG_PMU_APB_PD_GNSS_WRAP_CFG                                                   0x0108
#define REG_PMU_APB_PWR_STATUS3_DBG                                                    0x010c
#define REG_PMU_APB_DDR_OP_MODE_CFG                                                    0x012c
#define REG_PMU_APB_DDR_PHY_RET_CFG                                                    0x0130
#define REG_PMU_APB_CLK26M_SEL_CFG                                                     0x0134
#define REG_PMU_APB_BISR_DONE_STATUS                                                   0x0138
#define REG_PMU_APB_BISR_BUSY_STATUS                                                   0x013c
#define REG_PMU_APB_BISR_BYP_CFG                                                       0x0140
#define REG_PMU_APB_BISR_EN_CFG                                                        0x0144
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                                             0x0148
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                                             0x014c
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                                             0x0150
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                                             0x0154
#define REG_PMU_APB_CGM_FORCE_EN_CFG0                                                  0x0158
#define REG_PMU_APB_CGM_FORCE_EN_CFG1                                                  0x015c
#define REG_PMU_APB_CGM_FORCE_EN_CFG2                                                  0x0160
#define REG_PMU_APB_CGM_FORCE_EN_CFG3                                                  0x0164
#define REG_PMU_APB_SLEEP_XTLON_CTRL                                                   0x0168
#define REG_PMU_APB_MEM_SLP_CFG                                                        0x016c
#define REG_PMU_APB_MEM_SD_CFG                                                         0x0170
#define REG_PMU_APB_CA53_CORE_WAKEUP_EN                                                0x0174
#define REG_PMU_APB_SP_SYS_HOLD_CGM_EN                                                 0x0178
#define REG_PMU_APB_PWR_CNT_WAIT_CFG0                                                  0x017c
#define REG_PMU_APB_PWR_CNT_WAIT_CFG1                                                  0x0180
#define REG_PMU_APB_RC0_REL_CFG                                                        0x0184
#define REG_PMU_APB_RC1_REL_CFG                                                        0x0188
#define REG_PMU_APB_RC_CNT_WAIT_CFG                                                    0x018c
#define REG_PMU_APB_MEM_AUTO_SLP_CFG                                                   0x0190
#define REG_PMU_APB_MEM_AUTO_SD_CFG                                                    0x0194
#define REG_PMU_APB_WAKEUP_LOCK_EN                                                     0x01a0
#define REG_PMU_APB_WCN_SYS_CORE_INT_DISABLE                                           0x01a4
#define REG_PMU_APB_GNSS_WRAP_CORE_INT_DISABLE                                         0x01a8
#define REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                                       0x01b0
#define REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                                        0x01b4
#define REG_PMU_APB_PUBCP_CORE_INT_DISABLE                                             0x01b8
#define REG_PMU_APB_CA53_C0_CORE_INT_DISABLE                                           0x01bc
#define REG_PMU_APB_CA53_C1_CORE_INT_DISABLE                                           0x01c0
#define REG_PMU_APB_CA53_C2_CORE_INT_DISABLE                                           0x01c4
#define REG_PMU_APB_CA53_C3_CORE_INT_DISABLE                                           0x01c8
#define REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA                                               0x0200
#define REG_PMU_APB_WTLCP_LDSP_DSLP_ENA                                                0x0204
#define REG_PMU_APB_AP_DSLP_ENA                                                        0x0208
#define REG_PMU_APB_PUBCP_DSLP_ENA                                                     0x020c
#define REG_PMU_APB_WTLCP_DSLP_ENA                                                     0x0210
#define REG_PMU_APB_CA53_TOP_DSLP_ENA                                                  0x0214
#define REG_PMU_APB_SP_SYS_DSLP_ENA                                                    0x0218
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                                                 0x0230
#define REG_PMU_APB_LIGHT_SLEEP_MON                                                    0x0234
#define REG_PMU_APB_WCN_SYS_DSLP_ENA                                                   0x0244
#define REG_PMU_APB_WIFI_WRAP_DSLP_ENA                                                 0x0248
#define REG_PMU_APB_GNSS_WRAP_DSLP_ENA                                                 0x024c
#define REG_PMU_APB_PUB_ACC_RDY                                                        0x0250
#define REG_PMU_APB_PUB_CLK_RDY                                                        0x0254
#define REG_PMU_APB_EIC_SEL                                                            0x0258
#define REG_PMU_APB_AXI_LP_CTRL_DISABLE                                                0x0260
#define REG_PMU_APB_PMU_DEBUG                                                          0x0270
#define REG_PMU_APB_SLEEP_CNT_CLR                                                      0x0274
#define REG_PMU_APB_LVDSRFPLL_REL_CFG                                                  0x0280
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL0                                                 0x0290
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL1                                                 0x0294
#define REG_PMU_APB_BISR_FORCE_SEL                                                     0x0300
#define REG_PMU_APB_AON_MEM_CTRL                                                       0x0330
#define REG_PMU_APB_PWR_DOMAIN_INT_CLR                                                 0x0334
#define REG_PMU_APB_DDR_SLP_WAIT_CNT                                                   0x0338
#define REG_PMU_APB_PMU_CLK_DIV_CFG                                                    0x033c
#define REG_PMU_APB_CGM_PMU_SEL                                                        0x0340
#define REG_PMU_APB_PWR_DGB_PARAMETER                                                  0x0344
#define REG_PMU_APB_CA53_C0_DSLP_ENA                                                   0x0348
#define REG_PMU_APB_CA53_C1_DSLP_ENA                                                   0x034c
#define REG_PMU_APB_CA53_C2_DSLP_ENA                                                   0x0350
#define REG_PMU_APB_CA53_C3_DSLP_ENA                                                   0x0354
#define REG_PMU_APB_CA53_GIC_RST_EN                                                    0x0358
#define REG_PMU_APB_ANALOG_PHY_PD_CFG                                                  0x035c
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_SEL                                             0x0360
#define REG_PMU_APB_PD_CA53_C0_SHUTDOWN_MARK_STATUS                                    0x3000
#define REG_PMU_APB_PD_CA53_C1_SHUTDOWN_MARK_STATUS                                    0x3004
#define REG_PMU_APB_PD_CA53_C2_SHUTDOWN_MARK_STATUS                                    0x3008
#define REG_PMU_APB_PD_CA53_C3_SHUTDOWN_MARK_STATUS                                    0x300c
#define REG_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK_STATUS                                   0x3010
#define REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS                                     0x3014
#define REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS                                    0x3018
#define REG_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK_STATUS                                     0x301c
#define REG_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK_STATUS                                   0x3020
#define REG_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK_STATUS                               0x3024
#define REG_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK_STATUS                               0x3028
#define REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS                                 0x3030
#define REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS                                0x3034
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS                              0x3038
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS                              0x303c
#define REG_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS                                  0x3040
#define REG_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS                                  0x3044
#define REG_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK_STATUS                               0x3048
#define REG_PMU_APB_PD_WTLCP_LTE_P4_SHUTDOWN_MARK_STATUS                               0x304c
#define REG_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK_STATUS                                    0x3054
#define REG_PMU_APB_PD_WCN_SYS_SHUTDOWN_MARK_STATUS                                    0x3058
#define REG_PMU_APB_PD_WIFI_WRAP_SHUTDOWN_MARK_STATUS                                  0x305c
#define REG_PMU_APB_PD_GNSS_WRAP_SHUTDOWN_MARK_STATUS                                  0x3060
#define REG_PMU_APB_AP_SYS_SLEEP_CNT                                                   0x3064
#define REG_PMU_APB_WTLCP_SYS_SLEEP_CNT                                                0x3068
#define REG_PMU_APB_PUBCP_SYS_SLEEP_CNT                                                0x306c
#define REG_PMU_APB_WCN_SYS_SLEEP_CNT                                                  0x3070
#define REG_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT                                            0x3074
#define REG_PMU_APB_AP_DEEP_SLEEP_CNT                                                  0x3078
#define REG_PMU_APB_SP_SYS_DEEP_SLEEP_CNT                                              0x307c
#define REG_PMU_APB_WTLCP_DEEP_SLEEP_CNT                                               0x3080
#define REG_PMU_APB_PUBCP_DEEP_SLEEP_CNT                                               0x3084
#define REG_PMU_APB_WCN_SYS_DEEP_SLEEP_CNT                                             0x3088
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_CNT                                             0x308c
#define REG_PMU_APB_AP_LIGHT_SLEEP_CNT                                                 0x3090
#define REG_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                                              0x3094
#define REG_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                                              0x3098
#define REG_PMU_APB_WCN_SYS_LIGHT_SLEEP_CNT                                            0x309c
#define REG_PMU_APB_AON_SYS_LIGHT_SLEEP_CNT                                            0x30a0
#define REG_PMU_APB_SYS_SOFT_RST_BUSY                                                  0x30a4
#define REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK                                            0x30a8
#define REG_PMU_APB_SOFT_RST_SEL                                                       0x30ac
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK                                             0x30b0
#define REG_PMU_APB_CSI_DSI_PWR_CNT_DONE                                               0x30b4
#define REG_PMU_APB_PD_AP_SYS_DBG_SHUTDOWN__EN                                         0x30b8
#define REG_PMU_APB_WCN_SYS_SLEEP_XTL_ON_SEL                                           0x30bc
#define REG_PMU_APB_EIC_SYS_SEL                                                        0x30c0
#define REG_PMU_APB_DDR_SLP_CTRL_STATE                                                 0x30c4
#define REG_PMU_APB_CHIP_DEEP_SLEEP_TIME_CNT_LOW                                       0x30c8
#define REG_PMU_APB_CHIP_DEEP_SLEEP_TIME_CNT_HIGH                                      0x30cc
#define REG_PMU_APB_RCO_CTRL0                                                          0x30d0
#define REG_PMU_APB_RCO_CTRL1                                                          0x30d4
#define REG_PMU_APB_RCO_WAIT_CNT                                                       0x30d8
#define REG_CENTRAL_PIN_PIN_CTRL_REG0                                                  0x0000
#define REG_CENTRAL_PIN_PIN_CTRL_REG1                                                  0x0004
#define REG_CENTRAL_PIN_PIN_CTRL_REG2                                                  0x0008
#define REG_CENTRAL_PIN_PIN_CTRL_REG3                                                  0x000c
#define REG_CENTRAL_PIN_PIN_CTRL_REG4                                                  0x0010
#define REG_CENTRAL_PIN_PIN_CTRL_REG5                                                  0x0014
#define REG_CENTRAL_PIN_IIS1DI                                                         0x0020
#define REG_CENTRAL_PIN_IIS1DO                                                         0x0024
#define REG_CENTRAL_PIN_IIS1CLK                                                        0x0028
#define REG_CENTRAL_PIN_IIS1LRCK                                                       0x002c
#define REG_CENTRAL_PIN_SCL2                                                           0x0030
#define REG_CENTRAL_PIN_SDA2                                                           0x0034
#define REG_CENTRAL_PIN_CLK_AUX0                                                       0x0038
#define REG_CENTRAL_PIN_T_DIG                                                          0x003c
#define REG_CENTRAL_PIN_GNSS_LNA_EN                                                    0x0040
#define REG_CENTRAL_PIN_EXTINT0                                                        0x0044
#define REG_CENTRAL_PIN_EXTINT1                                                        0x0048
#define REG_CENTRAL_PIN_SCL3                                                           0x004c
#define REG_CENTRAL_PIN_SDA3                                                           0x0050
#define REG_CENTRAL_PIN_SCL0                                                           0x0054
#define REG_CENTRAL_PIN_SDA0                                                           0x0058
#define REG_CENTRAL_PIN_SCL1                                                           0x005c
#define REG_CENTRAL_PIN_SDA1                                                           0x0060
#define REG_CENTRAL_PIN_CMPD2                                                          0x0064
#define REG_CENTRAL_PIN_CMRST2                                                         0x0068
#define REG_CENTRAL_PIN_CMMCLK0                                                        0x006c
#define REG_CENTRAL_PIN_CMRST0                                                         0x0070
#define REG_CENTRAL_PIN_CMPD0                                                          0x0074
#define REG_CENTRAL_PIN_CMMCLK1                                                        0x0078
#define REG_CENTRAL_PIN_CMRST1                                                         0x007c
#define REG_CENTRAL_PIN_CMPD1                                                          0x0080
#define REG_CENTRAL_PIN_U0TXD                                                          0x0084
#define REG_CENTRAL_PIN_U0RXD                                                          0x0088
#define REG_CENTRAL_PIN_U0CTS                                                          0x008c
#define REG_CENTRAL_PIN_U0RTS                                                          0x0090
#define REG_CENTRAL_PIN_U1TXD                                                          0x0094
#define REG_CENTRAL_PIN_U1RXD                                                          0x0098
#define REG_CENTRAL_PIN_U2TXD                                                          0x009c
#define REG_CENTRAL_PIN_U2RXD                                                          0x00a0
#define REG_CENTRAL_PIN_EXTINT9                                                        0x00a4
#define REG_CENTRAL_PIN_EXTINT10                                                       0x00a8
#define REG_CENTRAL_PIN_EMMC_D2                                                        0x00ac
#define REG_CENTRAL_PIN_EMMC_D5                                                        0x00b0
#define REG_CENTRAL_PIN_EMMC_D1                                                        0x00b4
#define REG_CENTRAL_PIN_EMMC_D4                                                        0x00b8
#define REG_CENTRAL_PIN_EMMC_DUMMY                                                     0x00bc
#define REG_CENTRAL_PIN_EMMC_DS                                                        0x00c0
#define REG_CENTRAL_PIN_EMMC_CLK                                                       0x00c4
#define REG_CENTRAL_PIN_EMMC_D6                                                        0x00c8
#define REG_CENTRAL_PIN_EMMC_D3                                                        0x00cc
#define REG_CENTRAL_PIN_EMMC_D0                                                        0x00d0
#define REG_CENTRAL_PIN_EMMC_CMD                                                       0x00d4
#define REG_CENTRAL_PIN_EMMC_D7                                                        0x00d8
#define REG_CENTRAL_PIN_EMMC_RST                                                       0x00dc
#define REG_CENTRAL_PIN_NF_DATA_2                                                      0x00e0
#define REG_CENTRAL_PIN_NF_DATA_0                                                      0x00e4
#define REG_CENTRAL_PIN_NF_DATA_1                                                      0x00e8
#define REG_CENTRAL_PIN_NF_WEN                                                         0x00ec
#define REG_CENTRAL_PIN_NF_CEN0                                                        0x00f0
#define REG_CENTRAL_PIN_LCM_RSTN                                                       0x00f4
#define REG_CENTRAL_PIN_DSI_TE                                                         0x00f8
#define REG_CENTRAL_PIN_PTEST                                                          0x00fc
#define REG_CENTRAL_PIN_ANA_INT                                                        0x0100
#define REG_CENTRAL_PIN_EXT_RST_B                                                      0x0104
#define REG_CENTRAL_PIN_CHIP_SLEEP                                                     0x0108
#define REG_CENTRAL_PIN_XTL_BUF_EN0                                                    0x010c
#define REG_CENTRAL_PIN_XTL_BUF_EN1                                                    0x0110
#define REG_CENTRAL_PIN_CLK_32K                                                        0x0114
#define REG_CENTRAL_PIN_AUD_SCLK                                                       0x0118
#define REG_CENTRAL_PIN_AUD_ADD0                                                       0x011c
#define REG_CENTRAL_PIN_AUD_ADSYNC                                                     0x0120
#define REG_CENTRAL_PIN_AUD_DAD1                                                       0x0124
#define REG_CENTRAL_PIN_AUD_DAD0                                                       0x0128
#define REG_CENTRAL_PIN_AUD_DASYNC                                                     0x012c
#define REG_CENTRAL_PIN_ADI_D                                                          0x0130
#define REG_CENTRAL_PIN_ADI_SYNC                                                       0x0134
#define REG_CENTRAL_PIN_ADI_SCLK                                                       0x0138
#define REG_CENTRAL_PIN_SD0_D3                                                         0x013c
#define REG_CENTRAL_PIN_SD0_D2                                                         0x0140
#define REG_CENTRAL_PIN_SD0_CMD                                                        0x0144
#define REG_CENTRAL_PIN_SD0_D0                                                         0x0148
#define REG_CENTRAL_PIN_SD0_D1                                                         0x014c
#define REG_CENTRAL_PIN_SD0_CLK0                                                       0x0150
#define REG_CENTRAL_PIN_SD0_DUMMY                                                      0x0154
#define REG_CENTRAL_PIN_SD2_CLK                                                        0x0158
#define REG_CENTRAL_PIN_SD2_CMD                                                        0x015c
#define REG_CENTRAL_PIN_SD2_D0                                                         0x0160
#define REG_CENTRAL_PIN_SD2_D1                                                         0x0164
#define REG_CENTRAL_PIN_SD2_D2                                                         0x0168
#define REG_CENTRAL_PIN_SD2_D3                                                         0x016c
#define REG_CENTRAL_PIN_SD2_DUMMY                                                      0x0170
#define REG_CENTRAL_PIN_SIMCLK0                                                        0x0174
#define REG_CENTRAL_PIN_SIMDA0                                                         0x0178
#define REG_CENTRAL_PIN_SIMRST0                                                        0x017c
#define REG_CENTRAL_PIN_SIMCLK1                                                        0x0180
#define REG_CENTRAL_PIN_SIMDA1                                                         0x0184
#define REG_CENTRAL_PIN_SIMRST1                                                        0x0188
#define REG_CENTRAL_PIN_SIMCLK2                                                        0x018c
#define REG_CENTRAL_PIN_SIMDA2                                                         0x0190
#define REG_CENTRAL_PIN_SIMRST2                                                        0x0194
#define REG_CENTRAL_PIN_KEYOUT0                                                        0x0198
#define REG_CENTRAL_PIN_KEYOUT1                                                        0x019c
#define REG_CENTRAL_PIN_KEYOUT2                                                        0x01a0
#define REG_CENTRAL_PIN_KEYIN0                                                         0x01a4
#define REG_CENTRAL_PIN_KEYIN1                                                         0x01a8
#define REG_CENTRAL_PIN_KEYIN2                                                         0x01ac
#define REG_CENTRAL_PIN_RFFE0_SCK                                                      0x01b0
#define REG_CENTRAL_PIN_RFFE0_SDA                                                      0x01b4
#define REG_CENTRAL_PIN_RFCTL0                                                         0x01b8
#define REG_CENTRAL_PIN_RFCTL1                                                         0x01bc
#define REG_CENTRAL_PIN_RFCTL2                                                         0x01c0
#define REG_CENTRAL_PIN_RFCTL3                                                         0x01c4
#define REG_CENTRAL_PIN_RFCTL4                                                         0x01c8
#define REG_CENTRAL_PIN_RFCTL5                                                         0x01cc
#define REG_CENTRAL_PIN_RFCTL6                                                         0x01d0
#define REG_CENTRAL_PIN_RFCTL7                                                         0x01d4
#define REG_CENTRAL_PIN_RFCTL8                                                         0x01d8
#define REG_CENTRAL_PIN_RFCTL9                                                         0x01dc
#define REG_CENTRAL_PIN_RFCTL10                                                        0x01e0
#define REG_CENTRAL_PIN_RFCTL11                                                        0x01e4
#define REG_CENTRAL_PIN_RFCTL12                                                        0x01e8
#define REG_CENTRAL_PIN_RFCTL13                                                        0x01ec
#define REG_CENTRAL_PIN_RFCTL14                                                        0x01f0
#define REG_CENTRAL_PIN_RFCTL15                                                        0x01f4
#define REG_CENTRAL_PIN_RFCTL16                                                        0x01f8
#define REG_CENTRAL_PIN_RFCTL17                                                        0x01fc
#define REG_CENTRAL_PIN_RFCTL18                                                        0x0200
#define REG_CENTRAL_PIN_RFCTL19                                                        0x0204
#define REG_CENTRAL_PIN_RFSDA0                                                         0x0208
#define REG_CENTRAL_PIN_RFSCK0                                                         0x020c
#define REG_CENTRAL_PIN_RFSEN0                                                         0x0210
#define REG_CENTRAL_PIN_LVDS0_ADC_ON                                                   0x0214
#define REG_CENTRAL_PIN_LVDS0_DAC_ON                                                   0x0218
#define REG_CENTRAL_PIN_SPI2_CSN                                                       0x021c
#define REG_CENTRAL_PIN_SPI2_DO                                                        0x0220
#define REG_CENTRAL_PIN_SPI2_DI                                                        0x0224
#define REG_CENTRAL_PIN_SPI2_CLK                                                       0x0228
#define REG_CENTRAL_PIN_SPI0_CSN                                                       0x022c
#define REG_CENTRAL_PIN_SPI0_DO                                                        0x0230
#define REG_CENTRAL_PIN_SPI0_DI                                                        0x0234
#define REG_CENTRAL_PIN_SPI0_CLK                                                       0x0238
#define REG_CENTRAL_PIN_DTDO_LTE                                                       0x023c
#define REG_CENTRAL_PIN_DTDI_LTE                                                       0x0240
#define REG_CENTRAL_PIN_DTCK_LTE                                                       0x0244
#define REG_CENTRAL_PIN_DTMS_LTE                                                       0x0248
#define REG_CENTRAL_PIN_DRTCK_LTE                                                      0x024c
#define REG_CENTRAL_PIN_MTCK_ARM                                                       0x0250
#define REG_CENTRAL_PIN_MTMS_ARM                                                       0x0254
#define REG_CENTRAL_PIN_MEMS_MIC_CLK0                                                  0x0258
#define REG_CENTRAL_PIN_MEMS_MIC_DATA0                                                 0x025c
#define REG_CENTRAL_PIN_MEMS_MIC_CLK1                                                  0x0260
#define REG_CENTRAL_PIN_MEMS_MIC_DATA1                                                 0x0264

#endif
