

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Sat Oct 26 16:32:48 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        cordiccart2pol
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |                   Modules                  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |           |          |     |
    |                   & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ cordiccart2pol                            |     -|  0.06|       55|  550.000|         -|       56|     -|        no|     -|  7 (3%)|  711 (~0%)|  924 (1%)|    -|
    | + cordiccart2pol_Pipeline_VITIS_LOOP_36_1  |     -|  0.06|       51|  510.000|         -|       51|     -|        no|     -|  4 (1%)|  441 (~0%)|  567 (1%)|    -|
    |  o VITIS_LOOP_36_1                         |    II|  7.30|       49|  490.000|         5|        3|    16|       yes|     -|       -|          -|         -|    -|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_vld  | 16       |
| theta     | ap_vld  | 16       |
| x         | ap_none | 16       |
| y         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| x        | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>  |
| y        | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>  |
| r        | out       | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + cordiccart2pol                           | 7   |        |              |     |        |         |
|   cart_y_V_fu_123_p2                       | -   |        | cart_y_V     | sub | fabric | 0       |
|   cart_x_V_fu_129_p2                       | -   |        | cart_x_V     | sub | fabric | 0       |
|   mul_29s_31ns_59_2_1_U12                  | 3   |        | mul_ln1303   | mul | auto   | 1       |
|   sub_ln1303_fu_249_p2                     | -   |        | sub_ln1303   | sub | fabric | 0       |
|   sub_ln1303_1_fu_270_p2                   | -   |        | sub_ln1303_1 | sub | fabric | 0       |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_36_1 | 4   |        |              |     |        |         |
|    add_ln36_fu_179_p2                      | -   |        | add_ln36     | add | fabric | 0       |
|    sub_ln1273_fu_220_p2                    | -   |        | sub_ln1273   | sub | fabric | 0       |
|    mul_30s_14ns_42_2_1_U1                  | 2   |        | mul_ln1270   | mul | auto   | 1       |
|    sub_ln1273_1_fu_242_p2                  | -   |        | sub_ln1273_1 | sub | fabric | 0       |
|    mul_29s_14ns_42_2_1_U2                  | 2   |        | mul_ln1270_1 | mul | auto   | 1       |
|    cart_x_V_fu_362_p2                      | -   |        | cart_x_V     | sub | fabric | 0       |
|    cart_y_V_fu_366_p2                      | -   |        | cart_y_V     | add | fabric | 0       |
|    sub_ln1273_2_fu_291_p2                  | -   |        | sub_ln1273_2 | sub | fabric | 0       |
|    r_V_7_fu_304_p2                         | -   |        | r_V_7        | sub | fabric | 0       |
|    ret_V_fu_322_p2                         | -   |        | ret_V        | add | fabric | 0       |
+--------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------+------+------+--------+-----------+---------+------+---------+
| Name                                       | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+--------------------------------------------+------+------+--------+-----------+---------+------+---------+
| + cordiccart2pol                           | 0    | 0    |        |           |         |      |         |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_36_1 | 0    | 0    |        |           |         |      |         |
|    Kvalues_V_U                             | -    | -    |        | Kvalues_V | rom_1p  | auto | 1       |
|    angles_V_U                              | -    | -    |        | angles_V  | rom_1p  | auto | 1       |
+--------------------------------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

