==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.96 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.1 seconds; current allocated memory: 239.929 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 240.112 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 241.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.21 seconds; current allocated memory: 243.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.106 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.788 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:40) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 264.552 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 259.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.91 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.89 seconds; current allocated memory: 224.027 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.200 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:29:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.732 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:28:9)
INFO: [HLS 214-248] block partitioned array 'sr' on dimension 1 with 16 (sobel.cpp:26:38)
INFO: [HLS 214-248] block partitioned array 'dst' on dimension 1 with 16 (sobel.cpp:27:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.21 seconds; current allocated memory: 227.923 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.924 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 230.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 228.906 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_52_2' (sobel.cpp:49) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_3' (sobel.cpp:49) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' (sobel.cpp:49) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:49) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:42) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:42) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 250.402 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (sobel.cpp:49:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:61:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:63:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:64:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 245.939 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('src_14_load', sobel.cpp:55) on array 'src_14' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 248.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 251.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_4' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.85 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.18 seconds; current allocated memory: 227.299 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.299 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.982 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:40) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.747 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 242.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:28:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.84 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.284 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.835 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.967 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (sobel.cpp:48) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_3' (sobel.cpp:48) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (sobel.cpp:48) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:48) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:41) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:41) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:41) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 248.733 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (sobel.cpp:48:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:62:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:63:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.912 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 242.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 243.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.298 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.299 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.985 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 248.935 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:61:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:63:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:64:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 242.283 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 243.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.92 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.969 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 248.915 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[2]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.81 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: sobel.cpp:49:24
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sobel.cpp:51:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sobel.cpp
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:59:44)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:59:42)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:60:44)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:60:42)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:62:41)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:63:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.79 seconds; current allocated memory: 227.075 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.075 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 227.787 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (sobel.cpp:53) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_51_2' (sobel.cpp:53)  to a process function for dataflow in function 'sobel'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_49_1 (sobel.cpp:47)  of function 'sobel'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_49_1' (sobel.cpp:47:15), detected/extracted 1 process function(s): 
	 'VITIS_LOOP_51_2_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 248.771 MB.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[2]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[2]' (sobel.cpp:44).
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:62:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:63:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_51_2' (sobel.cpp:53) in function 'VITIS_LOOP_51_2_proc'.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_49_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 261.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_51_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 262.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 263.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 263.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 263.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_51_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_51_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 264.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 268.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.87 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.85 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.78 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.284 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.970 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 248.916 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[2]' (sobel.cpp:35).
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:64:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:64:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:66:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:66:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:66:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.7 seconds; current allocated memory: 227.134 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.135 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.610 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.720 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.457 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.607 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 242.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 243.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 244.457 MB.
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 254.776 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.91 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.34 seconds; current allocated memory: 254.940 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.026 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:57:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:57:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_4' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:67:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:67:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:67:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:67:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.78 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.570 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.299 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:62:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:63:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.452 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:53) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'select' operation ('sumy_a', sobel.cpp:86) [157]  (0.303 ns)
	'add' operation ('add_ln87', sobel.cpp:87) [159]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:87) [161]  (0.303 ns)
	'store' operation ('dst_addr_write_ln89', sobel.cpp:89) of variable 'zext_ln30', sobel.cpp:30 on array 'dst' [164]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 242.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 243.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.87 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (sobel.cpp:73:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.89 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.572 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:52) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.200 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (sobel.cpp:55:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:67:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:68:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:71:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.591 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:61) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:98) to 'crop' [136]  (0.303 ns)
	'add' operation ('add_ln98', sobel.cpp:98) [138]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:98) [140]  (0.303 ns)
	'store' operation ('dst_addr_write_ln100', sobel.cpp:100) of variable 'zext_ln38', sobel.cpp:38 on array 'dst' [143]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 251.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 252.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 252.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.77 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.79 seconds; current allocated memory: 224.026 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (sobel.cpp:73:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.75 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.572 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:52) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.201 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (sobel.cpp:55:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:67:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:68:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:71:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 250.591 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 252.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.76 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.026 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (sobel.cpp:73:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.82 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.572 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:52) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.201 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (sobel.cpp:55:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:67:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:68:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:71:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 250.591 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:61) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:98) to 'crop' [136]  (0.303 ns)
	'add' operation ('add_ln98', sobel.cpp:98) [138]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:98) [140]  (0.303 ns)
	'store' operation ('dst_addr_write_ln100', sobel.cpp:100) of variable 'zext_ln38', sobel.cpp:38 on array 'dst' [143]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 251.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 252.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_3' (sobel.cpp:66:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (sobel.cpp:74:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:74:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_5' (sobel.cpp:76:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_5' (sobel.cpp:76:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_5' (sobel.cpp:76:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:76:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.437 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.566 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:53) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.185 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (sobel.cpp:56:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:68:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:69:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:72:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:62) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:97) to 'crop' [136]  (0.303 ns)
	'add' operation ('temp_a', sobel.cpp:98) [138]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:99) [140]  (0.303 ns)
	'store' operation ('dst_addr_write_ln101', sobel.cpp:101) of variable 'zext_ln39', sobel.cpp:39 on array 'dst' [143]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 251.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 252.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.026 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:41:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:39:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:39:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.28 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:40:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_3' (sobel.cpp:72:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_4' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (sobel.cpp:82:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (sobel.cpp:82:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (sobel.cpp:82:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:82:19)
INFO: [HLS 214-178] Inlining function 'adder(short, short)' into 'sobel(short*, short*, int, int)' (sobel.cpp:40:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.040 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.041 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.474 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.603 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:59) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.208 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (sobel.cpp:62:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:74:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:75:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:77:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:78:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.614 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 251.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 252.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 252.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.86 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.26 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.84 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.593 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 248.226 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.73 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.77 seconds; current allocated memory: 224.026 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.99 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.594 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.227 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.780 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:76) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.78 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.8 seconds; current allocated memory: 224.026 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.75 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.454 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.597 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.748 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.86 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.86 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.26 seconds; current allocated memory: 225.731 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (sobel.cpp:81:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_4' (sobel.cpp:89:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-248] block reshaped array 'sr' on dimension 1 with 720 (sobel.cpp:49:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.09 seconds; current allocated memory: 227.089 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 229.080 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.129 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:68) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.726 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (sobel.cpp:71:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:83:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:84:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:87:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 270.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('src_load', sobel.cpp:77) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (sobel.cpp:81:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_4' (sobel.cpp:89:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-248] cyclic reshaped array 'sr' on dimension 1 with 3 (sobel.cpp:49:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.99 seconds; current allocated memory: 227.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.106 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.608 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.707 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:68) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.400 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (sobel.cpp:71:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:83:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:84:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:87:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.065 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (sobel.cpp:81:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_4' (sobel.cpp:89:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-248] cyclic reshaped array 'dst' on dimension 1 with 2 (sobel.cpp:49:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.98 seconds; current allocated memory: 227.158 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.159 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.677 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.768 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:68) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.462 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (sobel.cpp:71:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:83:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:84:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:87:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
WARNING: [HLS 200-880] The II Violation in module 'sobel' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('dst_addr_write_ln120', sobel.cpp:120) of variable 'or_ln120_1', sobel.cpp:120 on array 'dst' and 'load' operation ('dst_load', sobel.cpp:120) on array 'dst'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.86 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.85 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.9 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.454 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.597 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.747 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.91 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.89 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.83 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.593 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.7 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.74 seconds; current allocated memory: 224.025 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.593 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.78 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.9 seconds; current allocated memory: 240.053 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 240.226 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 241.772 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_75_1' (sobel.cpp:75:19) in function 'sobel' partially with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_3' (sobel.cpp:84:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:84:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_4' (sobel.cpp:92:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:92:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_3' (sobel.cpp:84:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:84:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_4' (sobel.cpp:92:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:92:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-248] block partitioned array 'sr' on dimension 1 with 2 (sobel.cpp:48:38)
INFO: [HLS 214-248] block partitioned array 'dst' on dimension 1 with 2 (sobel.cpp:50:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.88 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.23 seconds; current allocated memory: 243.475 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.476 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.189 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.220 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sobel.cpp:73:15) to (sobel.cpp:103:19) in function 'sobel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sobel.cpp:73:15) to (sobel.cpp:103:19) in function 'sobel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 265.191 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (sobel.cpp:73:6) in function 'sobel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:86:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:87:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:89:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:90:41)
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_75_1' (sobel.cpp:73) in function 'sobel': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 287.475 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.968 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.8 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.94 seconds; current allocated memory: 240.038 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 240.212 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.39 seconds; current allocated memory: 241.759 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.62 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.96 seconds; current allocated memory: 243.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.021 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.591 MB.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 264.225 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 286.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 286.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
