<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_4ab93a8e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_4ab93a8e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_4ab93a8e')">rsnoc_z_H_R_G_G2_U_U_4ab93a8e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.19</td>
<td class="s7 cl rt"><a href="mod974.html#Line" > 76.60</a></td>
<td class="s0 cl rt"><a href="mod974.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod974.html#Toggle" >  1.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod974.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod974.html#inst_tag_69569"  onclick="showContent('inst_tag_69569')">config_ss_tb.DUT.flexnoc.flexnoc.service_socket_main.GenericToTransport</a></td>
<td class="s3 cl rt"> 36.19</td>
<td class="s7 cl rt"><a href="mod974.html#Line" > 76.60</a></td>
<td class="s0 cl rt"><a href="mod974.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod974.html#Toggle" >  1.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod974.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_4ab93a8e'>
<hr>
<a name="inst_tag_69569"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_69569" >config_ss_tb.DUT.flexnoc.flexnoc.service_socket_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.19</td>
<td class="s7 cl rt"><a href="mod974.html#Line" > 76.60</a></td>
<td class="s0 cl rt"><a href="mod974.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod974.html#Toggle" >  1.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod974.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.81</td>
<td class="s6 cl rt"> 66.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1026.html#inst_tag_73434" >service_socket_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod305.html#inst_tag_17421" id="tag_urg_inst_17421">Ia</a></td>
<td class="s4 cl rt"> 46.88</td>
<td class="s5 cl rt"> 51.25</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s0 cl rt">  9.26</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.66</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2366.html#inst_tag_206220" id="tag_urg_inst_206220">Id</a></td>
<td class="s4 cl rt"> 46.31</td>
<td class="s7 cl rt"> 72.97</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.73</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.52</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod704.html#inst_tag_37947" id="tag_urg_inst_37947">Igc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1306.html#inst_tag_80515" id="tag_urg_inst_80515">Ip1</a></td>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3006.html#inst_tag_262904" id="tag_urg_inst_262904">Ip2</a></td>
<td class="s0 cl rt">  4.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod732.html#inst_tag_39121" id="tag_urg_inst_39121">Ip3</a></td>
<td class="s0 cl rt">  4.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2717.html#inst_tag_236607" id="tag_urg_inst_236607">Ir</a></td>
<td class="s3 cl rt"> 39.27</td>
<td class="s6 cl rt"> 65.31</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_30973" id="tag_urg_inst_30973">Irspfp</a></td>
<td class="s0 cl rt">  2.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1309.html#inst_tag_80525" id="tag_urg_inst_80525">Is</a></td>
<td class="s4 cl rt"> 43.87</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.56</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod86.html#inst_tag_2501" id="tag_urg_inst_2501">Ist</a></td>
<td class="s4 cl rt"> 47.06</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.23</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70062" id="tag_urg_inst_70062">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70063" id="tag_urg_inst_70063">ud373</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70064" id="tag_urg_inst_70064">ud389</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70061" id="tag_urg_inst_70061">ud414</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70060" id="tag_urg_inst_70060">ud421</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70055" id="tag_urg_inst_70055">ud526</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_4.html#inst_tag_238141" id="tag_urg_inst_238141">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod182_1.html#inst_tag_13071" id="tag_urg_inst_13071">ursrserdx01g</a></td>
<td class="s7 cl rt"> 70.71</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2168.html#inst_tag_184020" id="tag_urg_inst_184020">uu760145e4e5</a></td>
<td class="s0 cl rt">  1.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_4ab93a8e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod974.html" >rsnoc_z_H_R_G_G2_U_U_4ab93a8e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>47</td><td>36</td><td>76.60</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253416</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253423</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253596</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253711</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253717</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>253722</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253731</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>253736</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>253744</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>253748</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>253752</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253811</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>253818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>253832</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>253846</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>253860</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>253874</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
253415                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253416     1/1          		if ( ! Sys_Clk_RstN )
253417     1/1          			u_dbb5 &lt;= #1.0 ( 1'b0 );
253418     1/1          		else if ( CxtEn_Load )
253419     <font color = "red">0/1     ==>  			u_dbb5 &lt;= #1.0 ( CxtReq_OrdPtr );</font>
                        MISSING_ELSE
253420                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud373( .O( u_6796 ) );
253421                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud389( .O( u_dceb ) );
253422                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253423     1/1          		if ( ! Sys_Clk_RstN )
253424     1/1          			u_e44a &lt;= #1.0 ( 7'b1111111 );
253425     1/1          		else if ( u_27c7 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_dceb ) )
253426     <font color = "red">0/1     ==>  			u_e44a &lt;= #1.0 ( u_27c7 ? Cxt_0 [6:0] + 7'b0000001 : Cxt_0 [6:0] - 7'b0000001 );</font>
                        MISSING_ELSE
253427                  	rsnoc_z_H_R_G_G2_A_U_a6555e2b Ia(
253428                  		.CmdRx_BurstAEndSubWord( Cmd2P_BurstAEndSubWord )
253429                  	,	.CmdRx_MatchId( Cmd2P_MatchId )
253430                  	,	.CmdRx_Split( Cmd2P_Split )
253431                  	,	.CmdRx_SubWord( Cmd2P_SubWord )
253432                  	,	.CmdRx_Vld( Cmd2P_Vld )
253433                  	,	.CmdTx_ApertureId( Cmd3_ApertureId )
253434                  	,	.CmdTx_MatchId( Cmd3_MatchId )
253435                  	,	.CmdTx_Split( Cmd3_Split )
253436                  	,	.CmdTx_Vld( Cmd3_Vld )
253437                  	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
253438                  	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
253439                  	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
253440                  	,	.Cxt_Used( CxtReq_Used )
253441                  	,	.Cxt_Write( CxtReq_Write )
253442                  	,	.CxtEmpty( u_2393 == 7'b1111111 )
253443                  	,	.CxtOpen( CxtOpen )
253444                  	,	.DbgStall( Dbg_Stall )
253445                  	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
253446                  	,	.GenRx_Req_Be( Gen3P_Req_Be )
253447                  	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
253448                  	,	.GenRx_Req_Data( Gen3P_Req_Data )
253449                  	,	.GenRx_Req_Last( Gen3P_Req_Last )
253450                  	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
253451                  	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
253452                  	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
253453                  	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
253454                  	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
253455                  	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
253456                  	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
253457                  	,	.GenTx_Req_Addr( Gen4_Req_Addr )
253458                  	,	.GenTx_Req_Be( Gen4_Req_Be )
253459                  	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
253460                  	,	.GenTx_Req_Data( Gen4_Req_Data )
253461                  	,	.GenTx_Req_Last( Gen4_Req_Last )
253462                  	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
253463                  	,	.GenTx_Req_Lock( Gen4_Req_Lock )
253464                  	,	.GenTx_Req_Opc( Gen4_Req_Opc )
253465                  	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
253466                  	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
253467                  	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
253468                  	,	.GenTx_Req_Vld( Gen4_Req_Vld )
253469                  	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
253470                  	,	.IdInfo_Id( IdInfo_0_Id )
253471                  	,	.Rsp_ErrCode( Rsp_ErrCode )
253472                  	,	.Rsp_GenLast( Rsp_GenLast )
253473                  	,	.Rsp_GenNext( Rsp_GenNext )
253474                  	,	.Rsp_HeadVld( Rsp_HeadVld )
253475                  	,	.Rsp_IsErr( Rsp_IsErr )
253476                  	,	.Rsp_IsWr( Rsp_IsWr )
253477                  	,	.Rsp_LastFrag( Rsp_LastFrag )
253478                  	,	.Rsp_Opc( Rsp_Opc )
253479                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
253480                  	,	.Rsp_PktLast( Rsp_PktLast )
253481                  	,	.Rsp_PktNext( Rsp_PktNext )
253482                  	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
253483                  	,	.Shortage( Shortage_Allocate )
253484                  	,	.Stall_Ordering_Id( Stall_Ordering_Id )
253485                  	,	.Stall_Ordering_On( Stall_Ordering_On )
253486                  	,	.Sys_Clk( Sys_Clk )
253487                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
253488                  	,	.Sys_Clk_En( Sys_Clk_En )
253489                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
253490                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
253491                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
253492                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
253493                  	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
253494                  	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
253495                  	);
253496                  	rsnoc_z_H_R_G_G2_P_U_86e7a483_A000101005101 Ip2(
253497                  		.CmdBwd_BurstAEndSubWord( Cmd2PBwd_BurstAEndSubWord )
253498                  	,	.CmdBwd_MatchId( Cmd2PBwd_MatchId )
253499                  	,	.CmdBwd_Split( Cmd2PBwd_Split )
253500                  	,	.CmdBwd_SubWord( Cmd2PBwd_SubWord )
253501                  	,	.CmdBwd_Vld( Cmd2PBwd_Vld )
253502                  	,	.CmdRx_BurstAEndSubWord( Cmd2_BurstAEndSubWord )
253503                  	,	.CmdRx_MatchId( Cmd2_MatchId )
253504                  	,	.CmdRx_Split( Cmd2_Split )
253505                  	,	.CmdRx_SubWord( Cmd2_SubWord )
253506                  	,	.CmdRx_Vld( Cmd2_Vld )
253507                  	,	.CmdTx_BurstAEndSubWord( Cmd2P_BurstAEndSubWord )
253508                  	,	.CmdTx_MatchId( Cmd2P_MatchId )
253509                  	,	.CmdTx_Split( Cmd2P_Split )
253510                  	,	.CmdTx_SubWord( Cmd2P_SubWord )
253511                  	,	.CmdTx_Vld( Cmd2P_Vld )
253512                  	,	.CoutBwdVld( Cmd2PBwdVld )
253513                  	,	.Empty( Sys_Pwr_Idle )
253514                  	,	.Rx_Req_Addr( Gen3_Req_Addr )
253515                  	,	.Rx_Req_Be( Gen3_Req_Be )
253516                  	,	.Rx_Req_BurstType( Gen3_Req_BurstType )
253517                  	,	.Rx_Req_Data( Gen3_Req_Data )
253518                  	,	.Rx_Req_Last( Gen3_Req_Last )
253519                  	,	.Rx_Req_Len1( Gen3_Req_Len1 )
253520                  	,	.Rx_Req_Lock( Gen3_Req_Lock )
253521                  	,	.Rx_Req_Opc( Gen3_Req_Opc )
253522                  	,	.Rx_Req_Rdy( Gen3_Req_Rdy )
253523                  	,	.Rx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
253524                  	,	.Rx_Req_SeqUnique( Gen3_Req_SeqUnique )
253525                  	,	.Rx_Req_Vld( Gen3_Req_Vld )
253526                  	,	.Sys_Clk( Sys_Clk )
253527                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
253528                  	,	.Sys_Clk_En( Sys_Clk_En )
253529                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
253530                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
253531                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
253532                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
253533                  	,	.Sys_Pwr_Idle( Pwr_Pipe2_Idle )
253534                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe2_WakeUp )
253535                  	,	.Tx_Req_Addr( Gen3P_Req_Addr )
253536                  	,	.Tx_Req_Be( Gen3P_Req_Be )
253537                  	,	.Tx_Req_BurstType( Gen3P_Req_BurstType )
253538                  	,	.Tx_Req_Data( Gen3P_Req_Data )
253539                  	,	.Tx_Req_Last( Gen3P_Req_Last )
253540                  	,	.Tx_Req_Len1( Gen3P_Req_Len1 )
253541                  	,	.Tx_Req_Lock( Gen3P_Req_Lock )
253542                  	,	.Tx_Req_Opc( Gen3P_Req_Opc )
253543                  	,	.Tx_Req_Rdy( Gen3P_Req_Rdy )
253544                  	,	.Tx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
253545                  	,	.Tx_Req_SeqUnique( Gen3P_Req_SeqUnique )
253546                  	,	.Tx_Req_Vld( Gen3P_Req_Vld )
253547                  	);
253548                  	assign Sys_Pwr_Idle = Pwr_Pipe1_Idle &amp; Pwr_Pipe2_Idle &amp; Pwr_Pipe3_Idle &amp; Pwr_Response_Idle &amp; Pwr_Stage1_Idle &amp; Pwr_Stage2_Idle &amp; Pwr_Stage3_Idle;
253549                  	rsnoc_z_H_R_G_G2_P_U_4ea69220_A0000005011 Ip1(
253550                  		.CmdBwd_MatchId( )
253551                  	,	.CmdBwd_Split( )
253552                  	,	.CmdBwd_Vld( )
253553                  	,	.CmdRx_MatchId( Cmd1_MatchId )
253554                  	,	.CmdRx_Split( Cmd1_Split )
253555                  	,	.CmdRx_Vld( Cmd1_Vld )
253556                  	,	.CmdTx_MatchId( Cmd1P_MatchId )
253557                  	,	.CmdTx_Split( Cmd1P_Split )
253558                  	,	.CmdTx_Vld( Cmd1P_Vld )
253559                  	,	.CoutBwdVld( )
253560                  	,	.Empty( Sys_Pwr_Idle )
253561                  	,	.Rx_Req_Addr( Gen2_Req_Addr )
253562                  	,	.Rx_Req_Be( Gen2_Req_Be )
253563                  	,	.Rx_Req_BurstType( Gen2_Req_BurstType )
253564                  	,	.Rx_Req_Data( Gen2_Req_Data )
253565                  	,	.Rx_Req_Last( Gen2_Req_Last )
253566                  	,	.Rx_Req_Len1( Gen2_Req_Len1 )
253567                  	,	.Rx_Req_Lock( Gen2_Req_Lock )
253568                  	,	.Rx_Req_Opc( Gen2_Req_Opc )
253569                  	,	.Rx_Req_Rdy( Gen2_Req_Rdy )
253570                  	,	.Rx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
253571                  	,	.Rx_Req_SeqUnique( Gen2_Req_SeqUnique )
253572                  	,	.Rx_Req_Vld( Gen2_Req_Vld )
253573                  	,	.Sys_Clk( Sys_Clk )
253574                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
253575                  	,	.Sys_Clk_En( Sys_Clk_En )
253576                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
253577                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
253578                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
253579                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
253580                  	,	.Sys_Pwr_Idle( Pwr_Pipe1_Idle )
253581                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe1_WakeUp )
253582                  	,	.Tx_Req_Addr( Gen2P_Req_Addr )
253583                  	,	.Tx_Req_Be( Gen2P_Req_Be )
253584                  	,	.Tx_Req_BurstType( Gen2P_Req_BurstType )
253585                  	,	.Tx_Req_Data( Gen2P_Req_Data )
253586                  	,	.Tx_Req_Last( Gen2P_Req_Last )
253587                  	,	.Tx_Req_Len1( Gen2P_Req_Len1 )
253588                  	,	.Tx_Req_Lock( Gen2P_Req_Lock )
253589                  	,	.Tx_Req_Opc( Gen2P_Req_Opc )
253590                  	,	.Tx_Req_Rdy( Gen2P_Req_Rdy )
253591                  	,	.Tx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
253592                  	,	.Tx_Req_SeqUnique( Gen2P_Req_SeqUnique )
253593                  	,	.Tx_Req_Vld( Gen2P_Req_Vld )
253594                  	);
253595                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253596     1/1          		if ( ! Sys_Clk_RstN )
253597     1/1          			u_921 &lt;= #1.0 ( 1'b1 );
253598     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
253599     <font color = "red">0/1     ==>  			u_921 &lt;= #1.0 ( Gen0_Req_Last );</font>
                        MISSING_ELSE
253600                  	rsnoc_z_H_R_G_G2_D_U_a6555e2b Id(
253601                  		.CmdRx_Vld( Cmd0_Vld )
253602                  	,	.CmdTx_MatchId( Cmd1_MatchId )
253603                  	,	.CmdTx_Split( Cmd1_Split )
253604                  	,	.CmdTx_Vld( Cmd1_Vld )
253605                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
253606                  	,	.GenRx_Req_Be( Gen0_Req_Be )
253607                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
253608                  	,	.GenRx_Req_Data( Gen0_Req_Data )
253609                  	,	.GenRx_Req_Last( Gen0_Req_Last )
253610                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
253611                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
253612                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
253613                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
253614                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
253615                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
253616                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
253617                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
253618                  	,	.GenTx_Req_Be( Gen2_Req_Be )
253619                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
253620                  	,	.GenTx_Req_Data( Gen2_Req_Data )
253621                  	,	.GenTx_Req_Last( Gen2_Req_Last )
253622                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
253623                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
253624                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
253625                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
253626                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
253627                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
253628                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
253629                  	,	.Sys_Clk( Sys_Clk )
253630                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
253631                  	,	.Sys_Clk_En( Sys_Clk_En )
253632                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
253633                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
253634                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
253635                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
253636                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
253637                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
253638                  	,	.Translation_Found( Translation_0_Found )
253639                  	,	.Translation_Key( Translation_0_Key )
253640                  	,	.Translation_MatchId( Translation_0_MatchId )
253641                  	);
253642                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
253643                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
253644                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
253645                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
253646                  	rsnoc_z_H_R_G_U_Q_U_760145e4e5 uu760145e4e5(
253647                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
253648                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
253649                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
253650                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
253651                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
253652                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
253653                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
253654                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
253655                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
253656                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
253657                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
253658                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
253659                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
253660                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
253661                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
253662                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
253663                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
253664                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
253665                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
253666                  	,	.GenPrt_Req_Be( Gen_Req_Be )
253667                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
253668                  	,	.GenPrt_Req_Data( Gen_Req_Data )
253669                  	,	.GenPrt_Req_Last( Gen_Req_Last )
253670                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
253671                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
253672                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
253673                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
253674                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
253675                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
253676                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
253677                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
253678                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
253679                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
253680                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
253681                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
253682                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
253683                  	,	.Sys_Clk( Sys_Clk )
253684                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
253685                  	,	.Sys_Clk_En( Sys_Clk_En )
253686                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
253687                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
253688                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
253689                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
253690                  	,	.Sys_Pwr_Idle( u_Idle )
253691                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
253692                  	);
253693                  	assign ReqPending = u_8993 &amp; Gen0_Req_Vld;
253694                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
253695                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
253696                  	assign Gen0RspOpc = Gen1RspOpc;
253697                  	assign GenLclRspOpc = Gen0RspOpc;
253698                  	assign RspOpc1F = GenLclRspOpc;
253699                  	assign RdPendCntDec =
253700                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( RspOpc1F == 3'b000 | RspOpc1F == 3'b001 | RspOpc1F == 3'b010 );
253701                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
253702                  	assign u_76e9 = RdPendCnt + 1'b1;
253703                  	assign u_2ee2 = RdPendCnt - 1'b1;
253704                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
253705                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
253706                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( RspOpc1F == 3'b100 | RspOpc1F == 3'b101 );
253707                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
253708                  	assign u_9fa6 = WrPendCnt + 1'b1;
253709                  	assign u_9a19 = WrPendCnt - 1'b1;
253710                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253711     1/1          		if ( ! Sys_Clk_RstN )
253712     1/1          			u_8993 &lt;= #1.0 ( 1'b1 );
253713     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
253714     <font color = "red">0/1     ==>  			u_8993 &lt;= #1.0 ( Gen0_Req_Last );</font>
                        MISSING_ELSE
253715                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
253716                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253717     1/1          		if ( ! Sys_Clk_RstN )
253718     1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
253719     1/1          		else if ( RdPendCntEn )
253720     <font color = "red">0/1     ==>  			RdPendCnt &lt;= #1.0 ( RdPendCntNext );</font>
                        MISSING_ELSE
253721                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
253722     1/1          		case ( uRdPendCntNext_caseSel )
253723     <font color = "red">0/1     ==>  			2'b01   : RdPendCntNext = u_76e9 ;</font>
253724     <font color = "red">0/1     ==>  			2'b10   : RdPendCntNext = u_2ee2 ;</font>
253725     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
253726     1/1          			default : RdPendCntNext = 1'b0 ;
253727                  		endcase
253728                  	end
253729                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
253730                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253731     1/1          		if ( ! Sys_Clk_RstN )
253732     1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
253733     1/1          		else if ( WrPendCntEn )
253734     <font color = "red">0/1     ==>  			WrPendCnt &lt;= #1.0 ( WrPendCntNext );</font>
                        MISSING_ELSE
253735                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9a19 or u_9fa6 ) begin
253736     1/1          		case ( uWrPendCntNext_caseSel )
253737     <font color = "red">0/1     ==>  			2'b01   : WrPendCntNext = u_9fa6 ;</font>
253738     <font color = "red">0/1     ==>  			2'b10   : WrPendCntNext = u_9a19 ;</font>
253739     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
253740     1/1          			default : WrPendCntNext = 1'b0 ;
253741                  		endcase
253742                  	end
253743                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253744     1/1          		if ( ! Sys_Clk_RstN )
253745     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
253746     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
253747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253748     1/1          		if ( ! Sys_Clk_RstN )
253749     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
253750     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
253751                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253752     1/1          		if ( ! Sys_Clk_RstN )
253753     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
253754     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
253755                  	assign RxEcc_Rdy = Rx1_Rdy;
253756                  	assign Rx_Rdy = RxEcc_Rdy;
253757                  	assign WakeUp_Gen = Gen_Req_Vld;
253758                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
253759                  	assign Tx2Data = Tx1_Data [36:0];
253760                  	assign TxEcc_Data =
253761                  		{	{ Tx1_Data [76] , Tx1_Data [75:65] , Tx1_Data [64:61] , Tx1_Data [60:59] , Tx1_Data [58:57] , Tx1_Data [56:37] }
253762                  		,
253763                  		Tx2Data
253764                  		};
253765                  	assign Tx_Data = { TxEcc_Data [76:37] , TxEcc_Data [36:0] };
253766                  	assign TxEcc_Head = Tx1_Head;
253767                  	assign Tx_Head = TxEcc_Head;
253768                  	assign TxEcc_Tail = Tx1_Tail;
253769                  	assign Tx_Tail = TxEcc_Tail;
253770                  	assign TxEcc_Vld = Tx1_Vld;
253771                  	assign Tx_Vld = TxEcc_Vld;
253772                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
253773                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
253774                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
253775                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
253776                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
253777                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
253778                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
253779                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
253780                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
253781                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [60:59];
253782                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [56:37];
253783                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [76];
253784                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [58:57];
253785                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [64:61];
253786                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [75:65];
253787                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
253788                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
253789                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
253790                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
253791                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
253792                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
253793                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
253794                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
253795                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
253796                  	assign Dbg_Tx_Hdr_Status = Tx_Data [60:59];
253797                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [56:37];
253798                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [76];
253799                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [58:57];
253800                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [64:61];
253801                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [75:65];
253802                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
253803                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
253804                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
253805                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
253806                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
253807                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
253808                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
253809                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
253810                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
253811     1/1          			if ( ! Sys_Clk_RstN )
253812     1/1          				GenReqHead &lt;= #1.0 ( 1'b1 );
253813     1/1          			else if ( GenReqXfer )
253814     <font color = "red">0/1     ==>  				GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );</font>
                        MISSING_ELSE
253815                  	// synopsys translate_off
253816                  	// synthesis translate_off
253817                  	always @( posedge Sys_Clk )
253818     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
253819     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
253820     <font color = "grey">unreachable  </font>				dontStop = 0;
253821     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
253822     <font color = "grey">unreachable  </font>				if (!dontStop) begin
253823     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
253824     <font color = "grey">unreachable  </font>					$stop;
253825                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
253826                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
253827                  	// synthesis translate_on
253828                  	// synopsys translate_on
253829                  	// synopsys translate_off
253830                  	// synthesis translate_off
253831                  	always @( posedge Sys_Clk )
253832     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
253833     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
253834     <font color = "grey">unreachable  </font>				dontStop = 0;
253835     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
253836     <font color = "grey">unreachable  </font>				if (!dontStop) begin
253837     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
253838     <font color = "grey">unreachable  </font>					$stop;
253839                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
253840                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
253841                  	// synthesis translate_on
253842                  	// synopsys translate_on
253843                  	// synopsys translate_off
253844                  	// synthesis translate_off
253845                  	always @( posedge Sys_Clk )
253846     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
253847     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
253848     <font color = "grey">unreachable  </font>				dontStop = 0;
253849     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
253850     <font color = "grey">unreachable  </font>				if (!dontStop) begin
253851     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
253852     <font color = "grey">unreachable  </font>					$stop;
253853                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
253854                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
253855                  	// synthesis translate_on
253856                  	// synopsys translate_on
253857                  	// synopsys translate_off
253858                  	// synthesis translate_off
253859                  	always @( posedge Sys_Clk )
253860     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
253861     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
253862     <font color = "grey">unreachable  </font>				dontStop = 0;
253863     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
253864     <font color = "grey">unreachable  </font>				if (!dontStop) begin
253865     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
253866     <font color = "grey">unreachable  </font>					$stop;
253867                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
253868                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
253869                  	// synthesis translate_on
253870                  	// synopsys translate_on
253871                  	// synopsys translate_off
253872                  	// synthesis translate_off
253873                  	always @( posedge Sys_Clk )
253874     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
253875     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
253876     <font color = "grey">unreachable  </font>				dontStop = 0;
253877     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
253878     <font color = "grey">unreachable  </font>				if (!dontStop) begin
253879     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
253880     <font color = "grey">unreachable  </font>					$stop;
253881                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
253882                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod974.html" >rsnoc_z_H_R_G_G2_U_U_4ab93a8e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       253426
 EXPRESSION (u_27c7 ? ((Cxt_0[6:0] + 7'b1)) : ((Cxt_0[6:0] - 7'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod974.html" >rsnoc_z_H_R_G_G2_U_U_4ab93a8e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">806</td>
<td class="rt">12</td>
<td class="rt">1.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">403</td>
<td class="rt">8</td>
<td class="rt">1.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">403</td>
<td class="rt">4</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">806</td>
<td class="rt">12</td>
<td class="rt">1.49  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">403</td>
<td class="rt">8</td>
<td class="rt">1.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">403</td>
<td class="rt">4</td>
<td class="rt">0.99  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[76:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[56:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod974.html" >rsnoc_z_H_R_G_G2_U_U_4ab93a8e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">24</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">253416</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">253423</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">253596</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">253711</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">253717</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">253722</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">253731</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">253736</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">253744</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">253748</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">253752</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">253811</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253416     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253417     			u_dbb5 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
253418     		else if ( CxtEn_Load )
           		     <font color = "red">-2-</font>  
253419     			u_dbb5 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253423     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253424     			u_e44a <= #1.0 ( 7'b1111111 );
           <font color = "green">			==></font>
253425     		else if ( u_27c7 ^ ( Rsp_PktLast & Rsp_PktNext & u_dceb ) )
           		     <font color = "red">-2-</font>  
253426     			u_e44a <= #1.0 ( u_27c7 ? Cxt_0 [6:0] + 7'b0000001 : Cxt_0 [6:0] - 7'b0000001 );
           			                        <font color = "red">-3-</font>  
           			                        <font color = "red">==></font>  
           			                        <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253596     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253597     			u_921 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
253598     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "red">-2-</font>  
253599     			u_921 <= #1.0 ( Gen0_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253711     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253712     			u_8993 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
253713     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "red">-2-</font>  
253714     			u_8993 <= #1.0 ( Gen0_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253717     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253718     			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
253719     		else if ( RdPendCntEn )
           		     <font color = "red">-2-</font>  
253720     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253722     		case ( uRdPendCntNext_caseSel )
           		<font color = "red">-1-</font>                      
253723     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "red">			==></font>
253724     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "red">			==></font>
253725     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
253726     			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253731     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253732     			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
253733     		else if ( WrPendCntEn )
           		     <font color = "red">-2-</font>  
253734     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253736     		case ( uWrPendCntNext_caseSel )
           		<font color = "red">-1-</font>                      
253737     			2'b01   : WrPendCntNext = u_9fa6 ;
           <font color = "red">			==></font>
253738     			2'b10   : WrPendCntNext = u_9a19 ;
           <font color = "red">			==></font>
253739     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
253740     			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253744     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253745     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
253746     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253749     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
253750     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253752     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
253753     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
253754     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
253811     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
253812     				GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
253813     			else if ( GenReqXfer )
           			     <font color = "red">-2-</font>  
253814     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_69569">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_4ab93a8e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
