Classic Timing Analyzer report for mux_4to1_5bit
Tue Nov 07 11:34:10 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.977 ns   ; D2[1] ; Y[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896I8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 17.977 ns       ; D2[1] ; Y[1] ;
; N/A   ; None              ; 17.254 ns       ; D1[1] ; Y[1] ;
; N/A   ; None              ; 16.836 ns       ; D3[1] ; Y[1] ;
; N/A   ; None              ; 16.763 ns       ; D4[1] ; Y[1] ;
; N/A   ; None              ; 16.654 ns       ; S[1]  ; Y[1] ;
; N/A   ; None              ; 16.638 ns       ; D1[4] ; Y[4] ;
; N/A   ; None              ; 16.197 ns       ; S[1]  ; Y[4] ;
; N/A   ; None              ; 15.899 ns       ; D2[3] ; Y[3] ;
; N/A   ; None              ; 15.897 ns       ; D1[3] ; Y[3] ;
; N/A   ; None              ; 15.694 ns       ; D3[4] ; Y[4] ;
; N/A   ; None              ; 15.630 ns       ; D2[4] ; Y[4] ;
; N/A   ; None              ; 15.542 ns       ; D4[4] ; Y[4] ;
; N/A   ; None              ; 15.019 ns       ; S[1]  ; Y[3] ;
; N/A   ; None              ; 14.827 ns       ; D1[0] ; Y[0] ;
; N/A   ; None              ; 14.623 ns       ; D3[0] ; Y[0] ;
; N/A   ; None              ; 14.487 ns       ; D3[3] ; Y[3] ;
; N/A   ; None              ; 14.264 ns       ; D3[2] ; Y[2] ;
; N/A   ; None              ; 14.134 ns       ; D4[3] ; Y[3] ;
; N/A   ; None              ; 13.552 ns       ; D2[2] ; Y[2] ;
; N/A   ; None              ; 12.886 ns       ; S[1]  ; Y[0] ;
; N/A   ; None              ; 12.460 ns       ; S[0]  ; Y[1] ;
; N/A   ; None              ; 12.212 ns       ; D4[2] ; Y[2] ;
; N/A   ; None              ; 12.208 ns       ; D1[2] ; Y[2] ;
; N/A   ; None              ; 12.181 ns       ; D4[0] ; Y[0] ;
; N/A   ; None              ; 12.012 ns       ; S[1]  ; Y[2] ;
; N/A   ; None              ; 12.009 ns       ; S[0]  ; Y[4] ;
; N/A   ; None              ; 11.080 ns       ; S[0]  ; Y[3] ;
; N/A   ; None              ; 8.697 ns        ; S[0]  ; Y[0] ;
; N/A   ; None              ; 7.548 ns        ; S[0]  ; Y[2] ;
; N/A   ; None              ; 7.384 ns        ; D2[0] ; Y[0] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 07 11:34:10 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_4to1_5bit -c mux_4to1_5bit --timing_analysis_only
Info: Longest tpd from source pin "D2[1]" to destination pin "Y[1]" is 17.977 ns
    Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_H5; Fanout = 1; PIN Node = 'D2[1]'
    Info: 2: + IC(7.402 ns) + CELL(0.370 ns) = 8.697 ns; Loc. = LCCOMB_X51_Y47_N28; Fanout = 1; COMB Node = 'Mux3~0'
    Info: 3: + IC(0.358 ns) + CELL(0.624 ns) = 9.679 ns; Loc. = LCCOMB_X51_Y47_N30; Fanout = 1; COMB Node = 'Mux3~1'
    Info: 4: + IC(5.222 ns) + CELL(3.076 ns) = 17.977 ns; Loc. = PIN_D29; Fanout = 0; PIN Node = 'Y[1]'
    Info: Total cell delay = 4.995 ns ( 27.79 % )
    Info: Total interconnect delay = 12.982 ns ( 72.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Tue Nov 07 11:34:10 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


