{"title":"VEXPANDPS â€” Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory","fields":[{"name":"Instruction Modes","value":"`VEXPANDPS xmm1 {k1}{z}, xmm2/m128`\n`VEXPANDPS ymm1 {k1}{z}, ymm2/m256`\n`VEXPANDPS zmm1 {k1}{z}, zmm2/m512`"},{"name":"Description","value":"Expand (load) up to 16/8/4, contiguous, single-precision floating-point values of the input vector in the source operand (the second operand) to sparse elements of the destination operand (the first operand) selected by the writemask k1."},{"name":"\u200b","value":"The destination operand is a ZMM/YMM/XMM register, the source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location."},{"name":"\u200b","value":"The input vector starts from the lowest element in the source operand. The writemask k1 selects the destination elements (a partial vector or sparse elements if less than 16 elements) to be replaced by the ascending elements in the input vector. Destination elements not selected by the writemask k1 are either unmodified or zeroed, depending on EVEX.z."},{"name":"\u200b","value":"EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD."},{"name":"\u200b","value":"Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector."},{"name":"C/C++ Intrinsics","value":"`VEXPANDPS __m512 _mm512_mask_expand_ps( __m512 s, __mmask16 k, __m512 a);\n`"},{"name":"\u200b","value":"`VEXPANDPS __m512 _mm512_maskz_expand_ps( __mmask16 k, __m512 a);\n`"},{"name":"\u200b","value":"`VEXPANDPS __m512 _mm512_mask_expandloadu_ps( __m512 s, __mmask16 k, void * a);\n`"},{"name":"\u200b","value":"`VEXPANDPS __m512 _mm512_maskz_expandloadu_ps( __mmask16 k, void * a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m256 _mm256_mask_expand_ps( __m256 s, __mmask8 k, __m256 a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m256 _mm256_maskz_expand_ps( __mmask8 k, __m256 a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m256 _mm256_mask_expandloadu_ps( __m256 s, __mmask8 k, void * a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m256 _mm256_maskz_expandloadu_ps( __mmask8 k, void * a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m128 _mm_mask_expand_ps( __m128 s, __mmask8 k, __m128 a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m128 _mm_maskz_expand_ps( __mmask8 k, __m128 a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m128 _mm_mask_expandloadu_ps( __m128 s, __mmask8 k, void * a);\n`"},{"name":"\u200b","value":"`VEXPANDPD __m128 _mm_maskz_expandloadu_ps( __mmask8 k, void * a);\n`"},{"name":"CPUID Flags","value":"AVX512VL AVX512F"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}