;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @727, 136
	CMP @121, 103
	SLT 39, 2
	SLT 9, 402
	CMP <0, 230
	SUB 0, 12
	SUB 12, @10
	SUB @121, 103
	CMP 0, -0
	JMP @205, 101
	SUB @0, @2
	SLT #270, <1
	CMP #50, <-106
	CMP #50, <-106
	ADD 30, 9
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @-410, <10
	JMP <121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @127, 106
	SUB @127, 106
	DJN -1, @-40
	ADD -1, <-40
	CMP -207, <-121
	SLT 210, 60
	SPL 0, <402
	CMP 121, 103
	ADD @727, 136
	DAT <0, #200
	MOV -7, <-20
	MOV -7, <-20
	JMP -120, #10
	ADD -1, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP @21, 6
	CMP @25, 6
	JMP @72, #201
	SPL 0, <402
	CMP @21, 6
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
