INFO-FLOW: Workspace /home/vivado/HLStools/vivado/ready/Qspline/proj/sol opened at Mon Apr 20 17:49:56 UTC 2020
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   set_part xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7k160t 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -data single -name xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.22 sec.
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.36 sec.
Execute   create_clock -period 10ns -name default 
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_top qspline 
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files qspline.h 
INFO: [HLS 200-10] Adding design file 'qspline.h' to the project
Execute   add_files qspline.cpp 
INFO: [HLS 200-10] Adding design file 'qspline.cpp' to the project
Execute     is_xip qspline.cpp 
Execute   is_hidden set_directive_stream 
Execute   is_hidden set_name_length 
Execute   is_hidden set_clock_domain 
Execute   is_hidden set_directive_inline 
Execute   is_hidden set_directive_resource 
Execute   is_hidden set 
Execute   is_hidden set_directive_data_pack 
Execute   is_hidden set_directive_protocol 
Execute   is_hidden set_directive_pipeline 
Execute   is_hidden set_directive_reset 
Execute   is_hidden set_implementation 
Execute   is_hidden set_power_domain 
Execute   is_hidden set_platform 
Execute   is_hidden set_directive_array_stream 
Execute   is_hidden set_param 
Execute   is_hidden set_directive_latency 
Execute   is_hidden set_cycle_distance 
Execute   is_hidden set_include_path 
Execute   is_hidden set_option_info 
Execute   is_hidden set_directive_function_extract 
Execute   is_hidden set_directive_top 
Execute   is_hidden set_directive_function_instantiate 
Execute   is_hidden set_directive_loop_tripcount 
Execute   is_hidden set_directive_platform 
Execute   is_hidden set_directive_array_reshape 
Execute   is_hidden set_directive_loop_merge 
Execute   is_hidden set_directive_occurrence 
Execute   is_hidden set_schedule 
Execute   is_hidden set_top 
Execute   is_hidden set_directive_array_partition 
Execute   is_hidden set_resource_limit 
Execute   is_hidden set_directive_array_privatize 
Execute   is_hidden set_part 
Execute   is_hidden set_clock_uncertainty 
Execute   is_hidden set_directive_loop_unroll 
Execute   is_hidden set_directive_loop_flatten 
Execute   is_hidden send_msg_by_id 
Execute   is_hidden set_directive_stable 
Execute   is_hidden set_directive_clock 
Execute   is_hidden set_directive_interface 
Execute   is_hidden set_directive_unroll 
Execute   is_hidden set_directive_expression_balance 
Execute   is_hidden set_directive_allocation 
Execute   is_hidden set_directive_dependence 
Execute   is_hidden set_msg_logfile 
Execute   is_hidden set_directive_power 
Execute   is_hidden seek 
Execute   is_hidden set_directive_license 
Execute   is_hidden set_directive_array_map 
Execute   is_hidden set_directive_dataflow 
Execute   is_hidden set_default_model 
Execute   is_hidden csynth_design 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'qspline.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling qspline.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted qspline.cpp 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "qspline.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E qspline.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp
Command       clang done; 3.33 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp"  -o "/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/useless.bc
Command       clang done; 3.34 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp std=gnu++98 -directive=/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/.systemc_flag -quiet -fix-errors /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp std=gnu++98 -directive=/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/all.directive.json -quiet -fix-errors /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/xilinx-dataflow-lawyer.qspline.pp.0.cpp.diag.yml /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/xilinx-dataflow-lawyer.qspline.pp.0.cpp.out.log 2> /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/xilinx-dataflow-lawyer.qspline.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/tidy-3.1.qspline.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/tidy-3.1.qspline.pp.0.cpp.out.log 2> /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/tidy-3.1.qspline.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/xilinx-legacy-rewriter.qspline.pp.0.cpp.out.log 2> /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/xilinx-legacy-rewriter.qspline.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.bc
Command       clang done; 3.33 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.g.bc -hls-opt -except-internalize qspline -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g 
Command       llvm-ld done; 1.67 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:05:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:05:30 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.pp.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.66 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top qspline -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.0.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.1.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.g.1.bc to /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.1.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'qspline' (qspline.cpp:24)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.2.bc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:05:32 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34457 ; free virtual = 44907
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.88 sec.
Command     elaborate done; 13.9 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'qspline' ...
Execute       ap_set_top_model qspline 
Execute       get_model_list qspline -filter all-wo-channel -topdown 
Execute       preproc_iomode -model qspline 
Execute       get_model_list qspline -filter all-wo-channel 
INFO-FLOW: Model list for configure: qspline
INFO-FLOW: Configuring Module : qspline ...
Execute       set_default_model qspline 
Execute       apply_spec_resource_limit qspline 
INFO-FLOW: Model list for preprocess: qspline
INFO-FLOW: Preprocessing Module: qspline ...
Execute       set_default_model qspline 
Execute       cdfg_preprocess -model qspline 
Execute       rtl_gen_preprocess qspline 
INFO-FLOW: Model list for synthesis: qspline
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qspline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qspline 
Execute       schedule -model qspline 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 190.53 seconds; current allocated memory: 106.412 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.verbose.sched.rpt 
Execute       db_write -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.sched.adb -f 
INFO-FLOW: Finish scheduling qspline.
Execute       set_default_model qspline 
Execute       bind -model qspline 
BIND OPTION: model=qspline
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 106.801 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.bind.adb -f 
INFO-FLOW: Finish binding qspline.
Execute       get_model_list qspline -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess qspline 
INFO-FLOW: Model list for RTL generation: qspline
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qspline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qspline -vendor xilinx -mg_file /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'qspline/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'qspline' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'qspline_mul_mul_10ns_10ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'qspline_mul_mul_10ns_20ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qspline'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 107.489 MB.
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.rtl_wrap.cfg.tcl 
Execute       gen_rtl qspline -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/syn/systemc/qspline -synmodules qspline 
Execute       gen_rtl qspline -istop -style xilinx -f -lang vhdl -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/syn/vhdl/qspline 
Execute       gen_rtl qspline -istop -style xilinx -f -lang vlog -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/syn/verilog/qspline 
Execute       syn_report -csynth -model qspline -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/syn/report/qspline_csynth.rpt 
Execute       syn_report -rtlxml -model qspline -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/syn/report/qspline_csynth.xml 
Execute       syn_report -verbosereport -model qspline -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.verbose.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -model qspline -f -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.adb 
Execute       gen_tb_info qspline -p /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline 
Execute       export_constraint_db -f -tool general -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.constraint.tcl 
Execute       syn_report -designview -model qspline -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model qspline -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model qspline -o /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks qspline 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain qspline 
INFO-FLOW: Model list for RTL component generation: qspline
INFO-FLOW: Handling components in module [qspline] ... 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.tcl 
INFO-FLOW: Found component qspline_mul_mul_10ns_10ns_20_1_1.
INFO-FLOW: Append model qspline_mul_mul_10ns_10ns_20_1_1
INFO-FLOW: Found component qspline_mul_mul_10ns_20ns_30_1_1.
INFO-FLOW: Append model qspline_mul_mul_10ns_20ns_30_1_1
INFO-FLOW: Found component qspline_a.
INFO-FLOW: Append model qspline_a
INFO-FLOW: Found component qspline_out.
INFO-FLOW: Append model qspline_out
INFO-FLOW: Append model qspline
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: qspline_mul_mul_10ns_10ns_20_1_1 qspline_mul_mul_10ns_20ns_30_1_1 qspline_a qspline_out qspline
INFO-FLOW: To file: write model qspline_mul_mul_10ns_10ns_20_1_1
INFO-FLOW: To file: write model qspline_mul_mul_10ns_20ns_30_1_1
INFO-FLOW: To file: write model qspline_a
INFO-FLOW: To file: write model qspline_out
INFO-FLOW: To file: write model qspline
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/vivado/HLStools/vivado/ready/Qspline/proj/sol
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was 5.000)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'qspline_a_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'qspline_out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/vivado/HLStools/vivado/ready/Qspline/proj/sol
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=qspline xml_exists=0
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.constraint.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.compgen.dataonly.tcl 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.constraint.tcl 
Execute       sc_get_clocks qspline 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/qspline.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/vivado/HLStools/vivado/ready/Qspline/proj/sol/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:05:34 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34454 ; free virtual = 44906
INFO: [VHDL 208-304] Generating VHDL RTL for qspline.
INFO: [VLOG 209-307] Generating Verilog RTL for qspline.
Command     autosyn done; 1.69 sec.
Command   csynth_design done; 15.6 sec.
Execute   is_hidden subst 
Execute   is_hidden set_directive_stream 
Execute   is_hidden set_name_length 
Execute   is_hidden set_clock_domain 
Execute   is_hidden syn_report 
Execute   is_hidden set_directive_inline 
Execute   is_hidden sc_get_processes 
Execute   is_hidden set_directive_resource 
Execute   is_hidden set 
Execute   is_hidden set_directive_data_pack 
Execute   is_hidden split 
Execute   is_hidden schedule 
Execute   is_hidden set_directive_protocol 
Execute   is_hidden set_directive_pipeline 
Execute   is_hidden set_directive_reset 
Execute   is_hidden string 
Execute   is_hidden set_implementation 
Execute   is_hidden set_power_domain 
Execute   is_hidden set_platform 
Execute   is_hidden set_directive_array_stream 
Execute   is_hidden set_param 
Execute   is_hidden set_directive_latency 
Execute   is_hidden set_cycle_distance 
Execute   is_hidden sc_get_modules 
Execute   is_hidden show_core 
Execute   is_hidden set_include_path 
Execute   is_hidden set_option_info 
Execute   is_hidden set_directive_function_extract 
Execute   is_hidden set_directive_top 
Execute   is_hidden set_directive_function_instantiate 
Execute   is_hidden set_directive_loop_tripcount 
Execute   is_hidden set_directive_platform 
Execute   is_hidden set_directive_array_reshape 
Execute   is_hidden set_directive_loop_merge 
Execute   is_hidden set_directive_occurrence 
Execute   is_hidden set_schedule 
Execute   is_hidden set_top 
Execute   is_hidden set_directive_array_partition 
Execute   is_hidden socket 
Execute   is_hidden scout_hls_bin 
Execute   is_hidden set_resource_limit 
Execute   is_hidden sc_get_portdomain 
Execute   is_hidden scan 
Execute   is_hidden set_directive_array_privatize 
Execute   is_hidden sc_get_clocks 
Execute   is_hidden set_part 
Execute   is_hidden set_clock_uncertainty 
Execute   is_hidden set_directive_loop_unroll 
Execute   is_hidden set_directive_loop_flatten 
Execute   is_hidden send_msg_by_id 
Execute   is_hidden set_directive_stable 
Execute   is_hidden set_directive_clock 
Execute   is_hidden set_directive_interface 
Execute   is_hidden set_directive_unroll 
Execute   is_hidden set_directive_expression_balance 
Execute   is_hidden set_directive_allocation 
Execute   is_hidden set_directive_dependence 
Execute   is_hidden switch 
Execute   is_hidden set_msg_logfile 
Execute   is_hidden set_directive_power 
Execute   is_hidden seek 
Execute   is_hidden set_directive_license 
Execute   is_hidden set_directive_array_map 
Execute   is_hidden set_directive_dataflow 
Execute   is_hidden set_default_model 
Execute   is_hidden source 
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   is_hidden open_platform 
Execute   is_hidden open_project 
Execute   open_project proj 
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Sgfilter/proj'.
Execute   is_hidden open_solution 
Execute   open_solution sol 
Execute     cleanup_all 
Execute     cleanup_all 
