// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Sun Apr 21 18:15:34 2019
// Host        : luminary running 64-bit unknown
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/mike/agc_monitor/fpga/agc_monitor.sim/sim_1/synth/func/xsim/usb_interface_tb_func_synth.v
// Design      : agc_monitor
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module agc_fixed
   (D,
    state,
    periph_loadch,
    \active_cmd_reg[39] ,
    \FSM_sequential_state_reg[1]_0 ,
    agc_fixed_data,
    ctrl_periph_loadch,
    \request_reg[2] ,
    \request_reg[2]_0 ,
    ctrl_periph_read,
    Q,
    periph_complete,
    read_msg_queue_i_2,
    \FSM_sequential_state_reg[1]_1 ,
    clk_IBUF_BUFG,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 );
  output [1:0]D;
  output [1:0]state;
  output periph_loadch;
  output \active_cmd_reg[39] ;
  output \FSM_sequential_state_reg[1]_0 ;
  output [6:0]agc_fixed_data;
  input ctrl_periph_loadch;
  input \request_reg[2] ;
  input \request_reg[2]_0 ;
  input ctrl_periph_read;
  input [0:0]Q;
  input periph_complete;
  input [6:0]read_msg_queue_i_2;
  input \FSM_sequential_state_reg[1]_1 ;
  input clk_IBUF_BUFG;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;

  wire [1:0]D;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [0:0]Q;
  wire \active_cmd_reg[39] ;
  wire [6:0]agc_fixed_data;
  wire clk_IBUF_BUFG;
  wire ctrl_periph_loadch;
  wire ctrl_periph_read;
  wire periph_complete;
  wire periph_loadch;
  wire [6:0]read_msg_queue_i_2;
  wire \request_reg[2] ;
  wire \request_reg[2]_0 ;
  wire [1:0]state;

  (* FSM_ENCODED_STATES = "READ_FIXED:10,SET_FEXT:01,IDLE:00,COMPLETE:11" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "READ_FIXED:10,SET_FEXT:01,IDLE:00,COMPLETE:11" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_sequential_state_reg[1]_1 ),
        .Q(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_23
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[6]),
        .I2(state[0]),
        .O(agc_fixed_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_27
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[5]),
        .I2(state[0]),
        .O(agc_fixed_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_31
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[4]),
        .I2(state[0]),
        .O(agc_fixed_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_35
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[3]),
        .I2(state[0]),
        .O(agc_fixed_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_39
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[2]),
        .I2(state[0]),
        .O(agc_fixed_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_43
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[1]),
        .I2(state[0]),
        .O(agc_fixed_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h80)) 
    read_msg_queue_i_47
       (.I0(state[1]),
        .I1(read_msg_queue_i_2[0]),
        .I2(state[0]),
        .O(agc_fixed_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \req_s[12]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \req_s[12]_i_4 
       (.I0(ctrl_periph_loadch),
        .I1(state[1]),
        .I2(state[0]),
        .O(periph_loadch));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hBA000000)) 
    \request[2]_i_1 
       (.I0(ctrl_periph_loadch),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\request_reg[2] ),
        .I4(\request_reg[2]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hBA000000)) 
    \request[3]_i_1 
       (.I0(ctrl_periph_read),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\request_reg[2] ),
        .I4(\request_reg[2]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \state[3]_i_3__0 
       (.I0(Q),
        .I1(periph_complete),
        .I2(state[1]),
        .I3(state[0]),
        .O(\active_cmd_reg[39] ));
endmodule

(* NotValidForBitStream *)
module agc_monitor
   (clk,
    rst_n,
    clkout,
    data,
    rxf_n,
    txe_n,
    rd_n,
    wr_n,
    oe_n,
    siwu,
    bplssw_p,
    bplssw_n,
    p4sw_p,
    p4sw_n,
    p3v3io_p,
    p3v3io_n,
    mtemp_p,
    mtemp_n,
    mgojam,
    mstpit_n,
    monwt,
    mt,
    mwl,
    miip,
    minhl,
    minkl,
    msqext,
    msq,
    mst,
    mbr,
    mrsc,
    mwag,
    mwlg,
    mwqg,
    mwebg,
    mwfbg,
    mwbbeg,
    mwzg,
    mwbg,
    mwsg,
    mwg,
    mwyg,
    mrulog,
    mrgg,
    mrch,
    mwch,
    mnisq,
    msp,
    mgp_n,
    mvfail_n,
    moscal_n,
    mscafl_n,
    mscdbl_n,
    mctral_n,
    mtcal_n,
    mrptal_n,
    mpal_n,
    mwatch_n,
    mpipal_n,
    mwarnf_n,
    mnhsbf,
    mamu,
    mdt,
    monpar,
    mstrt,
    mstp,
    mnhrpt,
    mnhnc,
    nhalga,
    nhstrt1,
    nhstrt2,
    doscal,
    dbltst,
    mread,
    mload,
    mrdch,
    mldch,
    mtcsai,
    monwbk,
    mreqin,
    mtcsa_n,
    leds,
    dbg,
    DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb);
  input clk;
  input rst_n;
  input clkout;
  inout [7:0]data;
  input rxf_n;
  input txe_n;
  output rd_n;
  output wr_n;
  output oe_n;
  output siwu;
  input bplssw_p;
  input bplssw_n;
  input p4sw_p;
  input p4sw_n;
  input p3v3io_p;
  input p3v3io_n;
  input mtemp_p;
  input mtemp_n;
  input mgojam;
  input mstpit_n;
  input monwt;
  input [12:1]mt;
  input [16:1]mwl;
  input miip;
  input minhl;
  input minkl;
  input msqext;
  input [15:10]msq;
  input [3:1]mst;
  input [2:1]mbr;
  input mrsc;
  input mwag;
  input mwlg;
  input mwqg;
  input mwebg;
  input mwfbg;
  input mwbbeg;
  input mwzg;
  input mwbg;
  input mwsg;
  input mwg;
  input mwyg;
  input mrulog;
  input mrgg;
  input mrch;
  input mwch;
  input mnisq;
  input msp;
  input mgp_n;
  input mvfail_n;
  input moscal_n;
  input mscafl_n;
  input mscdbl_n;
  input mctral_n;
  input mtcal_n;
  input mrptal_n;
  input mpal_n;
  input mwatch_n;
  input mpipal_n;
  input mwarnf_n;
  output mnhsbf;
  output mamu;
  output [16:1]mdt;
  output monpar;
  output mstrt;
  output mstp;
  output mnhrpt;
  output mnhnc;
  output nhalga;
  output nhstrt1;
  output nhstrt2;
  output doscal;
  output dbltst;
  output mread;
  output mload;
  output mrdch;
  output mldch;
  output mtcsai;
  output monwbk;
  input mreqin;
  input mtcsa_n;
  output [6:1]leds;
  output [6:1]dbg;
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire bplssw_n;
  wire bplssw_n_IBUF;
  wire bplssw_p;
  wire bplssw_p_IBUF;
  wire [9:1]chan77;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire clkout;
  wire clkout_IBUF;
  wire clkout_IBUF_BUFG;
  wire ct;
  wire [7:0]data;
  wire [7:0]data_IBUF;
  wire [7:0]data_OBUF;
  wire \data_TRI[0] ;
  wire [6:1]dbg;
  wire [3:1]dbg_OBUF;
  wire dbltst;
  wire dbltst_TRI;
  wire doscal;
  wire doscal_TRI;
  wire [11:9]eb;
  wire [1:1]\ems/agc_data_in ;
  wire [12:8]i;
  wire io_n_0;
  wire io_n_100;
  wire io_n_101;
  wire io_n_102;
  wire io_n_103;
  wire io_n_104;
  wire io_n_105;
  wire io_n_106;
  wire io_n_107;
  wire io_n_108;
  wire io_n_109;
  wire io_n_110;
  wire io_n_111;
  wire io_n_112;
  wire io_n_113;
  wire io_n_23;
  wire io_n_33;
  wire io_n_34;
  wire io_n_35;
  wire io_n_36;
  wire io_n_37;
  wire io_n_38;
  wire io_n_39;
  wire io_n_40;
  wire io_n_41;
  wire io_n_42;
  wire io_n_59;
  wire io_n_60;
  wire io_n_61;
  wire io_n_62;
  wire io_n_63;
  wire io_n_64;
  wire io_n_65;
  wire io_n_66;
  wire io_n_67;
  wire io_n_68;
  wire io_n_69;
  wire io_n_70;
  wire io_n_71;
  wire io_n_72;
  wire io_n_73;
  wire io_n_74;
  wire io_n_76;
  wire io_n_77;
  wire io_n_78;
  wire io_n_81;
  wire io_n_82;
  wire io_n_83;
  wire io_n_84;
  wire io_n_85;
  wire io_n_86;
  wire io_n_87;
  wire io_n_88;
  wire io_n_95;
  wire io_n_96;
  wire io_n_97;
  wire io_n_98;
  wire io_n_99;
  wire [6:1]leds;
  wire [6:1]leds_OBUF;
  wire mamu;
  wire mamu_TRI;
  wire [2:1]mbr;
  wire [2:1]mbr_IBUF;
  wire mctral_n;
  wire mctral_n_IBUF;
  wire [16:1]mdt;
  wire \mdt_TRI[10] ;
  wire \mdt_TRI[11] ;
  wire \mdt_TRI[12] ;
  wire \mdt_TRI[13] ;
  wire \mdt_TRI[14] ;
  wire \mdt_TRI[15] ;
  wire \mdt_TRI[16] ;
  wire \mdt_TRI[1] ;
  wire \mdt_TRI[2] ;
  wire \mdt_TRI[3] ;
  wire \mdt_TRI[4] ;
  wire \mdt_TRI[5] ;
  wire \mdt_TRI[6] ;
  wire \mdt_TRI[7] ;
  wire \mdt_TRI[8] ;
  wire \mdt_TRI[9] ;
  wire mgojam;
  wire mgojam_IBUF;
  wire mgp_n;
  wire mgp_n_IBUF;
  wire miip;
  wire miip_IBUF;
  wire miip_db;
  wire minhl;
  wire minhl_IBUF;
  wire minhl_db;
  wire minkl;
  wire minkl_IBUF;
  wire minkl_db;
  wire mldch;
  wire mldch_TRI;
  wire mload;
  wire mload_TRI;
  wire mnhnc;
  wire mnhnc_TRI;
  wire mnhrpt;
  wire mnhrpt_TRI;
  wire mnhsbf;
  wire mnhsbf_TRI;
  wire mnhsbf_crs;
  wire mnisq;
  wire mnisq_IBUF;
  wire mnisq_db;
  wire [1:0]\mon_dsky/state ;
  wire mon_n_0;
  wire mon_n_21;
  wire mon_n_22;
  wire mon_n_44;
  wire mon_n_59;
  wire mon_n_60;
  wire mon_n_61;
  wire mon_n_64;
  wire mon_n_65;
  wire mon_n_70;
  wire mon_n_71;
  wire mon_n_72;
  wire mon_n_76;
  wire mon_n_77;
  wire [1:0]\mon_regs/data12 ;
  wire [2:1]\mon_regs/editing/s_mct ;
  wire monpar;
  wire monpar_TRI;
  wire monwbk;
  wire monwbk_TRI;
  wire monwt;
  wire monwt_IBUF;
  wire monwt_db;
  wire moscal_n;
  wire mpal_n;
  wire mpal_n_IBUF;
  wire mpipal_n;
  wire mpipal_n_IBUF;
  wire mrch;
  wire mrch_IBUF;
  wire mrchg;
  wire mrdch;
  wire mrdch_TRI;
  wire mread;
  wire mread_TRI;
  wire mreqin;
  wire mreqin_IBUF;
  wire mreqin_db;
  wire mrgg;
  wire mrgg_IBUF;
  wire mrgg_db;
  wire mrptal_n;
  wire mrptal_n_IBUF;
  wire mrsc;
  wire mrsc_IBUF;
  wire mrsc_db;
  wire mrulog;
  wire mrulog_IBUF;
  wire mrulog_db;
  wire mscafl_n;
  wire mscafl_n_IBUF;
  wire mscdbl_n;
  wire mscdbl_n_IBUF;
  wire msp;
  wire msp_IBUF;
  wire [15:10]msq;
  wire [15:10]msq_IBUF;
  wire [15:10]msq_db;
  wire msqext;
  wire msqext_IBUF;
  wire msqext_db;
  wire [3:1]mst;
  wire [3:1]mst_IBUF;
  wire mstp;
  wire mstp_TRI;
  wire mstpit_n;
  wire mstpit_n_IBUF;
  wire mstpit_n_db;
  wire mstrt;
  wire mstrt_TRI;
  wire [12:1]mt;
  wire [12:1]mt_IBUF;
  wire [12:1]mt_db;
  wire mtcal_n;
  wire mtcal_n_IBUF;
  wire mtcsa_n;
  wire mtcsa_n_IBUF;
  wire mtcsa_n_db;
  wire mtcsai;
  wire mtcsai_TRI;
  wire mtemp_n;
  wire mtemp_n_IBUF;
  wire mtemp_p;
  wire mtemp_p_IBUF;
  wire mvfail_n;
  wire mwag;
  wire mwag_IBUF;
  wire mwag_db;
  wire mwarnf_n;
  wire mwarnf_n_IBUF;
  wire mwatch_n;
  wire mwatch_n_IBUF;
  wire mwbbeg;
  wire mwbbeg_IBUF;
  wire mwbg;
  wire mwbg_IBUF;
  wire mwbg_db;
  wire mwch;
  wire mwch_IBUF;
  wire mwch_db;
  wire mwebg;
  wire mwebg_IBUF;
  wire mwfbg;
  wire mwfbg_IBUF;
  wire mwfbg_db;
  wire mwg;
  wire mwg_IBUF;
  wire mwg_db;
  wire [16:1]mwl;
  wire [16:1]mwl_IBUF;
  wire [16:1]mwl_db;
  wire mwlg;
  wire mwlg_IBUF;
  wire mwlg_db;
  wire mwqg;
  wire mwqg_IBUF;
  wire mwqg_db;
  wire mwsg;
  wire mwsg_IBUF;
  wire mwyg;
  wire mwyg_IBUF;
  wire mwyg_db;
  wire mwzg;
  wire mwzg_IBUF;
  wire mwzg_db;
  wire nhalga;
  wire nhalga_TRI;
  wire nhstrt1;
  wire nhstrt1_OBUF;
  wire nhstrt2;
  wire nhstrt2_OBUF;
  wire oe_n;
  wire oe_n_OBUF;
  wire p3v3io_n;
  wire p3v3io_n_IBUF;
  wire p3v3io_p;
  wire p3v3io_p_IBUF;
  wire p4sw_n;
  wire p4sw_n_IBUF;
  wire p4sw_p;
  wire p4sw_p_IBUF;
  wire [15:15]\periph_insts/req_bb ;
  wire [3:1]\periph_insts/state ;
  wire periph_read_parity;
  wire rd_n;
  wire rd_n_OBUF;
  wire \restart_mon/chan772 ;
  wire \restart_mon/mdt1 ;
  wire rst_n;
  wire rst_n_IBUF;
  wire rxf_n;
  wire rxf_n_IBUF;
  wire [4:1]s;
  wire s_only;
  wire siwu;
  wire \strt_stp/stop_cause1 ;
  wire txe_n;
  wire txe_n_IBUF;
  wire [2:0]w_mode;
  wire [9:0]w_pulses;
  wire [12:1]w_times;
  wire [1:0]wp;
  wire wr_n;
  wire wr_n_OBUF;
PULLUP pullup_rst_n
       (.O(rst_n));
PULLUP pullup_DDR_dm_2
       (.O(DDR_dm[2]));
PULLUP pullup_DDR_dm_3
       (.O(DDR_dm[3]));
PULLUP pullup_DDR_dq_16
       (.O(DDR_dq[16]));
PULLUP pullup_DDR_dq_17
       (.O(DDR_dq[17]));
PULLUP pullup_DDR_dq_18
       (.O(DDR_dq[18]));
PULLUP pullup_DDR_dq_19
       (.O(DDR_dq[19]));
PULLUP pullup_DDR_dq_20
       (.O(DDR_dq[20]));
PULLUP pullup_DDR_dq_21
       (.O(DDR_dq[21]));
PULLUP pullup_DDR_dq_22
       (.O(DDR_dq[22]));
PULLUP pullup_DDR_dq_23
       (.O(DDR_dq[23]));
PULLUP pullup_DDR_dq_24
       (.O(DDR_dq[24]));
PULLUP pullup_DDR_dq_25
       (.O(DDR_dq[25]));
PULLUP pullup_DDR_dq_26
       (.O(DDR_dq[26]));
PULLUP pullup_DDR_dq_27
       (.O(DDR_dq[27]));
PULLUP pullup_DDR_dq_28
       (.O(DDR_dq[28]));
PULLUP pullup_DDR_dq_29
       (.O(DDR_dq[29]));
PULLUP pullup_DDR_dq_30
       (.O(DDR_dq[30]));
PULLUP pullup_DDR_dq_31
       (.O(DDR_dq[31]));
PULLUP pullup_DDR_dqs_n_2
       (.O(DDR_dqs_n[2]));
PULLUP pullup_DDR_dqs_n_3
       (.O(DDR_dqs_n[3]));
PULLUP pullup_DDR_dqs_p_2
       (.O(DDR_dqs_p[2]));
PULLUP pullup_DDR_dqs_p_3
       (.O(DDR_dqs_p[3]));
PULLUP pullup_FIXED_IO_mio_1
       (.O(FIXED_IO_mio[1]));
PULLUP pullup_FIXED_IO_mio_40
       (.O(FIXED_IO_mio[40]));
PULLUP pullup_FIXED_IO_mio_41
       (.O(FIXED_IO_mio[41]));
PULLUP pullup_FIXED_IO_mio_42
       (.O(FIXED_IO_mio[42]));
PULLUP pullup_FIXED_IO_mio_43
       (.O(FIXED_IO_mio[43]));
PULLUP pullup_FIXED_IO_mio_44
       (.O(FIXED_IO_mio[44]));
PULLUP pullup_FIXED_IO_mio_45
       (.O(FIXED_IO_mio[45]));

  IBUF bplssw_n_IBUF_inst
       (.I(bplssw_n),
        .O(bplssw_n_IBUF));
  IBUF bplssw_p_IBUF_inst
       (.I(bplssw_p),
        .O(bplssw_p_IBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  BUFG clkout_IBUF_BUFG_inst
       (.I(clkout_IBUF),
        .O(clkout_IBUF_BUFG));
  IBUF clkout_IBUF_inst
       (.I(clkout),
        .O(clkout_IBUF));
  IOBUF \data_IOBUF[0]_inst 
       (.I(data_OBUF[0]),
        .IO(data[0]),
        .O(data_IBUF[0]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[1]_inst 
       (.I(data_OBUF[1]),
        .IO(data[1]),
        .O(data_IBUF[1]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[2]_inst 
       (.I(data_OBUF[2]),
        .IO(data[2]),
        .O(data_IBUF[2]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[3]_inst 
       (.I(data_OBUF[3]),
        .IO(data[3]),
        .O(data_IBUF[3]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[4]_inst 
       (.I(data_OBUF[4]),
        .IO(data[4]),
        .O(data_IBUF[4]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[5]_inst 
       (.I(data_OBUF[5]),
        .IO(data[5]),
        .O(data_IBUF[5]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[6]_inst 
       (.I(data_OBUF[6]),
        .IO(data[6]),
        .O(data_IBUF[6]),
        .T(\data_TRI[0] ));
  IOBUF \data_IOBUF[7]_inst 
       (.I(data_OBUF[7]),
        .IO(data[7]),
        .O(data_IBUF[7]),
        .T(\data_TRI[0] ));
  OBUF \dbg_OBUF[1]_inst 
       (.I(dbg_OBUF[1]),
        .O(dbg[1]));
  OBUF \dbg_OBUF[2]_inst 
       (.I(dbg_OBUF[2]),
        .O(dbg[2]));
  OBUF \dbg_OBUF[3]_inst 
       (.I(dbg_OBUF[3]),
        .O(dbg[3]));
  OBUF \dbg_OBUF[4]_inst 
       (.I(1'b0),
        .O(dbg[4]));
  OBUF \dbg_OBUF[5]_inst 
       (.I(1'b0),
        .O(dbg[5]));
  OBUF \dbg_OBUF[6]_inst 
       (.I(1'b0),
        .O(dbg[6]));
  OBUFT dbltst_OBUFT_inst
       (.I(1'b0),
        .O(dbltst),
        .T(dbltst_TRI));
  OBUFT doscal_OBUFT_inst
       (.I(1'b0),
        .O(doscal),
        .T(doscal_TRI));
  io_circuits io
       (.D(mt_IBUF),
        .E(io_n_41),
        .\FSM_sequential_state_reg[0] (mon_n_76),
        .\FSM_sequential_state_reg[0]_0 (mon_n_77),
        .Q({mt_db[12:7],mt_db[5],mt_db[2:1]}),
        .\br[2]_i_2 (w_times),
        .chan77(chan77),
        .chan772(\restart_mon/chan772 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0] (mon_n_21),
        .\counter_reg[0]_0 (mon_n_0),
        .ct(ct),
        .data12(\mon_regs/data12 ),
        .dinb(\ems/agc_data_in ),
        .eb(eb),
        .i(i),
        .\in_sr1_reg[15] (mwl_IBUF),
        .\in_sr1_reg[1] (mbr_IBUF),
        .\in_sr1_reg[2] (mst_IBUF),
        .\in_sr1_reg[5] (msq_IBUF),
        .\in_sr2_reg[0] (mon_n_22),
        .leds_OBUF(leds_OBUF[5]),
        .mctral_n_IBUF(mctral_n_IBUF),
        .mdt1(\restart_mon/mdt1 ),
        .\mdt_OBUFT[12]_inst_i_8 (\periph_insts/state ),
        .\mdt_OBUFT[14]_inst_i_5 (mon_n_71),
        .\mdt_OBUFT[15]_inst_i_2 (\periph_insts/req_bb ),
        .mgojam(io_n_97),
        .mgojam_IBUF(mgojam_IBUF),
        .mgp_n_IBUF(mgp_n_IBUF),
        .miip_IBUF(miip_IBUF),
        .miip_db(miip_db),
        .minhl_IBUF(minhl_IBUF),
        .minhl_db(minhl_db),
        .minkl_IBUF(minkl_IBUF),
        .minkl_db(minkl_db),
        .mnhsbf_crs(mnhsbf_crs),
        .mnisq_IBUF(mnisq_IBUF),
        .mnisq_db(mnisq_db),
        .monwt_IBUF(monwt_IBUF),
        .monwt_db(monwt_db),
        .mpal_n_IBUF(mpal_n_IBUF),
        .mrch_IBUF(mrch_IBUF),
        .mrchg(mrchg),
        .mreqin_IBUF(mreqin_IBUF),
        .mreqin_db(mreqin_db),
        .mrgg_IBUF(mrgg_IBUF),
        .mrgg_db(mrgg_db),
        .mrptal_n_IBUF(mrptal_n_IBUF),
        .mrsc_IBUF(mrsc_IBUF),
        .mrsc_db(mrsc_db),
        .mrulog_IBUF(mrulog_IBUF),
        .mrulog_db(mrulog_db),
        .mscafl_n_IBUF(mscafl_n_IBUF),
        .mscdbl_n_IBUF(mscdbl_n_IBUF),
        .msp_IBUF(msp_IBUF),
        .msqext_IBUF(msqext_IBUF),
        .msqext_db(msqext_db),
        .mstp_TRI(mstp_TRI),
        .mstpit_n_IBUF(mstpit_n_IBUF),
        .mstpit_n_db(mstpit_n_db),
        .mtcal_n_IBUF(mtcal_n_IBUF),
        .mtcsa_n_IBUF(mtcsa_n_IBUF),
        .mtcsa_n_db(mtcsa_n_db),
        .mwag_IBUF(mwag_IBUF),
        .mwag_db(mwag_db),
        .mwatch_n_IBUF(mwatch_n_IBUF),
        .mwbbeg_IBUF(mwbbeg_IBUF),
        .mwbg_IBUF(mwbg_IBUF),
        .mwbg_db(mwbg_db),
        .mwch_IBUF(mwch_IBUF),
        .mwch_db(mwch_db),
        .mwebg_IBUF(mwebg_IBUF),
        .mwfbg_IBUF(mwfbg_IBUF),
        .mwfbg_db(mwfbg_db),
        .mwg_IBUF(mwg_IBUF),
        .mwg_db(mwg_db),
        .mwlg_IBUF(mwlg_IBUF),
        .mwlg_db(mwlg_db),
        .mwqg_IBUF(mwqg_IBUF),
        .mwqg_db(mwqg_db),
        .mwsg_IBUF(mwsg_IBUF),
        .mwyg_IBUF(mwyg_IBUF),
        .mwyg_db(mwyg_db),
        .mwzg_IBUF(mwzg_IBUF),
        .mwzg_db(mwzg_db),
        .\out_reg[10] (io_n_69),
        .\out_reg[11] (io_n_64),
        .\out_reg[11]_0 (io_n_67),
        .\out_reg[11]_1 (io_n_82),
        .\out_reg[12] (io_n_62),
        .\out_reg[12]_0 (io_n_65),
        .\out_reg[13] (io_n_63),
        .\out_reg[14] (io_n_61),
        .\out_reg[16] (mwl_db),
        .\out_reg[16]_0 (io_n_59),
        .\out_reg[1] (io_n_34),
        .\out_reg[1]_0 (io_n_35),
        .\out_reg[1]_1 (io_n_36),
        .\out_reg[1]_10 (io_n_88),
        .\out_reg[1]_11 (io_n_95),
        .\out_reg[1]_12 (io_n_102),
        .\out_reg[1]_13 (io_n_103),
        .\out_reg[1]_14 (io_n_104),
        .\out_reg[1]_15 (io_n_105),
        .\out_reg[1]_16 (io_n_106),
        .\out_reg[1]_17 (io_n_107),
        .\out_reg[1]_18 (io_n_108),
        .\out_reg[1]_19 (io_n_109),
        .\out_reg[1]_2 (io_n_37),
        .\out_reg[1]_20 (io_n_110),
        .\out_reg[1]_21 (io_n_113),
        .\out_reg[1]_22 ({leds_OBUF[3],leds_OBUF[1]}),
        .\out_reg[1]_3 (io_n_38),
        .\out_reg[1]_4 (io_n_39),
        .\out_reg[1]_5 (io_n_74),
        .\out_reg[1]_6 (io_n_76),
        .\out_reg[1]_7 (io_n_77),
        .\out_reg[1]_8 (io_n_78),
        .\out_reg[1]_9 (io_n_81),
        .\out_reg[2] (io_n_33),
        .\out_reg[2]_0 (io_n_66),
        .\out_reg[2]_1 (io_n_70),
        .\out_reg[2]_2 (io_n_99),
        .\out_reg[2]_3 (io_n_112),
        .\out_reg[3] (io_n_23),
        .\out_reg[3]_0 (io_n_68),
        .\out_reg[3]_1 (io_n_84),
        .\out_reg[3]_2 (io_n_96),
        .\out_reg[3]_3 (io_n_98),
        .\out_reg[3]_4 (io_n_111),
        .\out_reg[4] (io_n_72),
        .\out_reg[5] (io_n_60),
        .\out_reg[6] (io_n_42),
        .\out_reg[6]_0 (msq_db),
        .\out_reg[7] (io_n_71),
        .\out_reg[8] (io_n_73),
        .periph_read_parity(periph_read_parity),
        .read_parity_reg(mon_n_65),
        .\req_bb_reg[15] (io_n_85),
        .rst_n(io_n_0),
        .rst_n_IBUF(rst_n_IBUF),
        .s_only(s_only),
        .state(\mon_dsky/state ),
        .\state_reg[0] (mon_n_64),
        .\state_reg[1] (io_n_83),
        .\state_reg[1]_0 (io_n_87),
        .\state_reg[3] (io_n_86),
        .stop_cause1(\strt_stp/stop_cause1 ),
        .\val[16]_i_3 (mon_n_44),
        .\val[16]_i_9 (w_pulses),
        .\val_reg[12] (mon_n_70),
        .\val_reg[15] (mon_n_59),
        .\val_reg[15]_0 (mon_n_60),
        .\val_reg[15]_1 ({s[4],s[1]}),
        .\val_reg[15]_2 (mon_n_61),
        .\val_reg[1] (w_mode),
        .\val_reg[3] (mon_n_72),
        .\val_reg[8] (\mon_regs/editing/s_mct ),
        .\w_mode_reg[0] (io_n_40),
        .\w_times_reg[1] (io_n_100),
        .\w_times_reg[1]_0 (io_n_101),
        .wp(wp));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUFT mamu_OBUFT_inst
       (.I(1'b0),
        .O(mamu),
        .T(mamu_TRI));
  IBUF \mbr_IBUF[1]_inst 
       (.I(mbr[1]),
        .O(mbr_IBUF[1]));
  IBUF \mbr_IBUF[2]_inst 
       (.I(mbr[2]),
        .O(mbr_IBUF[2]));
  IBUF mctral_n_IBUF_inst
       (.I(mctral_n),
        .O(mctral_n_IBUF));
  OBUFT \mdt_OBUFT[10]_inst 
       (.I(1'b0),
        .O(mdt[10]),
        .T(\mdt_TRI[10] ));
  OBUFT \mdt_OBUFT[11]_inst 
       (.I(1'b0),
        .O(mdt[11]),
        .T(\mdt_TRI[11] ));
  OBUFT \mdt_OBUFT[12]_inst 
       (.I(1'b0),
        .O(mdt[12]),
        .T(\mdt_TRI[12] ));
  OBUFT \mdt_OBUFT[13]_inst 
       (.I(1'b0),
        .O(mdt[13]),
        .T(\mdt_TRI[13] ));
  OBUFT \mdt_OBUFT[14]_inst 
       (.I(1'b0),
        .O(mdt[14]),
        .T(\mdt_TRI[14] ));
  OBUFT \mdt_OBUFT[15]_inst 
       (.I(1'b0),
        .O(mdt[15]),
        .T(\mdt_TRI[15] ));
  OBUFT \mdt_OBUFT[16]_inst 
       (.I(1'b0),
        .O(mdt[16]),
        .T(\mdt_TRI[16] ));
  OBUFT \mdt_OBUFT[1]_inst 
       (.I(1'b0),
        .O(mdt[1]),
        .T(\mdt_TRI[1] ));
  OBUFT \mdt_OBUFT[2]_inst 
       (.I(1'b0),
        .O(mdt[2]),
        .T(\mdt_TRI[2] ));
  OBUFT \mdt_OBUFT[3]_inst 
       (.I(1'b0),
        .O(mdt[3]),
        .T(\mdt_TRI[3] ));
  OBUFT \mdt_OBUFT[4]_inst 
       (.I(1'b0),
        .O(mdt[4]),
        .T(\mdt_TRI[4] ));
  OBUFT \mdt_OBUFT[5]_inst 
       (.I(1'b0),
        .O(mdt[5]),
        .T(\mdt_TRI[5] ));
  OBUFT \mdt_OBUFT[6]_inst 
       (.I(1'b0),
        .O(mdt[6]),
        .T(\mdt_TRI[6] ));
  OBUFT \mdt_OBUFT[7]_inst 
       (.I(1'b0),
        .O(mdt[7]),
        .T(\mdt_TRI[7] ));
  OBUFT \mdt_OBUFT[8]_inst 
       (.I(1'b0),
        .O(mdt[8]),
        .T(\mdt_TRI[8] ));
  OBUFT \mdt_OBUFT[9]_inst 
       (.I(1'b0),
        .O(mdt[9]),
        .T(\mdt_TRI[9] ));
  IBUF mgojam_IBUF_inst
       (.I(mgojam),
        .O(mgojam_IBUF));
  IBUF mgp_n_IBUF_inst
       (.I(mgp_n),
        .O(mgp_n_IBUF));
  IBUF miip_IBUF_inst
       (.I(miip),
        .O(miip_IBUF));
  IBUF minhl_IBUF_inst
       (.I(minhl),
        .O(minhl_IBUF));
  IBUF minkl_IBUF_inst
       (.I(minkl),
        .O(minkl_IBUF));
  OBUFT mldch_OBUFT_inst
       (.I(1'b0),
        .O(mldch),
        .T(mldch_TRI));
  OBUFT mload_OBUFT_inst
       (.I(1'b0),
        .O(mload),
        .T(mload_TRI));
  OBUFT mnhnc_OBUFT_inst
       (.I(1'b0),
        .O(mnhnc),
        .T(mnhnc_TRI));
  OBUFT mnhrpt_OBUFT_inst
       (.I(1'b0),
        .O(mnhrpt),
        .T(mnhrpt_TRI));
  OBUFT mnhsbf_OBUFT_inst
       (.I(1'b0),
        .O(mnhsbf),
        .T(mnhsbf_TRI));
  IBUF mnisq_IBUF_inst
       (.I(mnisq),
        .O(mnisq_IBUF));
  monitor mon
       (.CLK(clkout_IBUF_BUFG),
        .D(msq_db),
        .E(io_n_41),
        .\FSM_sequential_state[2]_i_3 (io_n_98),
        .\FSM_sequential_state_reg[0] (io_n_97),
        .\FSM_sequential_state_reg[1] (\mon_dsky/state ),
        .\FSM_sequential_state_reg[2] (mon_n_77),
        .Q({mt_db[12:7],mt_db[5],mt_db[2:1]}),
        .\alarms_reg[1] (leds_OBUF[6:5]),
        .bplssw_n(bplssw_n_IBUF),
        .bplssw_p(bplssw_p_IBUF),
        .\br_reg[1] (io_n_100),
        .\br_reg[2] (io_n_101),
        .\ch15_read_sr_reg[0] (mon_n_76),
        .chan77(chan77),
        .chan772(\restart_mon/chan772 ),
        .\chan77_reg[1] (io_n_110),
        .\chan77_reg[2] (io_n_0),
        .\chan77_reg[2]_0 (io_n_102),
        .\chan77_reg[3] (io_n_103),
        .\chan77_reg[4] (io_n_104),
        .\chan77_reg[5] (io_n_105),
        .\chan77_reg[6] (io_n_106),
        .\chan77_reg[7] (io_n_107),
        .\chan77_reg[8] (io_n_108),
        .\chan77_reg[9] (io_n_109),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ct(ct),
        .data12(\mon_regs/data12 ),
        .data_IBUF(data_IBUF),
        .\data_TRI[0] (\data_TRI[0] ),
        .dbg_OBUF(dbg_OBUF),
        .dbltst_TRI(dbltst_TRI),
        .dinb(\ems/agc_data_in ),
        .doscal_TRI(doscal_TRI),
        .dout(data_OBUF),
        .eb(eb),
        .\gp_reg[0] (io_n_37),
        .\gp_reg[1] (io_n_38),
        .i(i),
        .leds_OBUF({leds_OBUF[4],leds_OBUF[2]}),
        .mamu_TRI(mamu_TRI),
        .mctral_n_IBUF(mctral_n_IBUF),
        .mdt1(\restart_mon/mdt1 ),
        .\mdt_OBUFT[12]_inst_i_7 (io_n_87),
        .\mdt_OBUFT[14]_inst_i_2 (io_n_86),
        .\mdt_OBUFT[14]_inst_i_2_0 (io_n_83),
        .\mdt_OBUFT[14]_inst_i_2_1 (io_n_88),
        .\mdt_OBUFT[15]_inst_i_1 (io_n_85),
        .\mdt_OBUFT[5]_inst_i_2 (io_n_99),
        .\mdt_TRI[10] (\mdt_TRI[10] ),
        .\mdt_TRI[11] (\mdt_TRI[11] ),
        .\mdt_TRI[12] (\mdt_TRI[12] ),
        .\mdt_TRI[13] (\mdt_TRI[13] ),
        .\mdt_TRI[14] (\mdt_TRI[14] ),
        .\mdt_TRI[15] (\mdt_TRI[15] ),
        .\mdt_TRI[16] (\mdt_TRI[16] ),
        .\mdt_TRI[1] (\mdt_TRI[1] ),
        .\mdt_TRI[2] (\mdt_TRI[2] ),
        .\mdt_TRI[3] (\mdt_TRI[3] ),
        .\mdt_TRI[4] (\mdt_TRI[4] ),
        .\mdt_TRI[5] (\mdt_TRI[5] ),
        .\mdt_TRI[6] (\mdt_TRI[6] ),
        .\mdt_TRI[7] (\mdt_TRI[7] ),
        .\mdt_TRI[8] (\mdt_TRI[8] ),
        .\mdt_TRI[9] (\mdt_TRI[9] ),
        .mgojam_IBUF(mgojam_IBUF),
        .miip_db(miip_db),
        .minhl_db(minhl_db),
        .minkl_db(minkl_db),
        .mnhnc_TRI(mnhnc_TRI),
        .mnhrpt_TRI(mnhrpt_TRI),
        .mnhsbf_TRI(mnhsbf_TRI),
        .mnhsbf_crs(mnhsbf_crs),
        .mnisq_db(mnisq_db),
        .monpar_TRI(monpar_TRI),
        .monwbk_TRI(monwbk_TRI),
        .monwt_db(monwt_db),
        .mpal_n_IBUF(mpal_n_IBUF),
        .mpipal_n_IBUF(mpipal_n_IBUF),
        .mrchg(mrchg),
        .mreqin_db(mreqin_db),
        .mrgg_db(mrgg_db),
        .mrptal_n_IBUF(mrptal_n_IBUF),
        .mrsc_db(mrsc_db),
        .mrulog_db(mrulog_db),
        .mscafl_n_IBUF(mscafl_n_IBUF),
        .mscdbl_n_IBUF(mscdbl_n_IBUF),
        .msqext_db(msqext_db),
        .mstp_TRI(mstp_TRI),
        .mstpit_n_db(mstpit_n_db),
        .mstrt_TRI(mstrt_TRI),
        .mtcal_n_IBUF(mtcal_n_IBUF),
        .mtcsa_n_db(mtcsa_n_db),
        .mtcsai_TRI(mtcsai_TRI),
        .mtemp_n(mtemp_n_IBUF),
        .mtemp_p(mtemp_p_IBUF),
        .mwarnf_n_IBUF(mwarnf_n_IBUF),
        .mwatch_n_IBUF(mwatch_n_IBUF),
        .mwch_db(mwch_db),
        .mwfbg_db(mwfbg_db),
        .mwg_db(mwg_db),
        .nhalga_TRI(nhalga_TRI),
        .nhstrt1_OBUF(nhstrt1_OBUF),
        .nhstrt2_OBUF(nhstrt2_OBUF),
        .oe_n_OBUF(oe_n_OBUF),
        .p3v3io_n(p3v3io_n_IBUF),
        .p3v3io_p(p3v3io_p_IBUF),
        .p4sw_n(p4sw_n_IBUF),
        .p4sw_p(p4sw_p_IBUF),
        .periph_read_parity(periph_read_parity),
        .rd_n_OBUF(rd_n_OBUF),
        .\read_data_reg[16] (mwl_db),
        .\read_data_reg[1] (io_n_84),
        .read_parity_reg(io_n_81),
        .\req_bb_reg[15] (\periph_insts/req_bb ),
        .\request_reg[4] ({mload_TRI,mread_TRI,mldch_TRI,mrdch_TRI}),
        .rst_n(mon_n_0),
        .rst_n_0(mon_n_21),
        .rst_n_1(mon_n_22),
        .rst_n_IBUF(rst_n_IBUF),
        .rxf_n_IBUF(rxf_n_IBUF),
        .\s_mct_reg[2] (\mon_regs/editing/s_mct ),
        .s_only(s_only),
        .\sq_reg[10] (io_n_74),
        .\st_reg[1] (io_n_34),
        .\st_reg[2] (io_n_33),
        .\st_reg[3] (io_n_23),
        .\state_reg[0] (io_n_82),
        .\state_reg[1] (mon_n_65),
        .\state_reg[2] (mon_n_70),
        .\state_reg[3] (\periph_insts/state ),
        .\state_reg[3]_0 (mon_n_64),
        .\state_reg[3]_1 (mon_n_71),
        .\state_reg[3]_2 (mon_n_72),
        .stop_cause1(\strt_stp/stop_cause1 ),
        .txe_n_IBUF(txe_n_IBUF),
        .\val[16]_i_7 (io_n_72),
        .\val[16]_i_7_0 (io_n_73),
        .\val_reg[10] (io_n_67),
        .\val_reg[11] (io_n_65),
        .\val_reg[12] (io_n_39),
        .\val_reg[12]_0 (io_n_63),
        .\val_reg[13] (io_n_61),
        .\val_reg[14] (io_n_59),
        .\val_reg[15] (io_n_76),
        .\val_reg[15]_0 (io_n_77),
        .\val_reg[16] (mwzg_db),
        .\val_reg[16]_0 (mwyg_db),
        .\val_reg[16]_1 (mwlg_db),
        .\val_reg[16]_2 (mwqg_db),
        .\val_reg[16]_3 (mwag_db),
        .\val_reg[1] (mon_n_60),
        .\val_reg[1]_0 (io_n_113),
        .\val_reg[1]_1 (io_n_40),
        .\val_reg[1]_2 (io_n_70),
        .\val_reg[1]_3 (mwbg_db),
        .\val_reg[1]_4 (io_n_78),
        .\val_reg[2] (io_n_112),
        .\val_reg[2]_0 (io_n_68),
        .\val_reg[3] (io_n_111),
        .\val_reg[3]_0 (io_n_66),
        .\val_reg[4] ({s[4],s[1]}),
        .\val_reg[4]_0 (io_n_64),
        .\val_reg[5] (mon_n_61),
        .\val_reg[5]_0 (io_n_62),
        .\val_reg[6] (io_n_60),
        .\val_reg[7] (io_n_42),
        .\val_reg[8] (io_n_71),
        .\val_reg[9] (mon_n_59),
        .\val_reg[9]_0 (io_n_69),
        .w_mode(w_mode),
        .w_pulses(w_pulses),
        .\w_pulses_reg[6] (mon_n_44),
        .w_times(w_times),
        .wp(wp),
        .\wp_reg[0] (io_n_35),
        .\wp_reg[1] (io_n_36),
        .wr_n_OBUF(wr_n_OBUF),
        .\writeback_eaddr_reg[1] (io_n_95),
        .\writeback_eaddr_reg[1]_0 (io_n_96));
  monitor_ps_wrapper monitor_ps
       (.DDR_addr(DDR_addr),
        .DDR_ba(DDR_ba),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm),
        .DDR_dq(DDR_dq),
        .DDR_dqs_n(DDR_dqs_n),
        .DDR_dqs_p(DDR_dqs_p),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb));
  OBUFT monpar_OBUFT_inst
       (.I(1'b0),
        .O(monpar),
        .T(monpar_TRI));
  OBUFT monwbk_OBUFT_inst
       (.I(1'b0),
        .O(monwbk),
        .T(monwbk_TRI));
  IBUF monwt_IBUF_inst
       (.I(monwt),
        .O(monwt_IBUF));
  IBUF moscal_n_IBUF_inst
       (.I(moscal_n),
        .O(leds_OBUF[6]));
  IBUF mpal_n_IBUF_inst
       (.I(mpal_n),
        .O(mpal_n_IBUF));
  IBUF mpipal_n_IBUF_inst
       (.I(mpipal_n),
        .O(mpipal_n_IBUF));
  IBUF mrch_IBUF_inst
       (.I(mrch),
        .O(mrch_IBUF));
  OBUFT mrdch_OBUFT_inst
       (.I(1'b0),
        .O(mrdch),
        .T(mrdch_TRI));
  OBUFT mread_OBUFT_inst
       (.I(1'b0),
        .O(mread),
        .T(mread_TRI));
  IBUF mreqin_IBUF_inst
       (.I(mreqin),
        .O(mreqin_IBUF));
  IBUF mrgg_IBUF_inst
       (.I(mrgg),
        .O(mrgg_IBUF));
  IBUF mrptal_n_IBUF_inst
       (.I(mrptal_n),
        .O(mrptal_n_IBUF));
  IBUF mrsc_IBUF_inst
       (.I(mrsc),
        .O(mrsc_IBUF));
  IBUF mrulog_IBUF_inst
       (.I(mrulog),
        .O(mrulog_IBUF));
  IBUF mscafl_n_IBUF_inst
       (.I(mscafl_n),
        .O(mscafl_n_IBUF));
  IBUF mscdbl_n_IBUF_inst
       (.I(mscdbl_n),
        .O(mscdbl_n_IBUF));
  IBUF msp_IBUF_inst
       (.I(msp),
        .O(msp_IBUF));
  IBUF \msq_IBUF[10]_inst 
       (.I(msq[10]),
        .O(msq_IBUF[10]));
  IBUF \msq_IBUF[11]_inst 
       (.I(msq[11]),
        .O(msq_IBUF[11]));
  IBUF \msq_IBUF[12]_inst 
       (.I(msq[12]),
        .O(msq_IBUF[12]));
  IBUF \msq_IBUF[13]_inst 
       (.I(msq[13]),
        .O(msq_IBUF[13]));
  IBUF \msq_IBUF[14]_inst 
       (.I(msq[14]),
        .O(msq_IBUF[14]));
  IBUF \msq_IBUF[15]_inst 
       (.I(msq[15]),
        .O(msq_IBUF[15]));
  IBUF msqext_IBUF_inst
       (.I(msqext),
        .O(msqext_IBUF));
  IBUF \mst_IBUF[1]_inst 
       (.I(mst[1]),
        .O(mst_IBUF[1]));
  IBUF \mst_IBUF[2]_inst 
       (.I(mst[2]),
        .O(mst_IBUF[2]));
  IBUF \mst_IBUF[3]_inst 
       (.I(mst[3]),
        .O(mst_IBUF[3]));
  OBUFT mstp_OBUFT_inst
       (.I(1'b0),
        .O(mstp),
        .T(mstp_TRI));
  IBUF mstpit_n_IBUF_inst
       (.I(mstpit_n),
        .O(mstpit_n_IBUF));
  OBUFT mstrt_OBUFT_inst
       (.I(1'b0),
        .O(mstrt),
        .T(mstrt_TRI));
  IBUF \mt_IBUF[10]_inst 
       (.I(mt[10]),
        .O(mt_IBUF[10]));
  IBUF \mt_IBUF[11]_inst 
       (.I(mt[11]),
        .O(mt_IBUF[11]));
  IBUF \mt_IBUF[12]_inst 
       (.I(mt[12]),
        .O(mt_IBUF[12]));
  IBUF \mt_IBUF[1]_inst 
       (.I(mt[1]),
        .O(mt_IBUF[1]));
  IBUF \mt_IBUF[2]_inst 
       (.I(mt[2]),
        .O(mt_IBUF[2]));
  IBUF \mt_IBUF[3]_inst 
       (.I(mt[3]),
        .O(mt_IBUF[3]));
  IBUF \mt_IBUF[4]_inst 
       (.I(mt[4]),
        .O(mt_IBUF[4]));
  IBUF \mt_IBUF[5]_inst 
       (.I(mt[5]),
        .O(mt_IBUF[5]));
  IBUF \mt_IBUF[6]_inst 
       (.I(mt[6]),
        .O(mt_IBUF[6]));
  IBUF \mt_IBUF[7]_inst 
       (.I(mt[7]),
        .O(mt_IBUF[7]));
  IBUF \mt_IBUF[8]_inst 
       (.I(mt[8]),
        .O(mt_IBUF[8]));
  IBUF \mt_IBUF[9]_inst 
       (.I(mt[9]),
        .O(mt_IBUF[9]));
  IBUF mtcal_n_IBUF_inst
       (.I(mtcal_n),
        .O(mtcal_n_IBUF));
  IBUF mtcsa_n_IBUF_inst
       (.I(mtcsa_n),
        .O(mtcsa_n_IBUF));
  OBUFT mtcsai_OBUFT_inst
       (.I(1'b0),
        .O(mtcsai),
        .T(mtcsai_TRI));
  IBUF mtemp_n_IBUF_inst
       (.I(mtemp_n),
        .O(mtemp_n_IBUF));
  IBUF mtemp_p_IBUF_inst
       (.I(mtemp_p),
        .O(mtemp_p_IBUF));
  IBUF mvfail_n_IBUF_inst
       (.I(mvfail_n),
        .O(leds_OBUF[5]));
  IBUF mwag_IBUF_inst
       (.I(mwag),
        .O(mwag_IBUF));
  IBUF mwarnf_n_IBUF_inst
       (.I(mwarnf_n),
        .O(mwarnf_n_IBUF));
  IBUF mwatch_n_IBUF_inst
       (.I(mwatch_n),
        .O(mwatch_n_IBUF));
  IBUF mwbbeg_IBUF_inst
       (.I(mwbbeg),
        .O(mwbbeg_IBUF));
  IBUF mwbg_IBUF_inst
       (.I(mwbg),
        .O(mwbg_IBUF));
  IBUF mwch_IBUF_inst
       (.I(mwch),
        .O(mwch_IBUF));
  IBUF mwebg_IBUF_inst
       (.I(mwebg),
        .O(mwebg_IBUF));
  IBUF mwfbg_IBUF_inst
       (.I(mwfbg),
        .O(mwfbg_IBUF));
  IBUF mwg_IBUF_inst
       (.I(mwg),
        .O(mwg_IBUF));
  IBUF \mwl_IBUF[10]_inst 
       (.I(mwl[10]),
        .O(mwl_IBUF[10]));
  IBUF \mwl_IBUF[11]_inst 
       (.I(mwl[11]),
        .O(mwl_IBUF[11]));
  IBUF \mwl_IBUF[12]_inst 
       (.I(mwl[12]),
        .O(mwl_IBUF[12]));
  IBUF \mwl_IBUF[13]_inst 
       (.I(mwl[13]),
        .O(mwl_IBUF[13]));
  IBUF \mwl_IBUF[14]_inst 
       (.I(mwl[14]),
        .O(mwl_IBUF[14]));
  IBUF \mwl_IBUF[15]_inst 
       (.I(mwl[15]),
        .O(mwl_IBUF[15]));
  IBUF \mwl_IBUF[16]_inst 
       (.I(mwl[16]),
        .O(mwl_IBUF[16]));
  IBUF \mwl_IBUF[1]_inst 
       (.I(mwl[1]),
        .O(mwl_IBUF[1]));
  IBUF \mwl_IBUF[2]_inst 
       (.I(mwl[2]),
        .O(mwl_IBUF[2]));
  IBUF \mwl_IBUF[3]_inst 
       (.I(mwl[3]),
        .O(mwl_IBUF[3]));
  IBUF \mwl_IBUF[4]_inst 
       (.I(mwl[4]),
        .O(mwl_IBUF[4]));
  IBUF \mwl_IBUF[5]_inst 
       (.I(mwl[5]),
        .O(mwl_IBUF[5]));
  IBUF \mwl_IBUF[6]_inst 
       (.I(mwl[6]),
        .O(mwl_IBUF[6]));
  IBUF \mwl_IBUF[7]_inst 
       (.I(mwl[7]),
        .O(mwl_IBUF[7]));
  IBUF \mwl_IBUF[8]_inst 
       (.I(mwl[8]),
        .O(mwl_IBUF[8]));
  IBUF \mwl_IBUF[9]_inst 
       (.I(mwl[9]),
        .O(mwl_IBUF[9]));
  IBUF mwlg_IBUF_inst
       (.I(mwlg),
        .O(mwlg_IBUF));
  IBUF mwqg_IBUF_inst
       (.I(mwqg),
        .O(mwqg_IBUF));
  IBUF mwsg_IBUF_inst
       (.I(mwsg),
        .O(mwsg_IBUF));
  IBUF mwyg_IBUF_inst
       (.I(mwyg),
        .O(mwyg_IBUF));
  IBUF mwzg_IBUF_inst
       (.I(mwzg),
        .O(mwzg_IBUF));
  OBUFT nhalga_OBUFT_inst
       (.I(1'b0),
        .O(nhalga),
        .T(nhalga_TRI));
  OBUF nhstrt1_OBUF_inst
       (.I(nhstrt1_OBUF),
        .O(nhstrt1));
  OBUF nhstrt2_OBUF_inst
       (.I(nhstrt2_OBUF),
        .O(nhstrt2));
  OBUF oe_n_OBUF_inst
       (.I(oe_n_OBUF),
        .O(oe_n));
  IBUF p3v3io_n_IBUF_inst
       (.I(p3v3io_n),
        .O(p3v3io_n_IBUF));
  IBUF p3v3io_p_IBUF_inst
       (.I(p3v3io_p),
        .O(p3v3io_p_IBUF));
  IBUF p4sw_n_IBUF_inst
       (.I(p4sw_n),
        .O(p4sw_n_IBUF));
  IBUF p4sw_p_IBUF_inst
       (.I(p4sw_p),
        .O(p4sw_p_IBUF));
  OBUF rd_n_OBUF_inst
       (.I(rd_n_OBUF),
        .O(rd_n));
  IBUF rst_n_IBUF_inst
       (.I(rst_n),
        .O(rst_n_IBUF));
  IBUF rxf_n_IBUF_inst
       (.I(rxf_n),
        .O(rxf_n_IBUF));
  OBUF siwu_OBUF_inst
       (.I(1'b1),
        .O(siwu));
  IBUF txe_n_IBUF_inst
       (.I(txe_n),
        .O(txe_n_IBUF));
  OBUF wr_n_OBUF_inst
       (.I(wr_n_OBUF),
        .O(wr_n));
endmodule

module channel
   (\val_reg[15]_0 ,
    \val_reg[1]_0 ,
    D,
    clk_IBUF_BUFG,
    \val_reg[1]_1 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]D;
  input clk_IBUF_BUFG;
  input \val_reg[1]_1 ;

  wire [14:0]D;
  wire clk_IBUF_BUFG;
  wire [14:0]\val_reg[15]_0 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[1]_1 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(D[8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized0
   (rst_n,
    \val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[14]_0 ,
    \val_reg[13]_0 ,
    \val_reg[12]_0 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_0 ,
    \active_cmd_reg[21] ,
    \active_cmd_reg[21]_0 ,
    \active_cmd_reg[21]_1 ,
    \active_cmd_reg[21]_2 ,
    \active_cmd_reg[21]_3 ,
    \active_cmd_reg[21]_4 ,
    \active_cmd_reg[21]_5 ,
    rst_n_IBUF,
    read_msg_queue_i_80,
    read_msg_queue_i_80_0,
    read_msg_queue_i_80_1,
    read_msg_queue_i_80_2,
    read_msg_queue_i_80_3,
    read_msg_queue_i_54,
    read_msg_queue_i_54_0,
    read_msg_queue_i_131_0,
    read_msg_queue_i_131_1,
    read_msg_queue_i_57,
    read_msg_queue_i_136_0,
    read_msg_queue_i_60,
    read_msg_queue_i_141_0,
    read_msg_queue_i_63,
    read_msg_queue_i_146_0,
    read_msg_queue_i_66,
    read_msg_queue_i_151_0,
    read_msg_queue_i_69,
    read_msg_queue_i_156_0,
    read_msg_queue_i_72,
    read_msg_queue_i_161_0,
    \val_reg[1]_0 ,
    \val_reg[15]_2 ,
    clk_IBUF_BUFG);
  output rst_n;
  output \val_reg[15]_0 ;
  output [14:0]\val_reg[15]_1 ;
  output \val_reg[14]_0 ;
  output \val_reg[13]_0 ;
  output \val_reg[12]_0 ;
  output \val_reg[11]_0 ;
  output \val_reg[10]_0 ;
  output \val_reg[9]_0 ;
  output \val_reg[8]_0 ;
  output \active_cmd_reg[21] ;
  output \active_cmd_reg[21]_0 ;
  output \active_cmd_reg[21]_1 ;
  output \active_cmd_reg[21]_2 ;
  output \active_cmd_reg[21]_3 ;
  output \active_cmd_reg[21]_4 ;
  output \active_cmd_reg[21]_5 ;
  input rst_n_IBUF;
  input [14:0]read_msg_queue_i_80;
  input read_msg_queue_i_80_0;
  input [14:0]read_msg_queue_i_80_1;
  input read_msg_queue_i_80_2;
  input [14:0]read_msg_queue_i_80_3;
  input read_msg_queue_i_54;
  input read_msg_queue_i_54_0;
  input read_msg_queue_i_131_0;
  input read_msg_queue_i_131_1;
  input read_msg_queue_i_57;
  input read_msg_queue_i_136_0;
  input read_msg_queue_i_60;
  input read_msg_queue_i_141_0;
  input read_msg_queue_i_63;
  input read_msg_queue_i_146_0;
  input read_msg_queue_i_66;
  input read_msg_queue_i_151_0;
  input read_msg_queue_i_69;
  input read_msg_queue_i_156_0;
  input read_msg_queue_i_72;
  input read_msg_queue_i_161_0;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_2 ;
  input clk_IBUF_BUFG;

  wire \active_cmd_reg[21] ;
  wire \active_cmd_reg[21]_0 ;
  wire \active_cmd_reg[21]_1 ;
  wire \active_cmd_reg[21]_2 ;
  wire \active_cmd_reg[21]_3 ;
  wire \active_cmd_reg[21]_4 ;
  wire \active_cmd_reg[21]_5 ;
  wire clk_IBUF_BUFG;
  wire read_msg_queue_i_131_0;
  wire read_msg_queue_i_131_1;
  wire read_msg_queue_i_136_0;
  wire read_msg_queue_i_141_0;
  wire read_msg_queue_i_146_0;
  wire read_msg_queue_i_151_0;
  wire read_msg_queue_i_156_0;
  wire read_msg_queue_i_161_0;
  wire read_msg_queue_i_218_n_0;
  wire read_msg_queue_i_224_n_0;
  wire read_msg_queue_i_230_n_0;
  wire read_msg_queue_i_236_n_0;
  wire read_msg_queue_i_241_n_0;
  wire read_msg_queue_i_246_n_0;
  wire read_msg_queue_i_251_n_0;
  wire read_msg_queue_i_260_n_0;
  wire read_msg_queue_i_264_n_0;
  wire read_msg_queue_i_268_n_0;
  wire read_msg_queue_i_275_n_0;
  wire read_msg_queue_i_281_n_0;
  wire read_msg_queue_i_287_n_0;
  wire read_msg_queue_i_293_n_0;
  wire read_msg_queue_i_54;
  wire read_msg_queue_i_54_0;
  wire read_msg_queue_i_57;
  wire read_msg_queue_i_60;
  wire read_msg_queue_i_63;
  wire read_msg_queue_i_66;
  wire read_msg_queue_i_69;
  wire read_msg_queue_i_72;
  wire [14:0]read_msg_queue_i_80;
  wire read_msg_queue_i_80_0;
  wire [14:0]read_msg_queue_i_80_1;
  wire read_msg_queue_i_80_2;
  wire [14:0]read_msg_queue_i_80_3;
  wire rst_n;
  wire rst_n_IBUF;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_2 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \active_cmd[38]_i_1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  MUXF8 read_msg_queue_i_131
       (.I0(read_msg_queue_i_218_n_0),
        .I1(read_msg_queue_i_54_0),
        .O(\active_cmd_reg[21] ),
        .S(read_msg_queue_i_54));
  MUXF8 read_msg_queue_i_136
       (.I0(read_msg_queue_i_224_n_0),
        .I1(read_msg_queue_i_57),
        .O(\active_cmd_reg[21]_0 ),
        .S(read_msg_queue_i_54));
  MUXF8 read_msg_queue_i_141
       (.I0(read_msg_queue_i_230_n_0),
        .I1(read_msg_queue_i_60),
        .O(\active_cmd_reg[21]_1 ),
        .S(read_msg_queue_i_54));
  MUXF8 read_msg_queue_i_146
       (.I0(read_msg_queue_i_236_n_0),
        .I1(read_msg_queue_i_63),
        .O(\active_cmd_reg[21]_2 ),
        .S(read_msg_queue_i_54));
  MUXF8 read_msg_queue_i_151
       (.I0(read_msg_queue_i_241_n_0),
        .I1(read_msg_queue_i_66),
        .O(\active_cmd_reg[21]_3 ),
        .S(read_msg_queue_i_54));
  MUXF8 read_msg_queue_i_156
       (.I0(read_msg_queue_i_246_n_0),
        .I1(read_msg_queue_i_69),
        .O(\active_cmd_reg[21]_4 ),
        .S(read_msg_queue_i_54));
  MUXF8 read_msg_queue_i_161
       (.I0(read_msg_queue_i_251_n_0),
        .I1(read_msg_queue_i_72),
        .O(\active_cmd_reg[21]_5 ),
        .S(read_msg_queue_i_54));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_169
       (.I0(\val_reg[15]_1 [14]),
        .I1(read_msg_queue_i_80[14]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[14]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[14]),
        .O(\val_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_175
       (.I0(\val_reg[15]_1 [13]),
        .I1(read_msg_queue_i_80[13]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[13]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[13]),
        .O(\val_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_179
       (.I0(\val_reg[15]_1 [12]),
        .I1(read_msg_queue_i_80[12]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[12]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[12]),
        .O(\val_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_185
       (.I0(\val_reg[15]_1 [11]),
        .I1(read_msg_queue_i_80[11]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[11]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[11]),
        .O(\val_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_191
       (.I0(\val_reg[15]_1 [10]),
        .I1(read_msg_queue_i_80[10]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[10]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[10]),
        .O(\val_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_197
       (.I0(\val_reg[15]_1 [9]),
        .I1(read_msg_queue_i_80[9]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[9]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[9]),
        .O(\val_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_203
       (.I0(\val_reg[15]_1 [8]),
        .I1(read_msg_queue_i_80[8]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[8]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[8]),
        .O(\val_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_213
       (.I0(\val_reg[15]_1 [7]),
        .I1(read_msg_queue_i_80[7]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[7]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[7]),
        .O(\val_reg[8]_0 ));
  MUXF7 read_msg_queue_i_218
       (.I0(read_msg_queue_i_260_n_0),
        .I1(read_msg_queue_i_131_1),
        .O(read_msg_queue_i_218_n_0),
        .S(read_msg_queue_i_131_0));
  MUXF7 read_msg_queue_i_224
       (.I0(read_msg_queue_i_264_n_0),
        .I1(read_msg_queue_i_136_0),
        .O(read_msg_queue_i_224_n_0),
        .S(read_msg_queue_i_131_0));
  MUXF7 read_msg_queue_i_230
       (.I0(read_msg_queue_i_268_n_0),
        .I1(read_msg_queue_i_141_0),
        .O(read_msg_queue_i_230_n_0),
        .S(read_msg_queue_i_131_0));
  MUXF7 read_msg_queue_i_236
       (.I0(read_msg_queue_i_275_n_0),
        .I1(read_msg_queue_i_146_0),
        .O(read_msg_queue_i_236_n_0),
        .S(read_msg_queue_i_131_0));
  MUXF7 read_msg_queue_i_241
       (.I0(read_msg_queue_i_281_n_0),
        .I1(read_msg_queue_i_151_0),
        .O(read_msg_queue_i_241_n_0),
        .S(read_msg_queue_i_131_0));
  MUXF7 read_msg_queue_i_246
       (.I0(read_msg_queue_i_287_n_0),
        .I1(read_msg_queue_i_156_0),
        .O(read_msg_queue_i_246_n_0),
        .S(read_msg_queue_i_131_0));
  MUXF7 read_msg_queue_i_251
       (.I0(read_msg_queue_i_293_n_0),
        .I1(read_msg_queue_i_161_0),
        .O(read_msg_queue_i_251_n_0),
        .S(read_msg_queue_i_131_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_260
       (.I0(\val_reg[15]_1 [6]),
        .I1(read_msg_queue_i_80[6]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[6]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[6]),
        .O(read_msg_queue_i_260_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_264
       (.I0(\val_reg[15]_1 [5]),
        .I1(read_msg_queue_i_80[5]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[5]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[5]),
        .O(read_msg_queue_i_264_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_268
       (.I0(\val_reg[15]_1 [4]),
        .I1(read_msg_queue_i_80[4]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[4]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[4]),
        .O(read_msg_queue_i_268_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_275
       (.I0(\val_reg[15]_1 [3]),
        .I1(read_msg_queue_i_80[3]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[3]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[3]),
        .O(read_msg_queue_i_275_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_281
       (.I0(\val_reg[15]_1 [2]),
        .I1(read_msg_queue_i_80[2]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[2]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[2]),
        .O(read_msg_queue_i_281_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_287
       (.I0(\val_reg[15]_1 [1]),
        .I1(read_msg_queue_i_80[1]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[1]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[1]),
        .O(read_msg_queue_i_287_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_293
       (.I0(\val_reg[15]_1 [0]),
        .I1(read_msg_queue_i_80[0]),
        .I2(read_msg_queue_i_80_0),
        .I3(read_msg_queue_i_80_1[0]),
        .I4(read_msg_queue_i_80_2),
        .I5(read_msg_queue_i_80_3[0]),
        .O(read_msg_queue_i_293_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [9]),
        .Q(\val_reg[15]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [10]),
        .Q(\val_reg[15]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [11]),
        .Q(\val_reg[15]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [12]),
        .Q(\val_reg[15]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [13]),
        .Q(\val_reg[15]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [14]),
        .Q(\val_reg[15]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [0]),
        .Q(\val_reg[15]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [1]),
        .Q(\val_reg[15]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [2]),
        .Q(\val_reg[15]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [3]),
        .Q(\val_reg[15]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [4]),
        .Q(\val_reg[15]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [5]),
        .Q(\val_reg[15]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [6]),
        .Q(\val_reg[15]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [7]),
        .Q(\val_reg[15]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[15]_2 [8]),
        .Q(\val_reg[15]_1 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized1
   (\val_reg[8]_0 ,
    \val_reg[1]_0 ,
    \val_reg[8]_1 ,
    clk_IBUF_BUFG,
    \val_reg[8]_2 );
  output [7:0]\val_reg[8]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [7:0]\val_reg[8]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[8]_2 ;

  wire clk_IBUF_BUFG;
  wire [0:0]\val_reg[1]_0 ;
  wire [7:0]\val_reg[8]_0 ;
  wire [7:0]\val_reg[8]_1 ;
  wire \val_reg[8]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [0]),
        .Q(\val_reg[8]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [1]),
        .Q(\val_reg[8]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [2]),
        .Q(\val_reg[8]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [3]),
        .Q(\val_reg[8]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [4]),
        .Q(\val_reg[8]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [5]),
        .Q(\val_reg[8]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [6]),
        .Q(\val_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[8]_2 ),
        .D(\val_reg[8]_1 [7]),
        .Q(\val_reg[8]_0 [7]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized10
   (\val_reg[7]_0 ,
    \val_reg[1]_0 ,
    \val_reg[7]_1 ,
    clk_IBUF_BUFG,
    \val_reg[7]_2 );
  output [6:0]\val_reg[7]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [6:0]\val_reg[7]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[7]_2 ;

  wire clk_IBUF_BUFG;
  wire [0:0]\val_reg[1]_0 ;
  wire [6:0]\val_reg[7]_0 ;
  wire [6:0]\val_reg[7]_1 ;
  wire \val_reg[7]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [0]),
        .Q(\val_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [1]),
        .Q(\val_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [2]),
        .Q(\val_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [3]),
        .Q(\val_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [4]),
        .Q(\val_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [5]),
        .Q(\val_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_2 ),
        .D(\val_reg[7]_1 [6]),
        .Q(\val_reg[7]_0 [6]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized11
   (\val_reg[15]_0 ,
    \val_reg[1]_0 ,
    \val_reg[15]_1 ,
    clk_IBUF_BUFG,
    \val_reg[15]_2 ,
    \val_reg[13]_0 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_2 ;
  input \val_reg[13]_0 ;

  wire clk_IBUF_BUFG;
  wire \val_reg[13]_0 ;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire \val_reg[15]_2 ;
  wire [0:0]\val_reg[1]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized12
   (rst_n,
    \val_reg[7]_0 ,
    \val_reg[15]_0 ,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    rst_n_IBUF,
    read_msg_queue_i_219,
    read_msg_queue_i_219_0,
    read_msg_queue_i_219_1,
    read_msg_queue_i_219_2,
    read_msg_queue_i_231,
    \val_reg[1]_1 ,
    \val_reg[15]_1 ,
    clk_IBUF_BUFG,
    \val_reg[14]_0 );
  output rst_n;
  output \val_reg[7]_0 ;
  output [14:0]\val_reg[15]_0 ;
  output \val_reg[6]_0 ;
  output \val_reg[5]_0 ;
  output \val_reg[4]_0 ;
  output \val_reg[3]_0 ;
  output \val_reg[2]_0 ;
  output \val_reg[1]_0 ;
  input rst_n_IBUF;
  input [6:0]read_msg_queue_i_219;
  input read_msg_queue_i_219_0;
  input read_msg_queue_i_219_1;
  input [6:0]read_msg_queue_i_219_2;
  input [4:0]read_msg_queue_i_231;
  input [0:0]\val_reg[1]_1 ;
  input [14:0]\val_reg[15]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[14]_0 ;

  wire clk_IBUF_BUFG;
  wire [6:0]read_msg_queue_i_219;
  wire read_msg_queue_i_219_0;
  wire read_msg_queue_i_219_1;
  wire [6:0]read_msg_queue_i_219_2;
  wire [4:0]read_msg_queue_i_231;
  wire rst_n;
  wire rst_n_IBUF;
  wire \val_reg[14]_0 ;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire \val_reg[1]_0 ;
  wire [0:0]\val_reg[1]_1 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    read_msg_queue_i_263
       (.I0(\val_reg[15]_0 [6]),
        .I1(read_msg_queue_i_219[6]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_1),
        .I4(read_msg_queue_i_219_2[6]),
        .O(\val_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    read_msg_queue_i_267
       (.I0(\val_reg[15]_0 [5]),
        .I1(read_msg_queue_i_219[5]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_1),
        .I4(read_msg_queue_i_219_2[5]),
        .O(\val_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_271
       (.I0(\val_reg[15]_0 [4]),
        .I1(read_msg_queue_i_219[4]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_2[4]),
        .I4(read_msg_queue_i_219_1),
        .I5(read_msg_queue_i_231[4]),
        .O(\val_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_278
       (.I0(\val_reg[15]_0 [3]),
        .I1(read_msg_queue_i_219[3]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_2[3]),
        .I4(read_msg_queue_i_219_1),
        .I5(read_msg_queue_i_231[3]),
        .O(\val_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_284
       (.I0(\val_reg[15]_0 [2]),
        .I1(read_msg_queue_i_219[2]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_2[2]),
        .I4(read_msg_queue_i_219_1),
        .I5(read_msg_queue_i_231[2]),
        .O(\val_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_290
       (.I0(\val_reg[15]_0 [1]),
        .I1(read_msg_queue_i_219[1]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_2[1]),
        .I4(read_msg_queue_i_219_1),
        .I5(read_msg_queue_i_231[1]),
        .O(\val_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_296
       (.I0(\val_reg[15]_0 [0]),
        .I1(read_msg_queue_i_219[0]),
        .I2(read_msg_queue_i_219_0),
        .I3(read_msg_queue_i_219_2[0]),
        .I4(read_msg_queue_i_219_1),
        .I5(read_msg_queue_i_231[0]),
        .O(\val_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(rst_n),
        .D(\val_reg[15]_1 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized13
   (\val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[15]_2 ,
    clk_IBUF_BUFG,
    \val_reg[15]_3 ,
    \val_reg[5]_0 ,
    \val_reg[1]_0 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[15]_1 ;
  input [14:0]\val_reg[15]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_3 ;
  input \val_reg[5]_0 ;
  input \val_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire [14:0]\val_reg[15]_0 ;
  wire [0:0]\val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_2 ;
  wire \val_reg[15]_3 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[5]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[15]_2 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[15]_2 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[15]_2 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[15]_2 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized14
   (\val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[14]_0 ,
    \val_reg[13]_0 ,
    \val_reg[12]_0 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    read_msg_queue_i_84,
    read_msg_queue_i_84_0,
    \val_reg[1]_0 ,
    \val_reg[15]_2 ,
    clk_IBUF_BUFG,
    \val_reg[15]_3 ,
    \val_reg[5]_0 ,
    \val_reg[1]_1 );
  output \val_reg[15]_0 ;
  output [14:0]\val_reg[15]_1 ;
  output \val_reg[14]_0 ;
  output \val_reg[13]_0 ;
  output \val_reg[12]_0 ;
  output \val_reg[11]_0 ;
  output \val_reg[10]_0 ;
  input read_msg_queue_i_84;
  input [5:0]read_msg_queue_i_84_0;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_3 ;
  input \val_reg[5]_0 ;
  input \val_reg[1]_1 ;

  wire clk_IBUF_BUFG;
  wire read_msg_queue_i_84;
  wire [5:0]read_msg_queue_i_84_0;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_2 ;
  wire \val_reg[15]_3 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[5]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    read_msg_queue_i_171
       (.I0(\val_reg[15]_1 [14]),
        .I1(read_msg_queue_i_84),
        .I2(read_msg_queue_i_84_0[5]),
        .O(\val_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    read_msg_queue_i_177
       (.I0(\val_reg[15]_1 [13]),
        .I1(read_msg_queue_i_84),
        .I2(read_msg_queue_i_84_0[4]),
        .O(\val_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    read_msg_queue_i_181
       (.I0(\val_reg[15]_1 [12]),
        .I1(read_msg_queue_i_84),
        .I2(read_msg_queue_i_84_0[3]),
        .O(\val_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    read_msg_queue_i_187
       (.I0(\val_reg[15]_1 [11]),
        .I1(read_msg_queue_i_84),
        .I2(read_msg_queue_i_84_0[2]),
        .O(\val_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    read_msg_queue_i_193
       (.I0(\val_reg[15]_1 [10]),
        .I1(read_msg_queue_i_84),
        .I2(read_msg_queue_i_84_0[1]),
        .O(\val_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    read_msg_queue_i_199
       (.I0(\val_reg[15]_1 [9]),
        .I1(read_msg_queue_i_84),
        .I2(read_msg_queue_i_84_0[0]),
        .O(\val_reg[10]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [9]),
        .Q(\val_reg[15]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [10]),
        .Q(\val_reg[15]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [11]),
        .Q(\val_reg[15]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [12]),
        .Q(\val_reg[15]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [13]),
        .Q(\val_reg[15]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [14]),
        .Q(\val_reg[15]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [0]),
        .Q(\val_reg[15]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [1]),
        .Q(\val_reg[15]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [2]),
        .Q(\val_reg[15]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [3]),
        .Q(\val_reg[15]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [4]),
        .Q(\val_reg[15]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [5]),
        .Q(\val_reg[15]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [6]),
        .Q(\val_reg[15]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [7]),
        .Q(\val_reg[15]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_2 [8]),
        .Q(\val_reg[15]_1 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized15
   (\val_reg[15]_0 ,
    \val_reg[1]_0 ,
    \val_reg[15]_1 ,
    clk_IBUF_BUFG,
    \val_reg[15]_2 ,
    \val_reg[5]_0 ,
    \val_reg[1]_1 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_2 ;
  input \val_reg[5]_0 ;
  input \val_reg[1]_1 ;

  wire clk_IBUF_BUFG;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire \val_reg[15]_2 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[5]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_1 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_1 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_1 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_1 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_1 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_1 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_1 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_1 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_0 ),
        .D(\val_reg[15]_1 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized16
   (\val_reg[10]_0 ,
    Q,
    \val_reg[11]_0 ,
    \val_reg[12]_0 ,
    \val_reg[13]_0 ,
    \val_reg[14]_0 ,
    \val_reg[15]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_0 ,
    \val_reg[7]_0 ,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    read_msg_queue_i_44,
    read_msg_queue_i_24,
    read_msg_queue_i_44_0,
    read_msg_queue_i_44_1,
    read_msg_queue_i_44_2,
    read_msg_queue_i_40,
    read_msg_queue_i_36,
    read_msg_queue_i_32,
    read_msg_queue_i_28,
    read_msg_queue_i_24_0,
    read_msg_queue_i_121,
    read_msg_queue_i_121_0,
    \val_reg[15]_1 ,
    \val_reg[15]_2 ,
    clk_IBUF_BUFG,
    \val_reg[15]_3 ,
    \val_reg[4]_1 ,
    \val_reg[1]_1 );
  output \val_reg[10]_0 ;
  output [14:0]Q;
  output \val_reg[11]_0 ;
  output \val_reg[12]_0 ;
  output \val_reg[13]_0 ;
  output \val_reg[14]_0 ;
  output \val_reg[15]_0 ;
  output \val_reg[9]_0 ;
  output \val_reg[8]_0 ;
  output \val_reg[7]_0 ;
  output \val_reg[6]_0 ;
  output \val_reg[5]_0 ;
  output \val_reg[4]_0 ;
  output \val_reg[3]_0 ;
  output \val_reg[2]_0 ;
  output \val_reg[1]_0 ;
  input read_msg_queue_i_44;
  input [14:0]read_msg_queue_i_24;
  input read_msg_queue_i_44_0;
  input read_msg_queue_i_44_1;
  input read_msg_queue_i_44_2;
  input read_msg_queue_i_40;
  input read_msg_queue_i_36;
  input read_msg_queue_i_32;
  input read_msg_queue_i_28;
  input read_msg_queue_i_24_0;
  input [8:0]read_msg_queue_i_121;
  input [8:0]read_msg_queue_i_121_0;
  input [0:0]\val_reg[15]_1 ;
  input [14:0]\val_reg[15]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_3 ;
  input \val_reg[4]_1 ;
  input \val_reg[1]_1 ;

  wire [14:0]Q;
  wire clk_IBUF_BUFG;
  wire [8:0]read_msg_queue_i_121;
  wire [8:0]read_msg_queue_i_121_0;
  wire [14:0]read_msg_queue_i_24;
  wire read_msg_queue_i_24_0;
  wire read_msg_queue_i_28;
  wire read_msg_queue_i_32;
  wire read_msg_queue_i_36;
  wire read_msg_queue_i_40;
  wire read_msg_queue_i_44;
  wire read_msg_queue_i_44_0;
  wire read_msg_queue_i_44_1;
  wire read_msg_queue_i_44_2;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15]_0 ;
  wire [0:0]\val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_2 ;
  wire \val_reg[15]_3 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[4]_0 ;
  wire \val_reg[4]_1 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    read_msg_queue_i_103
       (.I0(Q[11]),
        .I1(read_msg_queue_i_44),
        .I2(read_msg_queue_i_24[11]),
        .I3(read_msg_queue_i_44_0),
        .I4(read_msg_queue_i_36),
        .I5(read_msg_queue_i_44_2),
        .O(\val_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    read_msg_queue_i_109
       (.I0(Q[10]),
        .I1(read_msg_queue_i_44),
        .I2(read_msg_queue_i_24[10]),
        .I3(read_msg_queue_i_44_0),
        .I4(read_msg_queue_i_40),
        .I5(read_msg_queue_i_44_2),
        .O(\val_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    read_msg_queue_i_115
       (.I0(Q[9]),
        .I1(read_msg_queue_i_44),
        .I2(read_msg_queue_i_24[9]),
        .I3(read_msg_queue_i_44_0),
        .I4(read_msg_queue_i_44_1),
        .I5(read_msg_queue_i_44_2),
        .O(\val_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_205
       (.I0(Q[8]),
        .I1(read_msg_queue_i_24[8]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[8]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[8]),
        .O(\val_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_209
       (.I0(Q[7]),
        .I1(read_msg_queue_i_24[7]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[7]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[7]),
        .O(\val_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_217
       (.I0(Q[6]),
        .I1(read_msg_queue_i_24[6]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[6]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[6]),
        .O(\val_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_223
       (.I0(Q[5]),
        .I1(read_msg_queue_i_24[5]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[5]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[5]),
        .O(\val_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_229
       (.I0(Q[4]),
        .I1(read_msg_queue_i_24[4]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[4]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[4]),
        .O(\val_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_235
       (.I0(Q[3]),
        .I1(read_msg_queue_i_24[3]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[3]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[3]),
        .O(\val_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_240
       (.I0(Q[2]),
        .I1(read_msg_queue_i_24[2]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[2]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[2]),
        .O(\val_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_245
       (.I0(Q[1]),
        .I1(read_msg_queue_i_24[1]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[1]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[1]),
        .O(\val_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_250
       (.I0(Q[0]),
        .I1(read_msg_queue_i_24[0]),
        .I2(read_msg_queue_i_44_0),
        .I3(read_msg_queue_i_121[0]),
        .I4(read_msg_queue_i_44),
        .I5(read_msg_queue_i_121_0[0]),
        .O(\val_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    read_msg_queue_i_84
       (.I0(Q[14]),
        .I1(read_msg_queue_i_44),
        .I2(read_msg_queue_i_24[14]),
        .I3(read_msg_queue_i_44_0),
        .I4(read_msg_queue_i_24_0),
        .I5(read_msg_queue_i_44_2),
        .O(\val_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    read_msg_queue_i_91
       (.I0(Q[13]),
        .I1(read_msg_queue_i_44),
        .I2(read_msg_queue_i_24[13]),
        .I3(read_msg_queue_i_44_0),
        .I4(read_msg_queue_i_28),
        .I5(read_msg_queue_i_44_2),
        .O(\val_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    read_msg_queue_i_97
       (.I0(Q[12]),
        .I1(read_msg_queue_i_44),
        .I2(read_msg_queue_i_24[12]),
        .I3(read_msg_queue_i_44_0),
        .I4(read_msg_queue_i_32),
        .I5(read_msg_queue_i_44_2),
        .O(\val_reg[13]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[15]_3 ),
        .D(\val_reg[15]_2 [14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[15]_2 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[4]_1 ),
        .D(\val_reg[15]_2 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[4]_1 ),
        .D(\val_reg[15]_2 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[4]_1 ),
        .D(\val_reg[15]_2 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[4]_1 ),
        .D(\val_reg[15]_2 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[4]_1 ),
        .D(\val_reg[15]_2 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[15]_1 ),
        .CLR(\val_reg[4]_1 ),
        .D(\val_reg[15]_2 [8]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized2
   (\val_reg[8]_0 ,
    \val_reg[1]_0 ,
    \val_reg[8]_1 ,
    clk_IBUF_BUFG,
    \val_reg[1]_1 );
  output [7:0]\val_reg[8]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [7:0]\val_reg[8]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[1]_1 ;

  wire clk_IBUF_BUFG;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire [7:0]\val_reg[8]_0 ;
  wire [7:0]\val_reg[8]_1 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [0]),
        .Q(\val_reg[8]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [1]),
        .Q(\val_reg[8]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [2]),
        .Q(\val_reg[8]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [3]),
        .Q(\val_reg[8]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [4]),
        .Q(\val_reg[8]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [5]),
        .Q(\val_reg[8]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [6]),
        .Q(\val_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[8]_1 [7]),
        .Q(\val_reg[8]_0 [7]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized3
   (fext,
    \val_reg[3]_0 ,
    clk_IBUF_BUFG,
    \val_reg[3]_1 ,
    \val_reg[2]_0 ,
    \val_reg[2]_1 ,
    \val_reg[1]_0 );
  output [7:5]fext;
  input \val_reg[3]_0 ;
  input clk_IBUF_BUFG;
  input \val_reg[3]_1 ;
  input \val_reg[2]_0 ;
  input \val_reg[2]_1 ;
  input \val_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire [7:5]fext;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[2]_1 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[3]_1 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[2]_1 ),
        .D(\val_reg[1]_0 ),
        .Q(fext[5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[2]_1 ),
        .D(\val_reg[2]_0 ),
        .Q(fext[6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[3]_1 ),
        .D(\val_reg[3]_0 ),
        .Q(fext[7]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized4
   (\val_reg[8]_0 ,
    \val_reg[15]_0 ,
    \val_reg[7]_0 ,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    DI,
    \val_reg[15]_1 ,
    \rywd_timer_reg[11] ,
    \rywd_timer_reg[7] ,
    E,
    \val_reg[15]_2 ,
    \val_reg[14]_0 ,
    \val_reg[14]_1 ,
    \val_reg[15]_3 ,
    \val_reg[14]_2 ,
    prio_disp,
    CO,
    O,
    read_msg_queue_i_126,
    read_msg_queue_i_126_0,
    read_msg_queue_i_126_1,
    read_msg_queue_i_126_2,
    fext,
    rywd_timer_reg,
    \reg2_reg[14] ,
    \reg2_reg[14]_0 ,
    S,
    \val_reg[1]_1 ,
    \val_reg[15]_4 ,
    clk_IBUF_BUFG,
    \val_reg[15]_5 ,
    \val_reg[1]_2 );
  output \val_reg[8]_0 ;
  output [14:0]\val_reg[15]_0 ;
  output \val_reg[7]_0 ;
  output \val_reg[6]_0 ;
  output \val_reg[5]_0 ;
  output \val_reg[4]_0 ;
  output \val_reg[3]_0 ;
  output \val_reg[2]_0 ;
  output \val_reg[1]_0 ;
  output [1:0]DI;
  output \val_reg[15]_1 ;
  output [2:0]\rywd_timer_reg[11] ;
  output [2:0]\rywd_timer_reg[7] ;
  output [2:0]E;
  output [2:0]\val_reg[15]_2 ;
  output [1:0]\val_reg[14]_0 ;
  output [0:0]\val_reg[14]_1 ;
  output [0:0]\val_reg[15]_3 ;
  output [0:0]\val_reg[14]_2 ;
  output prio_disp;
  output [0:0]CO;
  output [3:0]O;
  input read_msg_queue_i_126;
  input [7:0]read_msg_queue_i_126_0;
  input read_msg_queue_i_126_1;
  input [7:0]read_msg_queue_i_126_2;
  input [7:5]fext;
  input [11:0]rywd_timer_reg;
  input \reg2_reg[14] ;
  input [3:0]\reg2_reg[14]_0 ;
  input [3:0]S;
  input [0:0]\val_reg[1]_1 ;
  input [14:0]\val_reg[15]_4 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_5 ;
  input \val_reg[1]_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [2:0]E;
  wire [3:0]O;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [7:5]fext;
  wire prio_disp;
  wire read_msg_queue_i_126;
  wire [7:0]read_msg_queue_i_126_0;
  wire read_msg_queue_i_126_1;
  wire [7:0]read_msg_queue_i_126_2;
  wire \reg2_reg[14] ;
  wire [3:0]\reg2_reg[14]_0 ;
  wire \rywd_timer[0]_i_3_n_0 ;
  wire \rywd_timer[0]_i_4_n_0 ;
  wire \rywd_timer[0]_i_5_n_0 ;
  wire \rywd_timer[0]_i_6_n_0 ;
  wire [11:0]rywd_timer_reg;
  wire \rywd_timer_reg[0]_i_2_n_1 ;
  wire \rywd_timer_reg[0]_i_2_n_2 ;
  wire \rywd_timer_reg[0]_i_2_n_3 ;
  wire [2:0]\rywd_timer_reg[11] ;
  wire [2:0]\rywd_timer_reg[7] ;
  wire [1:0]\val_reg[14]_0 ;
  wire [0:0]\val_reg[14]_1 ;
  wire [0:0]\val_reg[14]_2 ;
  wire [14:0]\val_reg[15]_0 ;
  wire \val_reg[15]_1 ;
  wire [2:0]\val_reg[15]_2 ;
  wire [0:0]\val_reg[15]_3 ;
  wire [14:0]\val_reg[15]_4 ;
  wire \val_reg[15]_5 ;
  wire \val_reg[1]_0 ;
  wire [0:0]\val_reg[1]_1 ;
  wire \val_reg[1]_2 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire \val_reg[8]_0 ;
  wire vel_i_4_n_0;

  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \noun[9]_i_1 
       (.I0(\val_reg[15]_1 ),
        .I1(\reg2_reg[14] ),
        .I2(\val_reg[15]_0 [13]),
        .I3(\val_reg[15]_0 [12]),
        .I4(\val_reg[15]_0 [14]),
        .I5(\val_reg[15]_0 [11]),
        .O(\val_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \prog[9]_i_1 
       (.I0(\val_reg[15]_1 ),
        .I1(\reg2_reg[14] ),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_0 [13]),
        .I4(\val_reg[15]_0 [11]),
        .I5(\val_reg[15]_0 [12]),
        .O(\val_reg[15]_3 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    read_msg_queue_i_212
       (.I0(\val_reg[15]_0 [7]),
        .I1(read_msg_queue_i_126),
        .I2(read_msg_queue_i_126_0[7]),
        .I3(read_msg_queue_i_126_1),
        .I4(read_msg_queue_i_126_2[7]),
        .O(\val_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_261
       (.I0(\val_reg[15]_0 [6]),
        .I1(fext[7]),
        .I2(read_msg_queue_i_126),
        .I3(read_msg_queue_i_126_0[6]),
        .I4(read_msg_queue_i_126_1),
        .I5(read_msg_queue_i_126_2[6]),
        .O(\val_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_265
       (.I0(\val_reg[15]_0 [5]),
        .I1(fext[6]),
        .I2(read_msg_queue_i_126),
        .I3(read_msg_queue_i_126_0[5]),
        .I4(read_msg_queue_i_126_1),
        .I5(read_msg_queue_i_126_2[5]),
        .O(\val_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_269
       (.I0(\val_reg[15]_0 [4]),
        .I1(fext[5]),
        .I2(read_msg_queue_i_126),
        .I3(read_msg_queue_i_126_0[4]),
        .I4(read_msg_queue_i_126_1),
        .I5(read_msg_queue_i_126_2[4]),
        .O(\val_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    read_msg_queue_i_276
       (.I0(\val_reg[15]_0 [3]),
        .I1(read_msg_queue_i_126),
        .I2(read_msg_queue_i_126_0[3]),
        .I3(read_msg_queue_i_126_1),
        .I4(read_msg_queue_i_126_2[3]),
        .O(\val_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    read_msg_queue_i_282
       (.I0(\val_reg[15]_0 [2]),
        .I1(read_msg_queue_i_126),
        .I2(read_msg_queue_i_126_0[2]),
        .I3(read_msg_queue_i_126_1),
        .I4(read_msg_queue_i_126_2[2]),
        .O(\val_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    read_msg_queue_i_288
       (.I0(\val_reg[15]_0 [1]),
        .I1(read_msg_queue_i_126),
        .I2(read_msg_queue_i_126_0[1]),
        .I3(read_msg_queue_i_126_1),
        .I4(read_msg_queue_i_126_2[1]),
        .O(\val_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    read_msg_queue_i_294
       (.I0(\val_reg[15]_0 [0]),
        .I1(read_msg_queue_i_126),
        .I2(read_msg_queue_i_126_0[0]),
        .I3(read_msg_queue_i_126_1),
        .I4(read_msg_queue_i_126_2[0]),
        .O(\val_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg1[24]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [12]),
        .I2(\val_reg[15]_0 [13]),
        .I3(\val_reg[15]_0 [11]),
        .I4(\val_reg[15]_0 [14]),
        .I5(\val_reg[15]_1 ),
        .O(\val_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg1[25]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [11]),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_1 ),
        .I4(\val_reg[15]_0 [12]),
        .I5(\val_reg[15]_0 [13]),
        .O(\val_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \reg1[26]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_1 ),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_0 [13]),
        .I4(\val_reg[15]_0 [11]),
        .I5(\val_reg[15]_0 [12]),
        .O(\val_reg[15]_2 [2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg2[25]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [12]),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_0 [11]),
        .I4(\val_reg[15]_0 [13]),
        .I5(\val_reg[15]_1 ),
        .O(E[1]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg2[26]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [12]),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_1 ),
        .I4(\val_reg[15]_0 [11]),
        .I5(\val_reg[15]_0 [13]),
        .O(E[2]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg2[4]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [13]),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_1 ),
        .I4(\val_reg[15]_0 [11]),
        .I5(\val_reg[15]_0 [12]),
        .O(E[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg3[25]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [13]),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_0 [12]),
        .I4(\val_reg[15]_0 [11]),
        .I5(\val_reg[15]_1 ),
        .O(\val_reg[14]_0 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg3[26]_i_1 
       (.I0(\reg2_reg[14] ),
        .I1(\val_reg[15]_0 [13]),
        .I2(\val_reg[15]_0 [14]),
        .I3(\val_reg[15]_0 [11]),
        .I4(\val_reg[15]_0 [12]),
        .I5(\val_reg[15]_1 ),
        .O(\val_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[0]_i_3 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[3]),
        .O(\rywd_timer[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[0]_i_4 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[2]),
        .O(\rywd_timer[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[0]_i_5 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[1]),
        .O(\rywd_timer[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[0]_i_6 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[0]),
        .O(\rywd_timer[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[12]_i_3 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[11]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[12]_i_5 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[10]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[4]_i_2 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[6]),
        .O(\rywd_timer_reg[7] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[4]_i_3 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[5]),
        .O(\rywd_timer_reg[7] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[4]_i_5 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[4]),
        .O(\rywd_timer_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[8]_i_2 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[9]),
        .O(\rywd_timer_reg[11] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[8]_i_3 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[8]),
        .O(\rywd_timer_reg[11] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rywd_timer[8]_i_4 
       (.I0(\val_reg[15]_1 ),
        .I1(rywd_timer_reg[7]),
        .O(\rywd_timer_reg[11] [0]));
  CARRY4 \rywd_timer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\rywd_timer_reg[0]_i_2_n_1 ,\rywd_timer_reg[0]_i_2_n_2 ,\rywd_timer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rywd_timer[0]_i_3_n_0 ,\rywd_timer[0]_i_4_n_0 ,\rywd_timer[0]_i_5_n_0 ,\rywd_timer[0]_i_6_n_0 }),
        .O(O),
        .S(S));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[15]_5 ),
        .D(\val_reg[15]_4 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[15]_5 ),
        .D(\val_reg[15]_4 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[15]_5 ),
        .D(\val_reg[15]_4 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[15]_5 ),
        .D(\val_reg[15]_4 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_1 ),
        .CLR(\val_reg[1]_2 ),
        .D(\val_reg[15]_4 [8]),
        .Q(\val_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    vel_i_1
       (.I0(\val_reg[15]_1 ),
        .I1(\reg2_reg[14] ),
        .I2(\val_reg[15]_0 [12]),
        .I3(\val_reg[15]_0 [11]),
        .I4(\val_reg[15]_0 [13]),
        .I5(\val_reg[15]_0 [14]),
        .O(prio_disp));
  LUT3 #(
    .INIT(8'h90)) 
    vel_i_2
       (.I0(\val_reg[15]_0 [14]),
        .I1(\reg2_reg[14]_0 [3]),
        .I2(vel_i_4_n_0),
        .O(\val_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vel_i_4
       (.I0(\val_reg[15]_0 [11]),
        .I1(\reg2_reg[14]_0 [0]),
        .I2(\reg2_reg[14]_0 [2]),
        .I3(\val_reg[15]_0 [13]),
        .I4(\reg2_reg[14]_0 [1]),
        .I5(\val_reg[15]_0 [12]),
        .O(vel_i_4_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \verb[9]_i_1 
       (.I0(\val_reg[15]_1 ),
        .I1(\reg2_reg[14] ),
        .I2(\val_reg[15]_0 [13]),
        .I3(\val_reg[15]_0 [11]),
        .I4(\val_reg[15]_0 [14]),
        .I5(\val_reg[15]_0 [12]),
        .O(\val_reg[14]_2 ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized5
   (\val_reg[15]_0 ,
    \val_reg[1]_0 ,
    \val_reg[15]_1 ,
    clk_IBUF_BUFG,
    \val_reg[15]_2 ,
    \val_reg[13]_0 ,
    \val_reg[10]_0 ,
    \val_reg[7]_0 ,
    \val_reg[6]_0 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_2 ;
  input \val_reg[13]_0 ;
  input \val_reg[10]_0 ;
  input \val_reg[7]_0 ;
  input \val_reg[6]_0 ;

  wire clk_IBUF_BUFG;
  wire \val_reg[10]_0 ;
  wire \val_reg[13]_0 ;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire \val_reg[15]_2 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_0 ),
        .D(\val_reg[15]_1 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_0 ),
        .D(\val_reg[15]_1 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[7]_0 ),
        .D(\val_reg[15]_1 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized6
   (\val_reg[15]_0 ,
    \val_reg[1]_0 ,
    \val_reg[15]_1 ,
    clk_IBUF_BUFG,
    \val_reg[14]_0 ,
    \val_reg[13]_0 ,
    \val_reg[10]_0 ,
    \val_reg[6]_0 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[14]_0 ;
  input \val_reg[13]_0 ;
  input \val_reg[10]_0 ;
  input \val_reg[6]_0 ;

  wire clk_IBUF_BUFG;
  wire \val_reg[10]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[6]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_0 ),
        .D(\val_reg[15]_1 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized7
   (\val_reg[15]_0 ,
    \val_reg[1]_0 ,
    \val_reg[15]_1 ,
    clk_IBUF_BUFG,
    \val_reg[15]_2 ,
    \val_reg[14]_0 ,
    \val_reg[10]_0 ,
    \val_reg[6]_0 );
  output [14:0]\val_reg[15]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[15]_2 ;
  input \val_reg[14]_0 ;
  input \val_reg[10]_0 ;
  input \val_reg[6]_0 ;

  wire clk_IBUF_BUFG;
  wire \val_reg[10]_0 ;
  wire \val_reg[14]_0 ;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire \val_reg[15]_2 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[6]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [9]),
        .Q(\val_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [10]),
        .Q(\val_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [11]),
        .Q(\val_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [12]),
        .Q(\val_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [13]),
        .Q(\val_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[15]_2 ),
        .D(\val_reg[15]_1 [14]),
        .Q(\val_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [0]),
        .Q(\val_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [1]),
        .Q(\val_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [2]),
        .Q(\val_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [3]),
        .Q(\val_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [4]),
        .Q(\val_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_1 [5]),
        .Q(\val_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_0 ),
        .D(\val_reg[15]_1 [6]),
        .Q(\val_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [7]),
        .Q(\val_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_0 ),
        .D(\val_reg[15]_1 [8]),
        .Q(\val_reg[15]_0 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized8
   (\val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[14]_0 ,
    \val_reg[13]_0 ,
    \val_reg[12]_0 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_0 ,
    \active_cmd_reg[19] ,
    \active_cmd_reg[19]_0 ,
    \active_cmd_reg[19]_1 ,
    \active_cmd_reg[19]_2 ,
    \active_cmd_reg[19]_3 ,
    \active_cmd_reg[19]_4 ,
    \active_cmd_reg[19]_5 ,
    read_msg_queue_i_82,
    read_msg_queue_i_82_0,
    read_msg_queue_i_82_1,
    read_msg_queue_i_82_2,
    read_msg_queue_i_82_3,
    read_msg_queue_i_131,
    read_msg_queue_i_131_0,
    read_msg_queue_i_136,
    read_msg_queue_i_141,
    read_msg_queue_i_146,
    read_msg_queue_i_151,
    read_msg_queue_i_156,
    read_msg_queue_i_161,
    \val_reg[1]_0 ,
    \val_reg[15]_2 ,
    clk_IBUF_BUFG,
    \val_reg[14]_1 ,
    \val_reg[13]_1 ,
    \val_reg[10]_1 ,
    \val_reg[6]_0 );
  output \val_reg[15]_0 ;
  output [14:0]\val_reg[15]_1 ;
  output \val_reg[14]_0 ;
  output \val_reg[13]_0 ;
  output \val_reg[12]_0 ;
  output \val_reg[11]_0 ;
  output \val_reg[10]_0 ;
  output \val_reg[9]_0 ;
  output \val_reg[8]_0 ;
  output \active_cmd_reg[19] ;
  output \active_cmd_reg[19]_0 ;
  output \active_cmd_reg[19]_1 ;
  output \active_cmd_reg[19]_2 ;
  output \active_cmd_reg[19]_3 ;
  output \active_cmd_reg[19]_4 ;
  output \active_cmd_reg[19]_5 ;
  input [14:0]read_msg_queue_i_82;
  input read_msg_queue_i_82_0;
  input [14:0]read_msg_queue_i_82_1;
  input read_msg_queue_i_82_2;
  input [14:0]read_msg_queue_i_82_3;
  input read_msg_queue_i_131;
  input read_msg_queue_i_131_0;
  input read_msg_queue_i_136;
  input read_msg_queue_i_141;
  input read_msg_queue_i_146;
  input read_msg_queue_i_151;
  input read_msg_queue_i_156;
  input read_msg_queue_i_161;
  input [0:0]\val_reg[1]_0 ;
  input [14:0]\val_reg[15]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[14]_1 ;
  input \val_reg[13]_1 ;
  input \val_reg[10]_1 ;
  input \val_reg[6]_0 ;

  wire \active_cmd_reg[19] ;
  wire \active_cmd_reg[19]_0 ;
  wire \active_cmd_reg[19]_1 ;
  wire \active_cmd_reg[19]_2 ;
  wire \active_cmd_reg[19]_3 ;
  wire \active_cmd_reg[19]_4 ;
  wire \active_cmd_reg[19]_5 ;
  wire clk_IBUF_BUFG;
  wire read_msg_queue_i_131;
  wire read_msg_queue_i_131_0;
  wire read_msg_queue_i_136;
  wire read_msg_queue_i_141;
  wire read_msg_queue_i_146;
  wire read_msg_queue_i_151;
  wire read_msg_queue_i_156;
  wire read_msg_queue_i_161;
  wire read_msg_queue_i_262_n_0;
  wire read_msg_queue_i_266_n_0;
  wire read_msg_queue_i_270_n_0;
  wire read_msg_queue_i_277_n_0;
  wire read_msg_queue_i_283_n_0;
  wire read_msg_queue_i_289_n_0;
  wire read_msg_queue_i_295_n_0;
  wire [14:0]read_msg_queue_i_82;
  wire read_msg_queue_i_82_0;
  wire [14:0]read_msg_queue_i_82_1;
  wire read_msg_queue_i_82_2;
  wire [14:0]read_msg_queue_i_82_3;
  wire \val_reg[10]_0 ;
  wire \val_reg[10]_1 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[13]_1 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[14]_1 ;
  wire \val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_2 ;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_170
       (.I0(\val_reg[15]_1 [14]),
        .I1(read_msg_queue_i_82[14]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[14]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[14]),
        .O(\val_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_176
       (.I0(\val_reg[15]_1 [13]),
        .I1(read_msg_queue_i_82[13]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[13]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[13]),
        .O(\val_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_180
       (.I0(\val_reg[15]_1 [12]),
        .I1(read_msg_queue_i_82[12]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[12]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[12]),
        .O(\val_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_186
       (.I0(\val_reg[15]_1 [11]),
        .I1(read_msg_queue_i_82[11]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[11]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[11]),
        .O(\val_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_192
       (.I0(\val_reg[15]_1 [10]),
        .I1(read_msg_queue_i_82[10]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[10]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[10]),
        .O(\val_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_198
       (.I0(\val_reg[15]_1 [9]),
        .I1(read_msg_queue_i_82[9]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[9]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[9]),
        .O(\val_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_204
       (.I0(\val_reg[15]_1 [8]),
        .I1(read_msg_queue_i_82[8]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[8]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[8]),
        .O(\val_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_211
       (.I0(\val_reg[15]_1 [7]),
        .I1(read_msg_queue_i_82[7]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[7]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[7]),
        .O(\val_reg[8]_0 ));
  MUXF7 read_msg_queue_i_219
       (.I0(read_msg_queue_i_262_n_0),
        .I1(read_msg_queue_i_131_0),
        .O(\active_cmd_reg[19] ),
        .S(read_msg_queue_i_131));
  MUXF7 read_msg_queue_i_225
       (.I0(read_msg_queue_i_266_n_0),
        .I1(read_msg_queue_i_136),
        .O(\active_cmd_reg[19]_0 ),
        .S(read_msg_queue_i_131));
  MUXF7 read_msg_queue_i_231
       (.I0(read_msg_queue_i_270_n_0),
        .I1(read_msg_queue_i_141),
        .O(\active_cmd_reg[19]_1 ),
        .S(read_msg_queue_i_131));
  MUXF7 read_msg_queue_i_237
       (.I0(read_msg_queue_i_277_n_0),
        .I1(read_msg_queue_i_146),
        .O(\active_cmd_reg[19]_2 ),
        .S(read_msg_queue_i_131));
  MUXF7 read_msg_queue_i_242
       (.I0(read_msg_queue_i_283_n_0),
        .I1(read_msg_queue_i_151),
        .O(\active_cmd_reg[19]_3 ),
        .S(read_msg_queue_i_131));
  MUXF7 read_msg_queue_i_247
       (.I0(read_msg_queue_i_289_n_0),
        .I1(read_msg_queue_i_156),
        .O(\active_cmd_reg[19]_4 ),
        .S(read_msg_queue_i_131));
  MUXF7 read_msg_queue_i_252
       (.I0(read_msg_queue_i_295_n_0),
        .I1(read_msg_queue_i_161),
        .O(\active_cmd_reg[19]_5 ),
        .S(read_msg_queue_i_131));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_262
       (.I0(\val_reg[15]_1 [6]),
        .I1(read_msg_queue_i_82[6]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[6]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[6]),
        .O(read_msg_queue_i_262_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_266
       (.I0(\val_reg[15]_1 [5]),
        .I1(read_msg_queue_i_82[5]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[5]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[5]),
        .O(read_msg_queue_i_266_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_270
       (.I0(\val_reg[15]_1 [4]),
        .I1(read_msg_queue_i_82[4]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[4]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[4]),
        .O(read_msg_queue_i_270_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_277
       (.I0(\val_reg[15]_1 [3]),
        .I1(read_msg_queue_i_82[3]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[3]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[3]),
        .O(read_msg_queue_i_277_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_283
       (.I0(\val_reg[15]_1 [2]),
        .I1(read_msg_queue_i_82[2]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[2]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[2]),
        .O(read_msg_queue_i_283_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_289
       (.I0(\val_reg[15]_1 [1]),
        .I1(read_msg_queue_i_82[1]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[1]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[1]),
        .O(read_msg_queue_i_289_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_295
       (.I0(\val_reg[15]_1 [0]),
        .I1(read_msg_queue_i_82[0]),
        .I2(read_msg_queue_i_82_0),
        .I3(read_msg_queue_i_82_1[0]),
        .I4(read_msg_queue_i_82_2),
        .I5(read_msg_queue_i_82_3[0]),
        .O(read_msg_queue_i_295_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_1 ),
        .D(\val_reg[15]_2 [9]),
        .Q(\val_reg[15]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_1 ),
        .D(\val_reg[15]_2 [10]),
        .Q(\val_reg[15]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_1 ),
        .D(\val_reg[15]_2 [11]),
        .Q(\val_reg[15]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_1 ),
        .D(\val_reg[15]_2 [12]),
        .Q(\val_reg[15]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_1 ),
        .D(\val_reg[15]_2 [13]),
        .Q(\val_reg[15]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[14]_1 ),
        .D(\val_reg[15]_2 [14]),
        .Q(\val_reg[15]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_1 ),
        .D(\val_reg[15]_2 [0]),
        .Q(\val_reg[15]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_2 [1]),
        .Q(\val_reg[15]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_2 [2]),
        .Q(\val_reg[15]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_1 ),
        .D(\val_reg[15]_2 [3]),
        .Q(\val_reg[15]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_1 ),
        .D(\val_reg[15]_2 [4]),
        .Q(\val_reg[15]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[6]_0 ),
        .D(\val_reg[15]_2 [5]),
        .Q(\val_reg[15]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[10]_1 ),
        .D(\val_reg[15]_2 [6]),
        .Q(\val_reg[15]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_1 ),
        .D(\val_reg[15]_2 [7]),
        .Q(\val_reg[15]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[13]_1 ),
        .D(\val_reg[15]_2 [8]),
        .Q(\val_reg[15]_1 [8]));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module channel__parameterized9
   (\val_reg[5]_0 ,
    \val_reg[1]_0 ,
    \val_reg[5]_1 ,
    clk_IBUF_BUFG,
    \val_reg[5]_2 );
  output [4:0]\val_reg[5]_0 ;
  input [0:0]\val_reg[1]_0 ;
  input [4:0]\val_reg[5]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[5]_2 ;

  wire clk_IBUF_BUFG;
  wire [0:0]\val_reg[1]_0 ;
  wire [4:0]\val_reg[5]_0 ;
  wire [4:0]\val_reg[5]_1 ;
  wire \val_reg[5]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_2 ),
        .D(\val_reg[5]_1 [0]),
        .Q(\val_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_2 ),
        .D(\val_reg[5]_1 [1]),
        .Q(\val_reg[5]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_2 ),
        .D(\val_reg[5]_1 [2]),
        .Q(\val_reg[5]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_2 ),
        .D(\val_reg[5]_1 [3]),
        .Q(\val_reg[5]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[5]_2 ),
        .D(\val_reg[5]_1 [4]),
        .Q(\val_reg[5]_0 [4]));
endmodule

module clear_timer
   (D,
    \ct_count_reg[2]_0 ,
    \out_reg[16] ,
    \out_reg[16]_0 ,
    \out_reg[16]_1 ,
    \out_reg[16]_2 ,
    \out_reg[16]_3 ,
    \out_reg[16]_4 ,
    \out_reg[16]_5 ,
    \out_reg[7] ,
    \out_reg[5] ,
    \out_reg[16]_6 ,
    \out_reg[16]_7 ,
    \out_reg[16]_8 ,
    \out_reg[16]_9 ,
    \out_reg[16]_10 ,
    \out_reg[16]_11 ,
    \out_reg[8] ,
    \out_reg[16]_12 ,
    \out_reg[16]_13 ,
    \out_reg[8]_0 ,
    \out_reg[16]_14 ,
    \out_reg[16]_15 ,
    \out_reg[16]_16 ,
    \out_reg[16]_17 ,
    \out_reg[16]_18 ,
    \out_reg[5]_0 ,
    \out_reg[6] ,
    \out_reg[7]_0 ,
    \val_reg[16] ,
    Q,
    \val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    \val_reg[16]_3 ,
    \val_reg[16]_4 ,
    \val_reg[16]_5 ,
    \val_reg[16]_6 ,
    \val_reg[7] ,
    \val_reg[5] ,
    \val_reg[15] ,
    \val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[15]_2 ,
    \val_reg[15]_3 ,
    \val_reg[15]_4 ,
    \val_reg[8] ,
    \val_reg[15]_5 ,
    \val_reg[15]_6 ,
    \val_reg[8]_0 ,
    \val_reg[15]_7 ,
    \val_reg[15]_8 ,
    \val_reg[15]_9 ,
    \val_reg[15]_10 ,
    \val_reg[15]_11 ,
    \ct_count_reg[0]_0 ,
    \val_reg[1] ,
    fext,
    clk_IBUF_BUFG,
    \ct_count_reg[0]_1 );
  output [4:0]D;
  output \ct_count_reg[2]_0 ;
  output [15:0]\out_reg[16] ;
  output [15:0]\out_reg[16]_0 ;
  output [15:0]\out_reg[16]_1 ;
  output [15:0]\out_reg[16]_2 ;
  output [15:0]\out_reg[16]_3 ;
  output [15:0]\out_reg[16]_4 ;
  output [15:0]\out_reg[16]_5 ;
  output [6:0]\out_reg[7] ;
  output [4:0]\out_reg[5] ;
  output [14:0]\out_reg[16]_6 ;
  output [14:0]\out_reg[16]_7 ;
  output [14:0]\out_reg[16]_8 ;
  output [14:0]\out_reg[16]_9 ;
  output [14:0]\out_reg[16]_10 ;
  output [14:0]\out_reg[16]_11 ;
  output [7:0]\out_reg[8] ;
  output [14:0]\out_reg[16]_12 ;
  output [14:0]\out_reg[16]_13 ;
  output [7:0]\out_reg[8]_0 ;
  output [14:0]\out_reg[16]_14 ;
  output [14:0]\out_reg[16]_15 ;
  output [14:0]\out_reg[16]_16 ;
  output [14:0]\out_reg[16]_17 ;
  output [14:0]\out_reg[16]_18 ;
  output \out_reg[5]_0 ;
  output \out_reg[6] ;
  output \out_reg[7]_0 ;
  input [15:0]\val_reg[16] ;
  input [4:0]Q;
  input [15:0]\val_reg[16]_0 ;
  input [15:0]\val_reg[16]_1 ;
  input [15:0]\val_reg[16]_2 ;
  input [15:0]\val_reg[16]_3 ;
  input [15:0]\val_reg[16]_4 ;
  input [15:0]\val_reg[16]_5 ;
  input [15:0]\val_reg[16]_6 ;
  input [6:0]\val_reg[7] ;
  input [4:0]\val_reg[5] ;
  input [14:0]\val_reg[15] ;
  input [14:0]\val_reg[15]_0 ;
  input [14:0]\val_reg[15]_1 ;
  input [14:0]\val_reg[15]_2 ;
  input [14:0]\val_reg[15]_3 ;
  input [14:0]\val_reg[15]_4 ;
  input [7:0]\val_reg[8] ;
  input [14:0]\val_reg[15]_5 ;
  input [14:0]\val_reg[15]_6 ;
  input [7:0]\val_reg[8]_0 ;
  input [14:0]\val_reg[15]_7 ;
  input [14:0]\val_reg[15]_8 ;
  input [14:0]\val_reg[15]_9 ;
  input [14:0]\val_reg[15]_10 ;
  input [14:0]\val_reg[15]_11 ;
  input \ct_count_reg[0]_0 ;
  input \val_reg[1] ;
  input [7:5]fext;
  input clk_IBUF_BUFG;
  input \ct_count_reg[0]_1 ;

  wire [4:0]D;
  wire [4:0]Q;
  wire clk_IBUF_BUFG;
  wire [4:0]ct_count;
  wire \ct_count[0]_i_1_n_0 ;
  wire \ct_count[1]_i_1_n_0 ;
  wire \ct_count[2]_i_1_n_0 ;
  wire \ct_count[3]_i_1_n_0 ;
  wire \ct_count[4]_i_1_n_0 ;
  wire \ct_count_reg[0]_0 ;
  wire \ct_count_reg[0]_1 ;
  wire \ct_count_reg[2]_0 ;
  wire [7:5]fext;
  wire [15:0]\out_reg[16] ;
  wire [15:0]\out_reg[16]_0 ;
  wire [15:0]\out_reg[16]_1 ;
  wire [14:0]\out_reg[16]_10 ;
  wire [14:0]\out_reg[16]_11 ;
  wire [14:0]\out_reg[16]_12 ;
  wire [14:0]\out_reg[16]_13 ;
  wire [14:0]\out_reg[16]_14 ;
  wire [14:0]\out_reg[16]_15 ;
  wire [14:0]\out_reg[16]_16 ;
  wire [14:0]\out_reg[16]_17 ;
  wire [14:0]\out_reg[16]_18 ;
  wire [15:0]\out_reg[16]_2 ;
  wire [15:0]\out_reg[16]_3 ;
  wire [15:0]\out_reg[16]_4 ;
  wire [15:0]\out_reg[16]_5 ;
  wire [14:0]\out_reg[16]_6 ;
  wire [14:0]\out_reg[16]_7 ;
  wire [14:0]\out_reg[16]_8 ;
  wire [14:0]\out_reg[16]_9 ;
  wire [4:0]\out_reg[5] ;
  wire \out_reg[5]_0 ;
  wire \out_reg[6] ;
  wire [6:0]\out_reg[7] ;
  wire \out_reg[7]_0 ;
  wire [7:0]\out_reg[8] ;
  wire [7:0]\out_reg[8]_0 ;
  wire [14:0]\val_reg[15] ;
  wire [14:0]\val_reg[15]_0 ;
  wire [14:0]\val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_10 ;
  wire [14:0]\val_reg[15]_11 ;
  wire [14:0]\val_reg[15]_2 ;
  wire [14:0]\val_reg[15]_3 ;
  wire [14:0]\val_reg[15]_4 ;
  wire [14:0]\val_reg[15]_5 ;
  wire [14:0]\val_reg[15]_6 ;
  wire [14:0]\val_reg[15]_7 ;
  wire [14:0]\val_reg[15]_8 ;
  wire [14:0]\val_reg[15]_9 ;
  wire [15:0]\val_reg[16] ;
  wire [15:0]\val_reg[16]_0 ;
  wire [15:0]\val_reg[16]_1 ;
  wire [15:0]\val_reg[16]_2 ;
  wire [15:0]\val_reg[16]_3 ;
  wire [15:0]\val_reg[16]_4 ;
  wire [15:0]\val_reg[16]_5 ;
  wire [15:0]\val_reg[16]_6 ;
  wire \val_reg[1] ;
  wire [4:0]\val_reg[5] ;
  wire [6:0]\val_reg[7] ;
  wire [7:0]\val_reg[8] ;
  wire [7:0]\val_reg[8]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \chan_7/val[1]_i_1 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[1] ),
        .I3(fext[5]),
        .O(\out_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \chan_7/val[2]_i_1 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[1] ),
        .I3(fext[6]),
        .O(\out_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \chan_7/val[3]_i_1 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[1] ),
        .I3(fext[7]),
        .O(\out_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \ct_count[0]_i_1 
       (.I0(ct_count[0]),
        .I1(\ct_count_reg[0]_0 ),
        .I2(ct_count[1]),
        .I3(ct_count[4]),
        .I4(ct_count[3]),
        .I5(ct_count[2]),
        .O(\ct_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000000000FE00)) 
    \ct_count[1]_i_1 
       (.I0(ct_count[4]),
        .I1(ct_count[3]),
        .I2(ct_count[2]),
        .I3(\ct_count_reg[0]_0 ),
        .I4(ct_count[1]),
        .I5(ct_count[0]),
        .O(\ct_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE100E100E100E000)) 
    \ct_count[2]_i_1 
       (.I0(ct_count[1]),
        .I1(ct_count[0]),
        .I2(ct_count[2]),
        .I3(\ct_count_reg[0]_0 ),
        .I4(ct_count[4]),
        .I5(ct_count[3]),
        .O(\ct_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD5557FFFD5555)) 
    \ct_count[3]_i_1 
       (.I0(\ct_count_reg[0]_0 ),
        .I1(ct_count[2]),
        .I2(ct_count[0]),
        .I3(ct_count[1]),
        .I4(ct_count[3]),
        .I5(ct_count[4]),
        .O(\ct_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFF)) 
    \ct_count[4]_i_1 
       (.I0(ct_count[4]),
        .I1(ct_count[2]),
        .I2(ct_count[0]),
        .I3(ct_count[1]),
        .I4(ct_count[3]),
        .I5(\ct_count_reg[0]_0 ),
        .O(\ct_count[4]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ct_count_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ct_count_reg[0]_1 ),
        .D(\ct_count[0]_i_1_n_0 ),
        .Q(ct_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ct_count_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ct_count_reg[0]_1 ),
        .D(\ct_count[1]_i_1_n_0 ),
        .Q(ct_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ct_count_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ct_count_reg[0]_1 ),
        .D(\ct_count[2]_i_1_n_0 ),
        .Q(ct_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ct_count_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ct_count_reg[0]_1 ),
        .D(\ct_count[3]_i_1_n_0 ),
        .Q(ct_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ct_count_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ct_count_reg[0]_1 ),
        .D(\ct_count[4]_i_1_n_0 ),
        .Q(ct_count[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [9]),
        .O(\out_reg[16] [9]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__0 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [9]),
        .O(\out_reg[16]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__1 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [9]),
        .O(\out_reg[16]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__10 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [9]),
        .O(\out_reg[16]_8 [9]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__11 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [9]),
        .O(\out_reg[16]_9 [9]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__12 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [9]),
        .O(\out_reg[16]_10 [9]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__13 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [9]),
        .O(\out_reg[16]_11 [9]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__14 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [9]),
        .O(\out_reg[16]_12 [9]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__15 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [9]),
        .O(\out_reg[16]_13 [9]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__16 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [9]),
        .O(\out_reg[16]_14 [9]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__17 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [9]),
        .O(\out_reg[16]_15 [9]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__18 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [9]),
        .O(\out_reg[16]_16 [9]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__19 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [9]),
        .O(\out_reg[16]_17 [9]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__2 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [9]),
        .O(\out_reg[16]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__20 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [9]),
        .O(\out_reg[16]_18 [9]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__3 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [9]),
        .O(\out_reg[16]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__4 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [9]),
        .O(\out_reg[16]_4 [9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__5 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [9]),
        .O(\out_reg[16]_5 [9]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__8 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [9]),
        .O(\out_reg[16]_6 [9]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[10]_i_1__9 
       (.I0(\val_reg[16] [9]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [9]),
        .O(\out_reg[16]_7 [9]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [10]),
        .O(\out_reg[16] [10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__0 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [10]),
        .O(\out_reg[16]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__1 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [10]),
        .O(\out_reg[16]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__10 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [10]),
        .O(\out_reg[16]_8 [10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__11 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [10]),
        .O(\out_reg[16]_9 [10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__12 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [10]),
        .O(\out_reg[16]_10 [10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__13 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [10]),
        .O(\out_reg[16]_11 [10]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__14 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [10]),
        .O(\out_reg[16]_12 [10]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__15 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [10]),
        .O(\out_reg[16]_13 [10]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__16 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [10]),
        .O(\out_reg[16]_14 [10]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__17 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [10]),
        .O(\out_reg[16]_15 [10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__18 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [10]),
        .O(\out_reg[16]_16 [10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__19 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [10]),
        .O(\out_reg[16]_17 [10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__2 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [10]),
        .O(\out_reg[16]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__20 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [10]),
        .O(\out_reg[16]_18 [10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__3 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [10]),
        .O(\out_reg[16]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__4 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [10]),
        .O(\out_reg[16]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__5 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [10]),
        .O(\out_reg[16]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__8 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [10]),
        .O(\out_reg[16]_6 [10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[11]_i_1__9 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [10]),
        .O(\out_reg[16]_7 [10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [11]),
        .O(\out_reg[16] [11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__0 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [11]),
        .O(\out_reg[16]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__1 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [11]),
        .O(\out_reg[16]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__10 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [11]),
        .O(\out_reg[16]_8 [11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__11 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [11]),
        .O(\out_reg[16]_9 [11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__12 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [11]),
        .O(\out_reg[16]_10 [11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__13 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [11]),
        .O(\out_reg[16]_11 [11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__14 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [11]),
        .O(\out_reg[16]_12 [11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__15 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [11]),
        .O(\out_reg[16]_13 [11]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__16 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [11]),
        .O(\out_reg[16]_14 [11]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__17 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [11]),
        .O(\out_reg[16]_15 [11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__18 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [11]),
        .O(\out_reg[16]_16 [11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__19 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [11]),
        .O(\out_reg[16]_17 [11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__2 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [11]),
        .O(\out_reg[16]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__20 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [11]),
        .O(\out_reg[16]_18 [11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__3 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [11]),
        .O(\out_reg[16]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__4 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [11]),
        .O(\out_reg[16]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__5 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [11]),
        .O(\out_reg[16]_5 [11]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__8 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [11]),
        .O(\out_reg[16]_6 [11]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[12]_i_1__9 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [11]),
        .O(\out_reg[16]_7 [11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [12]),
        .O(\out_reg[16] [12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__0 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [12]),
        .O(\out_reg[16]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__1 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [12]),
        .O(\out_reg[16]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__10 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [12]),
        .O(\out_reg[16]_9 [12]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__11 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [12]),
        .O(\out_reg[16]_10 [12]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__12 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [12]),
        .O(\out_reg[16]_11 [12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__13 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [12]),
        .O(\out_reg[16]_12 [12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__14 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [12]),
        .O(\out_reg[16]_13 [12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__15 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [12]),
        .O(\out_reg[16]_14 [12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__16 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [12]),
        .O(\out_reg[16]_15 [12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__17 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [12]),
        .O(\out_reg[16]_16 [12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__18 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [12]),
        .O(\out_reg[16]_17 [12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__19 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [12]),
        .O(\out_reg[16]_18 [12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__2 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [12]),
        .O(\out_reg[16]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__3 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [12]),
        .O(\out_reg[16]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__4 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [12]),
        .O(\out_reg[16]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__5 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [12]),
        .O(\out_reg[16]_5 [12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__7 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [12]),
        .O(\out_reg[16]_6 [12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__8 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [12]),
        .O(\out_reg[16]_7 [12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[13]_i_1__9 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [12]),
        .O(\out_reg[16]_8 [12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [13]),
        .O(\out_reg[16] [13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__0 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [13]),
        .O(\out_reg[16]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__1 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [13]),
        .O(\out_reg[16]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__10 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [13]),
        .O(\out_reg[16]_9 [13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__11 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [13]),
        .O(\out_reg[16]_10 [13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__12 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [13]),
        .O(\out_reg[16]_11 [13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__13 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [13]),
        .O(\out_reg[16]_12 [13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__14 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [13]),
        .O(\out_reg[16]_13 [13]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__15 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [13]),
        .O(\out_reg[16]_14 [13]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__16 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [13]),
        .O(\out_reg[16]_15 [13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__17 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [13]),
        .O(\out_reg[16]_16 [13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__18 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [13]),
        .O(\out_reg[16]_17 [13]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__19 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [13]),
        .O(\out_reg[16]_18 [13]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__2 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [13]),
        .O(\out_reg[16]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__3 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [13]),
        .O(\out_reg[16]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__4 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [13]),
        .O(\out_reg[16]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__5 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [13]),
        .O(\out_reg[16]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__7 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [13]),
        .O(\out_reg[16]_6 [13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__8 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [13]),
        .O(\out_reg[16]_7 [13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[14]_i_1__9 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [13]),
        .O(\out_reg[16]_8 [13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [14]),
        .O(\out_reg[16] [14]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1__0 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [14]),
        .O(\out_reg[16]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1__1 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [14]),
        .O(\out_reg[16]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1__2 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [14]),
        .O(\out_reg[16]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1__3 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [14]),
        .O(\out_reg[16]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1__4 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [14]),
        .O(\out_reg[16]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_1__5 
       (.I0(\val_reg[16] [14]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [14]),
        .O(\out_reg[16]_5 [14]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [14]),
        .O(\out_reg[16]_6 [14]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__0 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [14]),
        .O(\out_reg[16]_7 [14]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__1 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [14]),
        .O(\out_reg[16]_8 [14]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__10 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [14]),
        .O(\out_reg[16]_17 [14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__11 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [14]),
        .O(\out_reg[16]_18 [14]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__2 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [14]),
        .O(\out_reg[16]_9 [14]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__3 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [14]),
        .O(\out_reg[16]_10 [14]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__4 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [14]),
        .O(\out_reg[16]_11 [14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__5 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [14]),
        .O(\out_reg[16]_12 [14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__6 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [14]),
        .O(\out_reg[16]_13 [14]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__7 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [14]),
        .O(\out_reg[16]_14 [14]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__8 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [14]),
        .O(\out_reg[16]_15 [14]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[15]_i_2__9 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [14]),
        .O(\out_reg[16]_16 [14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_1__0 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [15]),
        .O(\out_reg[16] [15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_1__1 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [15]),
        .O(\out_reg[16]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_1__2 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [15]),
        .O(\out_reg[16]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_1__3 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [15]),
        .O(\out_reg[16]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_1__4 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [15]),
        .O(\out_reg[16]_4 [15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_1__5 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [15]),
        .O(\out_reg[16]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[16]_i_2 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [15]),
        .O(\out_reg[16]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1 
       (.I0(\val_reg[16] [10]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__0 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [0]),
        .O(\out_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__1 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [0]),
        .O(\out_reg[16]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__10 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[5] [0]),
        .O(\out_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__11 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [0]),
        .O(\out_reg[16]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__12 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [0]),
        .O(\out_reg[16]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__13 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [0]),
        .O(\out_reg[16]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__14 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [0]),
        .O(\out_reg[16]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__15 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [0]),
        .O(\out_reg[16]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__16 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [0]),
        .O(\out_reg[16]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__17 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [0]),
        .O(\out_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__18 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [0]),
        .O(\out_reg[16]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__19 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [0]),
        .O(\out_reg[16]_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__2 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [0]),
        .O(\out_reg[16]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__20 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [0]),
        .O(\out_reg[8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__21 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [0]),
        .O(\out_reg[16]_14 [0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__22 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [0]),
        .O(\out_reg[16]_15 [0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__23 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [0]),
        .O(\out_reg[16]_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__24 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [0]),
        .O(\out_reg[16]_17 [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__25 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [0]),
        .O(\out_reg[16]_18 [0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__3 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [0]),
        .O(\out_reg[16]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__4 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [0]),
        .O(\out_reg[16]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__5 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [0]),
        .O(\out_reg[16]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__6 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [0]),
        .O(\out_reg[16]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[1]_i_1__9 
       (.I0(\val_reg[16] [0]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [0]),
        .O(\out_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1 
       (.I0(\val_reg[16] [11]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__0 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [1]),
        .O(\out_reg[16] [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__1 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [1]),
        .O(\out_reg[16]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__10 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[5] [1]),
        .O(\out_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__11 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [1]),
        .O(\out_reg[16]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__12 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [1]),
        .O(\out_reg[16]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__13 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [1]),
        .O(\out_reg[16]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__14 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [1]),
        .O(\out_reg[16]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__15 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [1]),
        .O(\out_reg[16]_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__16 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [1]),
        .O(\out_reg[16]_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__17 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [1]),
        .O(\out_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__18 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [1]),
        .O(\out_reg[16]_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__19 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [1]),
        .O(\out_reg[16]_13 [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__2 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [1]),
        .O(\out_reg[16]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__20 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [1]),
        .O(\out_reg[8]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__21 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [1]),
        .O(\out_reg[16]_14 [1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__22 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [1]),
        .O(\out_reg[16]_15 [1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__23 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [1]),
        .O(\out_reg[16]_16 [1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__24 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [1]),
        .O(\out_reg[16]_17 [1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__25 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [1]),
        .O(\out_reg[16]_18 [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__3 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [1]),
        .O(\out_reg[16]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__4 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [1]),
        .O(\out_reg[16]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__5 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [1]),
        .O(\out_reg[16]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__6 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [1]),
        .O(\out_reg[16]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[2]_i_1__9 
       (.I0(\val_reg[16] [1]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [1]),
        .O(\out_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1 
       (.I0(\val_reg[16] [12]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__0 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [2]),
        .O(\out_reg[16] [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__1 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [2]),
        .O(\out_reg[16]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__10 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[5] [2]),
        .O(\out_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__11 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [2]),
        .O(\out_reg[16]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__12 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [2]),
        .O(\out_reg[16]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__13 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [2]),
        .O(\out_reg[16]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__14 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [2]),
        .O(\out_reg[16]_9 [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__15 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [2]),
        .O(\out_reg[16]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__16 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [2]),
        .O(\out_reg[16]_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__17 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [2]),
        .O(\out_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__18 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [2]),
        .O(\out_reg[16]_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__19 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [2]),
        .O(\out_reg[16]_13 [2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__2 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [2]),
        .O(\out_reg[16]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__20 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [2]),
        .O(\out_reg[8]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__21 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [2]),
        .O(\out_reg[16]_14 [2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__22 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [2]),
        .O(\out_reg[16]_15 [2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__23 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [2]),
        .O(\out_reg[16]_16 [2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__24 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [2]),
        .O(\out_reg[16]_17 [2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__25 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [2]),
        .O(\out_reg[16]_18 [2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__3 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [2]),
        .O(\out_reg[16]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__4 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [2]),
        .O(\out_reg[16]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__5 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [2]),
        .O(\out_reg[16]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__6 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [2]),
        .O(\out_reg[16]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[3]_i_1__9 
       (.I0(\val_reg[16] [2]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [2]),
        .O(\out_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \val[3]_i_2__0 
       (.I0(ct_count[2]),
        .I1(ct_count[0]),
        .I2(ct_count[1]),
        .I3(ct_count[4]),
        .I4(ct_count[3]),
        .O(\ct_count_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1 
       (.I0(\val_reg[16] [13]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__0 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [3]),
        .O(\out_reg[16] [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__1 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [3]),
        .O(\out_reg[16]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__10 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[5] [3]),
        .O(\out_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__11 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [3]),
        .O(\out_reg[16]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__12 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [3]),
        .O(\out_reg[16]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__13 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [3]),
        .O(\out_reg[16]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__14 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [3]),
        .O(\out_reg[16]_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__15 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [3]),
        .O(\out_reg[16]_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__16 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [3]),
        .O(\out_reg[16]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__17 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [3]),
        .O(\out_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__18 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [3]),
        .O(\out_reg[16]_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__19 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [3]),
        .O(\out_reg[16]_13 [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__2 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [3]),
        .O(\out_reg[16]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__20 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [3]),
        .O(\out_reg[8]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__21 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [3]),
        .O(\out_reg[16]_14 [3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__22 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [3]),
        .O(\out_reg[16]_15 [3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__23 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [3]),
        .O(\out_reg[16]_16 [3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__24 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [3]),
        .O(\out_reg[16]_17 [3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__25 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [3]),
        .O(\out_reg[16]_18 [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__3 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [3]),
        .O(\out_reg[16]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__4 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [3]),
        .O(\out_reg[16]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__5 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [3]),
        .O(\out_reg[16]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__6 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [3]),
        .O(\out_reg[16]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[4]_i_1__9 
       (.I0(\val_reg[16] [3]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [3]),
        .O(\out_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [4]),
        .O(\out_reg[16] [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__0 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [4]),
        .O(\out_reg[16]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__1 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [4]),
        .O(\out_reg[16]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__10 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [4]),
        .O(\out_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__11 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [4]),
        .O(\out_reg[16]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__12 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [4]),
        .O(\out_reg[16]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__13 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [4]),
        .O(\out_reg[16]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__14 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [4]),
        .O(\out_reg[16]_9 [4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__15 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [4]),
        .O(\out_reg[16]_10 [4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__16 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [4]),
        .O(\out_reg[16]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__17 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [4]),
        .O(\out_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__18 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [4]),
        .O(\out_reg[16]_12 [4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__19 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [4]),
        .O(\out_reg[16]_13 [4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__2 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [4]),
        .O(\out_reg[16]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__20 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [4]),
        .O(\out_reg[8]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__21 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [4]),
        .O(\out_reg[16]_14 [4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__22 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [4]),
        .O(\out_reg[16]_15 [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__23 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [4]),
        .O(\out_reg[16]_16 [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__24 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [4]),
        .O(\out_reg[16]_17 [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__25 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [4]),
        .O(\out_reg[16]_18 [4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__3 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [4]),
        .O(\out_reg[16]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__4 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [4]),
        .O(\out_reg[16]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_1__5 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [4]),
        .O(\out_reg[16]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_2 
       (.I0(\val_reg[16] [15]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[5]_i_2__1 
       (.I0(\val_reg[16] [4]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[5] [4]),
        .O(\out_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [5]),
        .O(\out_reg[16] [5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__0 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [5]),
        .O(\out_reg[16]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__1 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [5]),
        .O(\out_reg[16]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__10 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [5]),
        .O(\out_reg[16]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__11 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [5]),
        .O(\out_reg[16]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__12 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [5]),
        .O(\out_reg[16]_9 [5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__13 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [5]),
        .O(\out_reg[16]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__14 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [5]),
        .O(\out_reg[16]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__15 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [5]),
        .O(\out_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__16 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [5]),
        .O(\out_reg[16]_12 [5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__17 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [5]),
        .O(\out_reg[16]_13 [5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__18 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [5]),
        .O(\out_reg[8]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__19 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [5]),
        .O(\out_reg[16]_14 [5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__2 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [5]),
        .O(\out_reg[16]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__20 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [5]),
        .O(\out_reg[16]_15 [5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__21 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [5]),
        .O(\out_reg[16]_16 [5]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__22 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [5]),
        .O(\out_reg[16]_17 [5]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__23 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [5]),
        .O(\out_reg[16]_18 [5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__3 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [5]),
        .O(\out_reg[16]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__4 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [5]),
        .O(\out_reg[16]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__5 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [5]),
        .O(\out_reg[16]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__8 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [5]),
        .O(\out_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[6]_i_1__9 
       (.I0(\val_reg[16] [5]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [5]),
        .O(\out_reg[16]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [6]),
        .O(\out_reg[16] [6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__0 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [6]),
        .O(\out_reg[16]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__1 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [6]),
        .O(\out_reg[16]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__10 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [6]),
        .O(\out_reg[16]_7 [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__11 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [6]),
        .O(\out_reg[16]_8 [6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__12 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [6]),
        .O(\out_reg[16]_9 [6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__13 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [6]),
        .O(\out_reg[16]_10 [6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__14 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [6]),
        .O(\out_reg[16]_11 [6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__15 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [6]),
        .O(\out_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__16 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [6]),
        .O(\out_reg[16]_12 [6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__17 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [6]),
        .O(\out_reg[16]_13 [6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__18 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [6]),
        .O(\out_reg[8]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__19 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [6]),
        .O(\out_reg[16]_14 [6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__2 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [6]),
        .O(\out_reg[16]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__20 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [6]),
        .O(\out_reg[16]_15 [6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__21 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [6]),
        .O(\out_reg[16]_16 [6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__22 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [6]),
        .O(\out_reg[16]_17 [6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__23 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [6]),
        .O(\out_reg[16]_18 [6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__3 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [6]),
        .O(\out_reg[16]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__4 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [6]),
        .O(\out_reg[16]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__5 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [6]),
        .O(\out_reg[16]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_1__9 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [6]),
        .O(\out_reg[16]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[7]_i_2__0 
       (.I0(\val_reg[16] [6]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[7] [6]),
        .O(\out_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [7]),
        .O(\out_reg[16] [7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__0 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [7]),
        .O(\out_reg[16]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__1 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [7]),
        .O(\out_reg[16]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__10 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [7]),
        .O(\out_reg[16]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__11 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [7]),
        .O(\out_reg[16]_7 [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__12 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [7]),
        .O(\out_reg[16]_8 [7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__13 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [7]),
        .O(\out_reg[16]_9 [7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__14 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [7]),
        .O(\out_reg[16]_10 [7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__15 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [7]),
        .O(\out_reg[16]_11 [7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__16 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [7]),
        .O(\out_reg[16]_12 [7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__17 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [7]),
        .O(\out_reg[16]_13 [7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__18 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [7]),
        .O(\out_reg[16]_14 [7]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__19 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [7]),
        .O(\out_reg[16]_15 [7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__2 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [7]),
        .O(\out_reg[16]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__20 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [7]),
        .O(\out_reg[16]_16 [7]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__21 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [7]),
        .O(\out_reg[16]_17 [7]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__22 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [7]),
        .O(\out_reg[16]_18 [7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__3 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [7]),
        .O(\out_reg[16]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__4 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [7]),
        .O(\out_reg[16]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_1__5 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [7]),
        .O(\out_reg[16]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_2__0 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8] [7]),
        .O(\out_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[8]_i_2__1 
       (.I0(\val_reg[16] [7]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[8]_0 [7]),
        .O(\out_reg[8]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_0 [8]),
        .O(\out_reg[16] [8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__0 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_1 [8]),
        .O(\out_reg[16]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__1 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_2 [8]),
        .O(\out_reg[16]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__10 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_1 [8]),
        .O(\out_reg[16]_8 [8]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__11 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_2 [8]),
        .O(\out_reg[16]_9 [8]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__12 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_3 [8]),
        .O(\out_reg[16]_10 [8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__13 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_4 [8]),
        .O(\out_reg[16]_11 [8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__14 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_5 [8]),
        .O(\out_reg[16]_12 [8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__15 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_6 [8]),
        .O(\out_reg[16]_13 [8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__16 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_7 [8]),
        .O(\out_reg[16]_14 [8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__17 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_8 [8]),
        .O(\out_reg[16]_15 [8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__18 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_9 [8]),
        .O(\out_reg[16]_16 [8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__19 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_10 [8]),
        .O(\out_reg[16]_17 [8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__2 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_3 [8]),
        .O(\out_reg[16]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__20 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_11 [8]),
        .O(\out_reg[16]_18 [8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__3 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_4 [8]),
        .O(\out_reg[16]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__4 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_5 [8]),
        .O(\out_reg[16]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__5 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[16]_6 [8]),
        .O(\out_reg[16]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__8 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15] [8]),
        .O(\out_reg[16]_6 [8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \val[9]_i_1__9 
       (.I0(\val_reg[16] [8]),
        .I1(\ct_count_reg[2]_0 ),
        .I2(\val_reg[15]_0 [8]),
        .O(\out_reg[16]_7 [8]));
endmodule

module cmd_controller
   (\active_cmd_reg[23]_0 ,
    Q,
    \active_cmd_reg[19]_0 ,
    \active_cmd_reg[19]_1 ,
    \active_cmd_reg[19]_2 ,
    \active_cmd_reg[19]_3 ,
    \active_cmd_reg[19]_4 ,
    \val_reg[16] ,
    \active_cmd_reg[18]_0 ,
    \active_cmd_reg[18]_1 ,
    \active_cmd_reg[18]_2 ,
    \active_cmd_reg[19]_5 ,
    \active_cmd_reg[19]_6 ,
    \active_cmd_reg[19]_7 ,
    \active_cmd_reg[19]_8 ,
    \active_cmd_reg[19]_9 ,
    \active_cmd_reg[19]_10 ,
    \active_cmd_reg[19]_11 ,
    \active_cmd_reg[17]_0 ,
    \active_cmd_reg[17]_1 ,
    \active_cmd_reg[17]_2 ,
    \active_cmd_reg[17]_3 ,
    \active_cmd_reg[19]_12 ,
    ena,
    \state_reg[1]_0 ,
    E,
    addra,
    mon_dsky_read_en,
    \active_cmd_reg[17]_4 ,
    D,
    \active_cmd_reg[16]_rep_0 ,
    \active_cmd_reg[20]_0 ,
    \active_cmd_reg[21]_0 ,
    \active_cmd_reg[20]_1 ,
    \active_cmd_reg[20]_2 ,
    \active_cmd_reg[17]_5 ,
    \state_reg[2]_0 ,
    \w_comp_val_ign_reg[16] ,
    \active_cmd_reg[20]_3 ,
    \active_cmd_reg[19]_13 ,
    \active_cmd_reg[19]_14 ,
    \active_cmd_reg[21]_1 ,
    \active_cmd_reg[21]_2 ,
    \active_cmd_reg[16]_rep_1 ,
    \active_cmd_reg[19]_15 ,
    \active_cmd_reg[19]_16 ,
    \active_cmd_reg[19]_17 ,
    \active_cmd_reg[19]_18 ,
    \active_cmd_reg[19]_19 ,
    \active_cmd_reg[19]_20 ,
    \active_cmd_reg[19]_21 ,
    \active_cmd_reg[19]_22 ,
    \active_cmd_reg[19]_23 ,
    \active_cmd_reg[19]_24 ,
    \active_cmd_reg[19]_25 ,
    \active_cmd_reg[16]_rep_2 ,
    \active_cmd_reg[18]_3 ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[1]_0 ,
    \active_cmd_reg[17]_6 ,
    \active_cmd_reg[17]_7 ,
    \active_cmd_reg[16]_0 ,
    \val_reg[9] ,
    mon_chan_data,
    \val_reg[10] ,
    \val_reg[11] ,
    \val_reg[12] ,
    \val_reg[13] ,
    \val_reg[14] ,
    \val_reg[15] ,
    \state_reg[2]_1 ,
    ctrl_write_en,
    ctrl_read_en,
    crs_read_en,
    wea,
    ems_read_en,
    \state_reg[2]_2 ,
    status_read_en,
    mon_chan_read_en,
    wr_en,
    \active_cmd_reg[0]_0 ,
    \active_cmd_reg[0]_1 ,
    \active_cmd_reg[0]_2 ,
    \active_cmd_reg[0]_3 ,
    \active_cmd_reg[17]_8 ,
    \active_cmd_reg[0]_4 ,
    \active_cmd_reg[0]_5 ,
    \active_cmd_reg[17]_9 ,
    \active_cmd_reg[0]_6 ,
    \active_cmd_reg[0]_7 ,
    \active_cmd_reg[17]_10 ,
    \active_cmd_reg[16]_1 ,
    \active_cmd_reg[20]_4 ,
    adv_s7_out,
    \active_cmd_reg[17]_11 ,
    \active_cmd_reg[17]_12 ,
    \active_cmd_reg[20]_5 ,
    \active_cmd_reg[16]_2 ,
    \active_cmd_reg[17]_13 ,
    \active_cmd_reg[16]_3 ,
    \active_cmd_reg[20]_6 ,
    \active_cmd_reg[17]_14 ,
    \active_cmd_reg[17]_15 ,
    proceed_req8_out,
    start_req9_out,
    \active_cmd_reg[16]_4 ,
    \active_cmd_reg[20]_7 ,
    \active_cmd_reg[21]_3 ,
    \active_cmd_reg[19]_26 ,
    \active_cmd_reg[19]_27 ,
    \active_cmd_reg[21]_4 ,
    periph_read5_out,
    periph_loadch4_out,
    \val_reg[5] ,
    \val_reg[16]_0 ,
    \s2_s_reg[12] ,
    periph_tcsaj2_out,
    periph_readch3_out,
    \active_cmd_reg[22]_0 ,
    \w_times_reg[2] ,
    \w_times_reg[3] ,
    \active_cmd_reg[20]_8 ,
    \active_cmd_reg[17]_16 ,
    \active_cmd_reg[17]_17 ,
    \crs_bank_en_reg[0] ,
    \s2_fb_reg[13] ,
    \active_cmd_reg[16]_rep_3 ,
    \crs_bank_en_reg[45] ,
    \active_cmd_reg[16]_rep_4 ,
    \active_cmd_reg[18]_4 ,
    \active_cmd_reg[11]_0 ,
    \active_cmd_reg[10]_0 ,
    \active_cmd_reg[9]_0 ,
    \active_cmd_reg[8]_0 ,
    \active_cmd_reg[7]_0 ,
    \active_cmd_reg[6]_0 ,
    \active_cmd_reg[5]_0 ,
    \active_cmd_reg[4]_0 ,
    \active_cmd_reg[3]_0 ,
    \active_cmd_reg[2]_0 ,
    \active_cmd_reg[1]_0 ,
    \active_cmd_reg[0]_8 ,
    \active_cmd_reg[16]_rep_5 ,
    \adc_bplssw_reg[15] ,
    read_en_q,
    \periph_data_reg[16] ,
    read_msg_queue_i_20,
    read_msg_queue_i_20_0,
    read_msg_queue_i_22,
    read_msg_queue_i_26,
    read_msg_queue_i_30,
    read_msg_queue_i_34,
    read_msg_queue_i_34_0,
    read_msg_queue_i_38,
    read_msg_queue_i_38_0,
    read_msg_queue_i_42,
    read_msg_queue_i_42_0,
    read_msg_queue_i_46,
    read_msg_queue_i_46_0,
    read_msg_queue_i_50,
    read_msg_queue_i_50_0,
    read_msg_queue_i_53,
    read_msg_queue_i_53_0,
    read_msg_queue_i_56,
    read_msg_queue_i_56_0,
    read_msg_queue_i_71,
    data12,
    read_msg_queue_i_68,
    read_msg_queue_i_65,
    wp,
    read_msg_queue_i_62,
    read_msg_queue_i_59,
    minkl_db,
    read_msg_queue_i_134_0,
    \periph_s_reg[12] ,
    read_msg_queue_i_139_0,
    read_msg_queue_i_139_1,
    minhl_db,
    miip_db,
    mstpit_n_db,
    mgojam_IBUF,
    \read_data_reg[11] ,
    \read_data_reg[10] ,
    \read_data_reg[11]_0 ,
    \read_data_reg[15] ,
    \read_data_reg[11]_1 ,
    \read_data_reg[11]_2 ,
    \read_data_reg[13] ,
    \read_data_reg[14] ,
    \read_data_reg[5] ,
    \read_data_reg[6] ,
    \read_data_reg[10]_0 ,
    \read_data[9]_i_2_0 ,
    \read_data_reg[15]_0 ,
    \read_data[11]_i_2_0 ,
    \read_data_reg[15]_1 ,
    chan77,
    read_msg_queue_i_51_0,
    read_msg_queue_i_54_0,
    read_msg_queue_i_57_0,
    read_msg_queue_i_60_0,
    read_msg_queue_i_63_0,
    read_msg_queue_i_66_0,
    read_msg_queue_i_69_0,
    read_msg_queue_i_72_0,
    \read_data[11]_i_2_1 ,
    p_11_in,
    \periph_s_reg[12]_0 ,
    \read_data_reg[11]_3 ,
    i,
    msqext_db,
    state,
    periph_complete,
    \keycode_reg[4] ,
    state_0,
    \keycode_reg[4]_0 ,
    rxor_32,
    proceed_reg,
    proceed,
    read_msg_queue_i_48_0,
    read_en_q_1,
    read_msg_queue_i_10,
    read_msg_queue_i_11,
    read_msg_queue_i_12,
    read_msg_queue_i_13,
    read_msg_queue_i_14,
    read_msg_queue_i_15,
    read_msg_queue_i_16,
    read_msg_queue_i_7,
    read_msg_queue_i_6,
    read_msg_queue_i_5,
    read_msg_queue_i_4,
    read_msg_queue_i_3,
    read_msg_queue_i_2,
    read_msg_queue_i_51_1,
    read_msg_queue_i_51_2,
    read_msg_queue_i_51_3,
    read_msg_queue_i_24_0,
    read_msg_queue_i_24_1,
    read_msg_queue_i_48_1,
    read_msg_queue_i_24_2,
    read_msg_queue_i_48_2,
    read_msg_queue_i_44_0,
    read_msg_queue_i_44_1,
    read_msg_queue_i_40_0,
    read_msg_queue_i_40_1,
    read_msg_queue_i_36_0,
    read_msg_queue_i_36_1,
    read_msg_queue_i_32_0,
    read_msg_queue_i_32_1,
    read_msg_queue_i_28_0,
    read_msg_queue_i_28_1,
    read_msg_queue_i_24_3,
    read_msg_queue_i_24_4,
    \state_reg[0]_0 ,
    cmd_ready,
    full,
    empty,
    \state_reg[2]_3 ,
    dout,
    \state_reg[0]_1 ,
    \state_reg[3]_0 ,
    \state_reg[1]_1 ,
    agc_fixed_read_done,
    ctrl_write_done,
    mnhrpt_TRI,
    mnhnc_TRI,
    nhalga_TRI,
    nhstrt1_OBUF,
    nhstrt2_OBUF,
    doscal_TRI,
    dbltst_TRI,
    s_only_reg,
    \periph_bb_reg[1] ,
    p_1_in,
    p_2_in,
    \periph_bb_reg[2] ,
    \periph_bb_reg[3] ,
    \periph_bb_reg[15] ,
    \periph_data_reg[16]_0 ,
    \read_data_reg[4] ,
    \periph_s_reg[3] ,
    \read_data_reg[11]_4 ,
    \read_data_reg[1] ,
    \read_data_reg[1]_0 ,
    \read_data_reg[0] ,
    \read_data_reg[0]_0 ,
    \read_data_reg[0]_1 ,
    \read_data_reg[4]_0 ,
    \read_data_reg[7] ,
    \read_data_reg[5]_0 ,
    \read_data_reg[6]_0 ,
    p_18_in,
    w_times,
    p_22_in,
    \read_data_reg[10]_1 ,
    \read_data_reg[10]_2 ,
    \read_data_reg[2] ,
    \read_data_reg[2]_0 ,
    \read_data[0]_i_3_0 ,
    p_14_in,
    stop_cause,
    \read_data_reg[3] ,
    \read_data_reg[9] ,
    \read_data[11]_i_2_2 ,
    \read_data_reg[11]_5 ,
    \read_data_reg[11]_6 ,
    \read_data_reg[12] ,
    \read_data_reg[13]_0 ,
    stop_s1_s2,
    \read_data[4]_i_3_0 ,
    \read_data_reg[10]_3 ,
    w_s1_s2,
    \periph_s_reg[12]_1 ,
    mwarnf_n_IBUF,
    alarms,
    mpipal_n_IBUF,
    mwatch_n_IBUF,
    mpal_n_IBUF,
    mrptal_n_IBUF,
    mtcal_n_IBUF,
    mctral_n_IBUF,
    mscdbl_n_IBUF,
    mscafl_n_IBUF,
    \alarms_reg[1] ,
    \read_data_reg[15]_2 ,
    \read_data_reg[15]_3 ,
    \read_data_reg[14]_0 ,
    \read_data_reg[13]_1 ,
    \read_data_reg[12]_0 ,
    \read_data_reg[15]_4 ,
    \read_data_reg[15]_5 ,
    \read_data_reg[11]_7 ,
    \read_data_reg[10]_4 ,
    \read_data_reg[9]_0 ,
    \read_data_reg[8] ,
    \read_data_reg[7]_0 ,
    \read_data_reg[6]_1 ,
    \read_data_reg[5]_1 ,
    \read_data_reg[4]_1 ,
    \read_data_reg[3]_0 ,
    \read_data_reg[2]_1 ,
    \read_data_reg[1]_1 ,
    \read_data_reg[1]_2 ,
    \read_data_reg[0]_2 ,
    \read_data_reg[0]_3 ,
    \read_data_reg[2]_2 ,
    fext,
    clk_IBUF_BUFG,
    \state_reg[0]_2 ,
    \active_cmd_reg[15]_0 ,
    \active_cmd_reg[31]_0 ,
    \active_cmd_reg[11]_1 ,
    \active_cmd_reg[14]_0 ,
    \active_cmd_reg[16]_rep__0_0 );
  output \active_cmd_reg[23]_0 ;
  output [39:0]Q;
  output \active_cmd_reg[19]_0 ;
  output \active_cmd_reg[19]_1 ;
  output \active_cmd_reg[19]_2 ;
  output \active_cmd_reg[19]_3 ;
  output \active_cmd_reg[19]_4 ;
  output \val_reg[16] ;
  output \active_cmd_reg[18]_0 ;
  output \active_cmd_reg[18]_1 ;
  output \active_cmd_reg[18]_2 ;
  output \active_cmd_reg[19]_5 ;
  output \active_cmd_reg[19]_6 ;
  output \active_cmd_reg[19]_7 ;
  output \active_cmd_reg[19]_8 ;
  output \active_cmd_reg[19]_9 ;
  output \active_cmd_reg[19]_10 ;
  output \active_cmd_reg[19]_11 ;
  output \active_cmd_reg[17]_0 ;
  output \active_cmd_reg[17]_1 ;
  output \active_cmd_reg[17]_2 ;
  output \active_cmd_reg[17]_3 ;
  output \active_cmd_reg[19]_12 ;
  output ena;
  output \state_reg[1]_0 ;
  output [0:0]E;
  output [0:0]addra;
  output mon_dsky_read_en;
  output \active_cmd_reg[17]_4 ;
  output [4:0]D;
  output \active_cmd_reg[16]_rep_0 ;
  output [0:0]\active_cmd_reg[20]_0 ;
  output \active_cmd_reg[21]_0 ;
  output [3:0]\active_cmd_reg[20]_1 ;
  output [0:0]\active_cmd_reg[20]_2 ;
  output \active_cmd_reg[17]_5 ;
  output \state_reg[2]_0 ;
  output [15:0]\w_comp_val_ign_reg[16] ;
  output \active_cmd_reg[20]_3 ;
  output \active_cmd_reg[19]_13 ;
  output \active_cmd_reg[19]_14 ;
  output \active_cmd_reg[21]_1 ;
  output \active_cmd_reg[21]_2 ;
  output \active_cmd_reg[16]_rep_1 ;
  output \active_cmd_reg[19]_15 ;
  output \active_cmd_reg[19]_16 ;
  output \active_cmd_reg[19]_17 ;
  output \active_cmd_reg[19]_18 ;
  output \active_cmd_reg[19]_19 ;
  output \active_cmd_reg[19]_20 ;
  output \active_cmd_reg[19]_21 ;
  output \active_cmd_reg[19]_22 ;
  output \active_cmd_reg[19]_23 ;
  output \active_cmd_reg[19]_24 ;
  output \active_cmd_reg[19]_25 ;
  output \active_cmd_reg[16]_rep_2 ;
  output \active_cmd_reg[18]_3 ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[1]_0 ;
  output [0:0]\active_cmd_reg[17]_6 ;
  output [4:0]\active_cmd_reg[17]_7 ;
  output \active_cmd_reg[16]_0 ;
  output \val_reg[9] ;
  output [7:0]mon_chan_data;
  output \val_reg[10] ;
  output \val_reg[11] ;
  output \val_reg[12] ;
  output \val_reg[13] ;
  output \val_reg[14] ;
  output \val_reg[15] ;
  output [0:0]\state_reg[2]_1 ;
  output ctrl_write_en;
  output ctrl_read_en;
  output crs_read_en;
  output [0:0]wea;
  output ems_read_en;
  output [0:0]\state_reg[2]_2 ;
  output status_read_en;
  output mon_chan_read_en;
  output wr_en;
  output \active_cmd_reg[0]_0 ;
  output \active_cmd_reg[0]_1 ;
  output \active_cmd_reg[0]_2 ;
  output \active_cmd_reg[0]_3 ;
  output \active_cmd_reg[17]_8 ;
  output \active_cmd_reg[0]_4 ;
  output \active_cmd_reg[0]_5 ;
  output \active_cmd_reg[17]_9 ;
  output \active_cmd_reg[0]_6 ;
  output \active_cmd_reg[0]_7 ;
  output [0:0]\active_cmd_reg[17]_10 ;
  output [0:0]\active_cmd_reg[16]_1 ;
  output [0:0]\active_cmd_reg[20]_4 ;
  output adv_s7_out;
  output [0:0]\active_cmd_reg[17]_11 ;
  output [0:0]\active_cmd_reg[17]_12 ;
  output [0:0]\active_cmd_reg[20]_5 ;
  output [0:0]\active_cmd_reg[16]_2 ;
  output [0:0]\active_cmd_reg[17]_13 ;
  output [0:0]\active_cmd_reg[16]_3 ;
  output [0:0]\active_cmd_reg[20]_6 ;
  output [0:0]\active_cmd_reg[17]_14 ;
  output [0:0]\active_cmd_reg[17]_15 ;
  output proceed_req8_out;
  output start_req9_out;
  output [0:0]\active_cmd_reg[16]_4 ;
  output [0:0]\active_cmd_reg[20]_7 ;
  output [0:0]\active_cmd_reg[21]_3 ;
  output [0:0]\active_cmd_reg[19]_26 ;
  output [0:0]\active_cmd_reg[19]_27 ;
  output [0:0]\active_cmd_reg[21]_4 ;
  output periph_read5_out;
  output periph_loadch4_out;
  output [7:0]\val_reg[5] ;
  output [15:0]\val_reg[16]_0 ;
  output [11:0]\s2_s_reg[12] ;
  output periph_tcsaj2_out;
  output periph_readch3_out;
  output [0:0]\active_cmd_reg[22]_0 ;
  output \w_times_reg[2] ;
  output \w_times_reg[3] ;
  output \active_cmd_reg[20]_8 ;
  output \active_cmd_reg[17]_16 ;
  output \active_cmd_reg[17]_17 ;
  output \crs_bank_en_reg[0] ;
  output \s2_fb_reg[13] ;
  output \active_cmd_reg[16]_rep_3 ;
  output \crs_bank_en_reg[45] ;
  output \active_cmd_reg[16]_rep_4 ;
  output \active_cmd_reg[18]_4 ;
  output \active_cmd_reg[11]_0 ;
  output \active_cmd_reg[10]_0 ;
  output \active_cmd_reg[9]_0 ;
  output \active_cmd_reg[8]_0 ;
  output \active_cmd_reg[7]_0 ;
  output \active_cmd_reg[6]_0 ;
  output \active_cmd_reg[5]_0 ;
  output \active_cmd_reg[4]_0 ;
  output \active_cmd_reg[3]_0 ;
  output \active_cmd_reg[2]_0 ;
  output \active_cmd_reg[1]_0 ;
  output \active_cmd_reg[0]_8 ;
  output [0:0]\active_cmd_reg[16]_rep_5 ;
  output [15:0]\adc_bplssw_reg[15] ;
  input read_en_q;
  input [15:0]\periph_data_reg[16] ;
  input [15:0]read_msg_queue_i_20;
  input read_msg_queue_i_20_0;
  input read_msg_queue_i_22;
  input read_msg_queue_i_26;
  input read_msg_queue_i_30;
  input read_msg_queue_i_34;
  input read_msg_queue_i_34_0;
  input read_msg_queue_i_38;
  input read_msg_queue_i_38_0;
  input read_msg_queue_i_42;
  input read_msg_queue_i_42_0;
  input read_msg_queue_i_46;
  input read_msg_queue_i_46_0;
  input read_msg_queue_i_50;
  input read_msg_queue_i_50_0;
  input read_msg_queue_i_53;
  input read_msg_queue_i_53_0;
  input read_msg_queue_i_56;
  input read_msg_queue_i_56_0;
  input read_msg_queue_i_71;
  input [1:0]data12;
  input read_msg_queue_i_68;
  input read_msg_queue_i_65;
  input [1:0]wp;
  input read_msg_queue_i_62;
  input read_msg_queue_i_59;
  input minkl_db;
  input [5:0]read_msg_queue_i_134_0;
  input [11:0]\periph_s_reg[12] ;
  input [0:0]read_msg_queue_i_139_0;
  input [0:0]read_msg_queue_i_139_1;
  input minhl_db;
  input miip_db;
  input mstpit_n_db;
  input mgojam_IBUF;
  input [1:0]\read_data_reg[11] ;
  input \read_data_reg[10] ;
  input \read_data_reg[11]_0 ;
  input [3:0]\read_data_reg[15] ;
  input [1:0]\read_data_reg[11]_1 ;
  input [0:0]\read_data_reg[11]_2 ;
  input \read_data_reg[13] ;
  input \read_data_reg[14] ;
  input \read_data_reg[5] ;
  input \read_data_reg[6] ;
  input \read_data_reg[10]_0 ;
  input [6:0]\read_data[9]_i_2_0 ;
  input [35:0]\read_data_reg[15]_0 ;
  input [10:0]\read_data[11]_i_2_0 ;
  input [13:0]\read_data_reg[15]_1 ;
  input [9:1]chan77;
  input read_msg_queue_i_51_0;
  input read_msg_queue_i_54_0;
  input read_msg_queue_i_57_0;
  input read_msg_queue_i_60_0;
  input read_msg_queue_i_63_0;
  input read_msg_queue_i_66_0;
  input read_msg_queue_i_69_0;
  input read_msg_queue_i_72_0;
  input [6:0]\read_data[11]_i_2_1 ;
  input [8:0]p_11_in;
  input [11:0]\periph_s_reg[12]_0 ;
  input [10:0]\read_data_reg[11]_3 ;
  input [4:0]i;
  input msqext_db;
  input [1:0]state;
  input periph_complete;
  input \keycode_reg[4] ;
  input [0:0]state_0;
  input \keycode_reg[4]_0 ;
  input rxor_32;
  input [2:0]proceed_reg;
  input proceed;
  input read_msg_queue_i_48_0;
  input read_en_q_1;
  input read_msg_queue_i_10;
  input read_msg_queue_i_11;
  input read_msg_queue_i_12;
  input read_msg_queue_i_13;
  input read_msg_queue_i_14;
  input read_msg_queue_i_15;
  input read_msg_queue_i_16;
  input read_msg_queue_i_7;
  input read_msg_queue_i_6;
  input read_msg_queue_i_5;
  input read_msg_queue_i_4;
  input read_msg_queue_i_3;
  input read_msg_queue_i_2;
  input read_msg_queue_i_51_1;
  input read_msg_queue_i_51_2;
  input read_msg_queue_i_51_3;
  input [7:0]read_msg_queue_i_24_0;
  input [7:0]read_msg_queue_i_24_1;
  input read_msg_queue_i_48_1;
  input [6:0]read_msg_queue_i_24_2;
  input read_msg_queue_i_48_2;
  input read_msg_queue_i_44_0;
  input read_msg_queue_i_44_1;
  input read_msg_queue_i_40_0;
  input read_msg_queue_i_40_1;
  input read_msg_queue_i_36_0;
  input read_msg_queue_i_36_1;
  input read_msg_queue_i_32_0;
  input read_msg_queue_i_32_1;
  input read_msg_queue_i_28_0;
  input read_msg_queue_i_28_1;
  input read_msg_queue_i_24_3;
  input read_msg_queue_i_24_4;
  input \state_reg[0]_0 ;
  input cmd_ready;
  input full;
  input empty;
  input \state_reg[2]_3 ;
  input [39:0]dout;
  input \state_reg[0]_1 ;
  input \state_reg[3]_0 ;
  input \state_reg[1]_1 ;
  input agc_fixed_read_done;
  input ctrl_write_done;
  input mnhrpt_TRI;
  input mnhnc_TRI;
  input nhalga_TRI;
  input nhstrt1_OBUF;
  input nhstrt2_OBUF;
  input doscal_TRI;
  input dbltst_TRI;
  input s_only_reg;
  input \periph_bb_reg[1] ;
  input [7:0]p_1_in;
  input [7:0]p_2_in;
  input \periph_bb_reg[2] ;
  input \periph_bb_reg[3] ;
  input [4:0]\periph_bb_reg[15] ;
  input [15:0]\periph_data_reg[16]_0 ;
  input [3:0]\read_data_reg[4] ;
  input \periph_s_reg[3] ;
  input [11:0]\read_data_reg[11]_4 ;
  input \read_data_reg[1] ;
  input \read_data_reg[1]_0 ;
  input \read_data_reg[0] ;
  input \read_data_reg[0]_0 ;
  input \read_data_reg[0]_1 ;
  input \read_data_reg[4]_0 ;
  input [4:0]\read_data_reg[7] ;
  input \read_data_reg[5]_0 ;
  input \read_data_reg[6]_0 ;
  input [5:0]p_18_in;
  input [10:0]w_times;
  input [6:0]p_22_in;
  input \read_data_reg[10]_1 ;
  input \read_data_reg[10]_2 ;
  input \read_data_reg[2] ;
  input \read_data_reg[2]_0 ;
  input [0:0]\read_data[0]_i_3_0 ;
  input [2:0]p_14_in;
  input [10:0]stop_cause;
  input \read_data_reg[3] ;
  input [9:0]\read_data_reg[9] ;
  input [7:0]\read_data[11]_i_2_2 ;
  input \read_data_reg[11]_5 ;
  input \read_data_reg[11]_6 ;
  input \read_data_reg[12] ;
  input \read_data_reg[13]_0 ;
  input stop_s1_s2;
  input [0:0]\read_data[4]_i_3_0 ;
  input \read_data_reg[10]_3 ;
  input w_s1_s2;
  input \periph_s_reg[12]_1 ;
  input mwarnf_n_IBUF;
  input [11:0]alarms;
  input mpipal_n_IBUF;
  input mwatch_n_IBUF;
  input mpal_n_IBUF;
  input mrptal_n_IBUF;
  input mtcal_n_IBUF;
  input mctral_n_IBUF;
  input mscdbl_n_IBUF;
  input mscafl_n_IBUF;
  input [1:0]\alarms_reg[1] ;
  input [15:0]\read_data_reg[15]_2 ;
  input \read_data_reg[15]_3 ;
  input \read_data_reg[14]_0 ;
  input \read_data_reg[13]_1 ;
  input \read_data_reg[12]_0 ;
  input [15:0]\read_data_reg[15]_4 ;
  input [15:0]\read_data_reg[15]_5 ;
  input \read_data_reg[11]_7 ;
  input \read_data_reg[10]_4 ;
  input \read_data_reg[9]_0 ;
  input \read_data_reg[8] ;
  input \read_data_reg[7]_0 ;
  input \read_data_reg[6]_1 ;
  input \read_data_reg[5]_1 ;
  input \read_data_reg[4]_1 ;
  input \read_data_reg[3]_0 ;
  input \read_data_reg[2]_1 ;
  input \read_data_reg[1]_1 ;
  input \read_data_reg[1]_2 ;
  input \read_data_reg[0]_2 ;
  input \read_data_reg[0]_3 ;
  input [3:0]\read_data_reg[2]_2 ;
  input [7:5]fext;
  input clk_IBUF_BUFG;
  input \state_reg[0]_2 ;
  input \active_cmd_reg[15]_0 ;
  input \active_cmd_reg[31]_0 ;
  input \active_cmd_reg[11]_1 ;
  input \active_cmd_reg[14]_0 ;
  input \active_cmd_reg[16]_rep__0_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__2_n_0 ;
  wire \FSM_sequential_state[1]_i_4__2_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [39:0]Q;
  wire \active_cmd_reg[0]_0 ;
  wire \active_cmd_reg[0]_1 ;
  wire \active_cmd_reg[0]_2 ;
  wire \active_cmd_reg[0]_3 ;
  wire \active_cmd_reg[0]_4 ;
  wire \active_cmd_reg[0]_5 ;
  wire \active_cmd_reg[0]_6 ;
  wire \active_cmd_reg[0]_7 ;
  wire \active_cmd_reg[0]_8 ;
  wire \active_cmd_reg[10]_0 ;
  wire \active_cmd_reg[11]_0 ;
  wire \active_cmd_reg[11]_1 ;
  wire \active_cmd_reg[14]_0 ;
  wire \active_cmd_reg[15]_0 ;
  wire \active_cmd_reg[16]_0 ;
  wire [0:0]\active_cmd_reg[16]_1 ;
  wire [0:0]\active_cmd_reg[16]_2 ;
  wire [0:0]\active_cmd_reg[16]_3 ;
  wire [0:0]\active_cmd_reg[16]_4 ;
  wire \active_cmd_reg[16]_rep_0 ;
  wire \active_cmd_reg[16]_rep_1 ;
  wire \active_cmd_reg[16]_rep_2 ;
  wire \active_cmd_reg[16]_rep_3 ;
  wire \active_cmd_reg[16]_rep_4 ;
  wire [0:0]\active_cmd_reg[16]_rep_5 ;
  wire \active_cmd_reg[16]_rep__0_0 ;
  wire \active_cmd_reg[17]_0 ;
  wire \active_cmd_reg[17]_1 ;
  wire [0:0]\active_cmd_reg[17]_10 ;
  wire [0:0]\active_cmd_reg[17]_11 ;
  wire [0:0]\active_cmd_reg[17]_12 ;
  wire [0:0]\active_cmd_reg[17]_13 ;
  wire [0:0]\active_cmd_reg[17]_14 ;
  wire [0:0]\active_cmd_reg[17]_15 ;
  wire \active_cmd_reg[17]_16 ;
  wire \active_cmd_reg[17]_17 ;
  wire \active_cmd_reg[17]_2 ;
  wire \active_cmd_reg[17]_3 ;
  wire \active_cmd_reg[17]_4 ;
  wire \active_cmd_reg[17]_5 ;
  wire [0:0]\active_cmd_reg[17]_6 ;
  wire [4:0]\active_cmd_reg[17]_7 ;
  wire \active_cmd_reg[17]_8 ;
  wire \active_cmd_reg[17]_9 ;
  wire \active_cmd_reg[18]_0 ;
  wire \active_cmd_reg[18]_1 ;
  wire \active_cmd_reg[18]_2 ;
  wire \active_cmd_reg[18]_3 ;
  wire \active_cmd_reg[18]_4 ;
  wire \active_cmd_reg[19]_0 ;
  wire \active_cmd_reg[19]_1 ;
  wire \active_cmd_reg[19]_10 ;
  wire \active_cmd_reg[19]_11 ;
  wire \active_cmd_reg[19]_12 ;
  wire \active_cmd_reg[19]_13 ;
  wire \active_cmd_reg[19]_14 ;
  wire \active_cmd_reg[19]_15 ;
  wire \active_cmd_reg[19]_16 ;
  wire \active_cmd_reg[19]_17 ;
  wire \active_cmd_reg[19]_18 ;
  wire \active_cmd_reg[19]_19 ;
  wire \active_cmd_reg[19]_2 ;
  wire \active_cmd_reg[19]_20 ;
  wire \active_cmd_reg[19]_21 ;
  wire \active_cmd_reg[19]_22 ;
  wire \active_cmd_reg[19]_23 ;
  wire \active_cmd_reg[19]_24 ;
  wire \active_cmd_reg[19]_25 ;
  wire [0:0]\active_cmd_reg[19]_26 ;
  wire [0:0]\active_cmd_reg[19]_27 ;
  wire \active_cmd_reg[19]_3 ;
  wire \active_cmd_reg[19]_4 ;
  wire \active_cmd_reg[19]_5 ;
  wire \active_cmd_reg[19]_6 ;
  wire \active_cmd_reg[19]_7 ;
  wire \active_cmd_reg[19]_8 ;
  wire \active_cmd_reg[19]_9 ;
  wire \active_cmd_reg[1]_0 ;
  wire [0:0]\active_cmd_reg[20]_0 ;
  wire [3:0]\active_cmd_reg[20]_1 ;
  wire [0:0]\active_cmd_reg[20]_2 ;
  wire \active_cmd_reg[20]_3 ;
  wire [0:0]\active_cmd_reg[20]_4 ;
  wire [0:0]\active_cmd_reg[20]_5 ;
  wire [0:0]\active_cmd_reg[20]_6 ;
  wire [0:0]\active_cmd_reg[20]_7 ;
  wire \active_cmd_reg[20]_8 ;
  wire \active_cmd_reg[21]_0 ;
  wire \active_cmd_reg[21]_1 ;
  wire \active_cmd_reg[21]_2 ;
  wire [0:0]\active_cmd_reg[21]_3 ;
  wire [0:0]\active_cmd_reg[21]_4 ;
  wire [0:0]\active_cmd_reg[22]_0 ;
  wire \active_cmd_reg[23]_0 ;
  wire \active_cmd_reg[2]_0 ;
  wire \active_cmd_reg[31]_0 ;
  wire \active_cmd_reg[3]_0 ;
  wire \active_cmd_reg[4]_0 ;
  wire \active_cmd_reg[5]_0 ;
  wire \active_cmd_reg[6]_0 ;
  wire \active_cmd_reg[7]_0 ;
  wire \active_cmd_reg[8]_0 ;
  wire \active_cmd_reg[9]_0 ;
  wire [15:0]\adc_bplssw_reg[15] ;
  wire [0:0]addra;
  wire adv_s7_out;
  wire agc_fixed_read_done;
  wire [11:0]alarms;
  wire [1:0]\alarms_reg[1] ;
  wire [9:1]chan77;
  wire clk_IBUF_BUFG;
  wire cmd_ready;
  wire \crs_bank_en_reg[0] ;
  wire \crs_bank_en_reg[45] ;
  wire crs_read_en;
  wire ctrl_read_en;
  wire ctrl_write_done;
  wire ctrl_write_en;
  wire ctrl_write_en2_out;
  wire [1:0]data12;
  wire dbltst_TRI;
  wire doscal_TRI;
  wire [39:0]dout;
  wire empty;
  wire ems_read_en;
  wire ena;
  wire [7:5]fext;
  wire [15:15]\fixed_reader/cmd_fb ;
  wire full;
  wire [4:0]i;
  wire \keycode[4]_i_3_n_0 ;
  wire \keycode_reg[4] ;
  wire \keycode_reg[4]_0 ;
  wire mctral_n_IBUF;
  wire mgojam_IBUF;
  wire miip_db;
  wire minhl_db;
  wire minkl_db;
  wire mnhnc_TRI;
  wire mnhrpt_TRI;
  wire mnhrpt_i_2_n_0;
  wire [7:0]mon_chan_data;
  wire mon_chan_read_en;
  wire mon_dsky_read_en;
  wire mon_dsky_write_en;
  wire mpal_n_IBUF;
  wire mpipal_n_IBUF;
  wire mrptal_n_IBUF;
  wire mscafl_n_IBUF;
  wire mscdbl_n_IBUF;
  wire msqext_db;
  wire mstpit_n_db;
  wire mtcal_n_IBUF;
  wire mwarnf_n_IBUF;
  wire mwatch_n_IBUF;
  wire next_state;
  wire nhalga_TRI;
  wire nhalga_i_2_n_0;
  wire nhalga_i_3_n_0;
  wire nhstrt1_OBUF;
  wire nhstrt2_OBUF;
  wire [8:0]p_11_in;
  wire [2:0]p_14_in;
  wire [5:0]p_18_in;
  wire [7:0]p_1_in;
  wire [6:0]p_22_in;
  wire [7:0]p_2_in;
  wire \periph_bb[15]_i_2_n_0 ;
  wire \periph_bb[15]_i_3_n_0 ;
  wire \periph_bb[15]_i_4_n_0 ;
  wire [4:0]\periph_bb_reg[15] ;
  wire \periph_bb_reg[1] ;
  wire \periph_bb_reg[2] ;
  wire \periph_bb_reg[3] ;
  wire periph_complete;
  wire \periph_data[16]_i_2_n_0 ;
  wire \periph_data[16]_i_3_n_0 ;
  wire [15:0]\periph_data_reg[16] ;
  wire [15:0]\periph_data_reg[16]_0 ;
  wire periph_load_i_2_n_0;
  wire periph_load_i_3_n_0;
  wire periph_loadch4_out;
  wire periph_read5_out;
  wire periph_readch3_out;
  wire \periph_s[10]_i_2_n_0 ;
  wire \periph_s[11]_i_2_n_0 ;
  wire \periph_s[12]_i_2_n_0 ;
  wire \periph_s[12]_i_3_n_0 ;
  wire \periph_s[1]_i_2_n_0 ;
  wire \periph_s[2]_i_2_n_0 ;
  wire \periph_s[3]_i_2_n_0 ;
  wire \periph_s[4]_i_2_n_0 ;
  wire \periph_s[5]_i_2_n_0 ;
  wire \periph_s[6]_i_2_n_0 ;
  wire \periph_s[7]_i_2_n_0 ;
  wire \periph_s[8]_i_2_n_0 ;
  wire \periph_s[9]_i_2_n_0 ;
  wire [11:0]\periph_s_reg[12] ;
  wire [11:0]\periph_s_reg[12]_0 ;
  wire \periph_s_reg[12]_1 ;
  wire \periph_s_reg[3] ;
  wire periph_tcsaj2_out;
  wire proceed;
  wire [2:0]proceed_reg;
  wire proceed_req8_out;
  wire \read_data[0]_i_11_n_0 ;
  wire \read_data[0]_i_12_n_0 ;
  wire \read_data[0]_i_13_n_0 ;
  wire \read_data[0]_i_16_n_0 ;
  wire \read_data[0]_i_2__0_n_0 ;
  wire [0:0]\read_data[0]_i_3_0 ;
  wire \read_data[0]_i_3_n_0 ;
  wire \read_data[0]_i_4__0_n_0 ;
  wire \read_data[0]_i_4_n_0 ;
  wire \read_data[0]_i_9_n_0 ;
  wire \read_data[10]_i_10_n_0 ;
  wire \read_data[10]_i_2__0_n_0 ;
  wire \read_data[10]_i_2__1_n_0 ;
  wire \read_data[10]_i_3_n_0 ;
  wire \read_data[10]_i_4_n_0 ;
  wire \read_data[10]_i_7_n_0 ;
  wire \read_data[11]_i_10_n_0 ;
  wire \read_data[11]_i_12_n_0 ;
  wire [10:0]\read_data[11]_i_2_0 ;
  wire [6:0]\read_data[11]_i_2_1 ;
  wire [7:0]\read_data[11]_i_2_2 ;
  wire \read_data[11]_i_2__0_n_0 ;
  wire \read_data[11]_i_2__1_n_0 ;
  wire \read_data[11]_i_2_n_0 ;
  wire \read_data[11]_i_3__0_n_0 ;
  wire \read_data[11]_i_4__0_n_0 ;
  wire \read_data[11]_i_4_n_0 ;
  wire \read_data[11]_i_6_n_0 ;
  wire \read_data[11]_i_7_n_0 ;
  wire \read_data[11]_i_8_n_0 ;
  wire \read_data[11]_i_9_n_0 ;
  wire \read_data[12]_i_3__0_n_0 ;
  wire \read_data[12]_i_3_n_0 ;
  wire \read_data[12]_i_4_n_0 ;
  wire \read_data[13]_i_3__0_n_0 ;
  wire \read_data[13]_i_3_n_0 ;
  wire \read_data[13]_i_4_n_0 ;
  wire \read_data[14]_i_2_n_0 ;
  wire \read_data[14]_i_3__0_n_0 ;
  wire \read_data[14]_i_4_n_0 ;
  wire \read_data[14]_i_5_n_0 ;
  wire \read_data[14]_i_6_n_0 ;
  wire \read_data[14]_i_7_n_0 ;
  wire \read_data[14]_i_8_n_0 ;
  wire \read_data[15]_i_10_n_0 ;
  wire \read_data[15]_i_11_n_0 ;
  wire \read_data[15]_i_12_n_0 ;
  wire \read_data[15]_i_13_n_0 ;
  wire \read_data[15]_i_14_n_0 ;
  wire \read_data[15]_i_3__0_n_0 ;
  wire \read_data[15]_i_3__1_n_0 ;
  wire \read_data[15]_i_3_n_0 ;
  wire \read_data[15]_i_4__0_n_0 ;
  wire \read_data[15]_i_4__1_n_0 ;
  wire \read_data[15]_i_4_n_0 ;
  wire \read_data[15]_i_5__0_n_0 ;
  wire \read_data[15]_i_5__1_n_0 ;
  wire \read_data[15]_i_5_n_0 ;
  wire \read_data[15]_i_6__0_n_0 ;
  wire \read_data[15]_i_6_n_0 ;
  wire \read_data[15]_i_7_n_0 ;
  wire \read_data[15]_i_8__0_n_0 ;
  wire \read_data[15]_i_8_n_0 ;
  wire \read_data[15]_i_9_n_0 ;
  wire \read_data[1]_i_10_n_0 ;
  wire \read_data[1]_i_11_n_0 ;
  wire \read_data[1]_i_12_n_0 ;
  wire \read_data[1]_i_2_n_0 ;
  wire \read_data[1]_i_3__0_n_0 ;
  wire \read_data[1]_i_3_n_0 ;
  wire \read_data[1]_i_4_n_0 ;
  wire \read_data[1]_i_5_n_0 ;
  wire \read_data[1]_i_7_n_0 ;
  wire \read_data[1]_i_9_n_0 ;
  wire \read_data[2]_i_10_n_0 ;
  wire \read_data[2]_i_12_n_0 ;
  wire \read_data[2]_i_13_n_0 ;
  wire \read_data[2]_i_2_n_0 ;
  wire \read_data[2]_i_3__0_n_0 ;
  wire \read_data[2]_i_3_n_0 ;
  wire \read_data[2]_i_4__0_n_0 ;
  wire \read_data[2]_i_4_n_0 ;
  wire \read_data[2]_i_5_n_0 ;
  wire \read_data[2]_i_6_n_0 ;
  wire \read_data[2]_i_7_n_0 ;
  wire \read_data[2]_i_8_n_0 ;
  wire \read_data[2]_i_9_n_0 ;
  wire \read_data[3]_i_10_n_0 ;
  wire \read_data[3]_i_12_n_0 ;
  wire \read_data[3]_i_13_n_0 ;
  wire \read_data[3]_i_14_n_0 ;
  wire \read_data[3]_i_15_n_0 ;
  wire \read_data[3]_i_2_n_0 ;
  wire \read_data[3]_i_3__0_n_0 ;
  wire \read_data[3]_i_4__0_n_0 ;
  wire \read_data[3]_i_4_n_0 ;
  wire \read_data[3]_i_5_n_0 ;
  wire \read_data[3]_i_7_n_0 ;
  wire \read_data[3]_i_8_n_0 ;
  wire \read_data[3]_i_9_n_0 ;
  wire \read_data[4]_i_11_n_0 ;
  wire \read_data[4]_i_12_n_0 ;
  wire \read_data[4]_i_13_n_0 ;
  wire \read_data[4]_i_2_n_0 ;
  wire [0:0]\read_data[4]_i_3_0 ;
  wire \read_data[4]_i_3__0_n_0 ;
  wire \read_data[4]_i_3_n_0 ;
  wire \read_data[4]_i_4__0_n_0 ;
  wire \read_data[4]_i_4_n_0 ;
  wire \read_data[4]_i_5_n_0 ;
  wire \read_data[4]_i_6_n_0 ;
  wire \read_data[4]_i_7_n_0 ;
  wire \read_data[4]_i_8_n_0 ;
  wire \read_data[4]_i_9_n_0 ;
  wire \read_data[5]_i_10_n_0 ;
  wire \read_data[5]_i_11_n_0 ;
  wire \read_data[5]_i_2_n_0 ;
  wire \read_data[5]_i_3__0_n_0 ;
  wire \read_data[5]_i_4__0_n_0 ;
  wire \read_data[5]_i_4_n_0 ;
  wire \read_data[5]_i_5_n_0 ;
  wire \read_data[5]_i_7_n_0 ;
  wire \read_data[5]_i_8_n_0 ;
  wire \read_data[6]_i_10_n_0 ;
  wire \read_data[6]_i_2__0_n_0 ;
  wire \read_data[6]_i_2_n_0 ;
  wire \read_data[6]_i_4_n_0 ;
  wire \read_data[6]_i_5_n_0 ;
  wire \read_data[6]_i_7_n_0 ;
  wire \read_data[6]_i_8_n_0 ;
  wire \read_data[7]_i_10_n_0 ;
  wire \read_data[7]_i_11_n_0 ;
  wire \read_data[7]_i_2__1_n_0 ;
  wire \read_data[7]_i_2_n_0 ;
  wire \read_data[7]_i_3__1_n_0 ;
  wire \read_data[7]_i_4_n_0 ;
  wire \read_data[7]_i_5_n_0 ;
  wire \read_data[7]_i_6_n_0 ;
  wire \read_data[7]_i_7_n_0 ;
  wire \read_data[7]_i_8_n_0 ;
  wire \read_data[7]_i_9_n_0 ;
  wire \read_data[8]_i_2__0_n_0 ;
  wire \read_data[8]_i_2_n_0 ;
  wire \read_data[8]_i_3_n_0 ;
  wire \read_data[8]_i_4_n_0 ;
  wire \read_data[8]_i_5_n_0 ;
  wire \read_data[8]_i_6_n_0 ;
  wire \read_data[8]_i_7_n_0 ;
  wire \read_data[8]_i_8_n_0 ;
  wire [6:0]\read_data[9]_i_2_0 ;
  wire \read_data[9]_i_2__0_n_0 ;
  wire \read_data[9]_i_2_n_0 ;
  wire \read_data[9]_i_3_n_0 ;
  wire \read_data[9]_i_4_n_0 ;
  wire \read_data[9]_i_5_n_0 ;
  wire \read_data[9]_i_6_n_0 ;
  wire \read_data[9]_i_7_n_0 ;
  wire \read_data[9]_i_8_n_0 ;
  wire \read_data[9]_i_9_n_0 ;
  wire \read_data_reg[0] ;
  wire \read_data_reg[0]_0 ;
  wire \read_data_reg[0]_1 ;
  wire \read_data_reg[0]_2 ;
  wire \read_data_reg[0]_3 ;
  wire \read_data_reg[10] ;
  wire \read_data_reg[10]_0 ;
  wire \read_data_reg[10]_1 ;
  wire \read_data_reg[10]_2 ;
  wire \read_data_reg[10]_3 ;
  wire \read_data_reg[10]_4 ;
  wire [1:0]\read_data_reg[11] ;
  wire \read_data_reg[11]_0 ;
  wire [1:0]\read_data_reg[11]_1 ;
  wire [0:0]\read_data_reg[11]_2 ;
  wire [10:0]\read_data_reg[11]_3 ;
  wire [11:0]\read_data_reg[11]_4 ;
  wire \read_data_reg[11]_5 ;
  wire \read_data_reg[11]_6 ;
  wire \read_data_reg[11]_7 ;
  wire \read_data_reg[12] ;
  wire \read_data_reg[12]_0 ;
  wire \read_data_reg[13] ;
  wire \read_data_reg[13]_0 ;
  wire \read_data_reg[13]_1 ;
  wire \read_data_reg[14] ;
  wire \read_data_reg[14]_0 ;
  wire [3:0]\read_data_reg[15] ;
  wire [35:0]\read_data_reg[15]_0 ;
  wire [13:0]\read_data_reg[15]_1 ;
  wire [15:0]\read_data_reg[15]_2 ;
  wire \read_data_reg[15]_3 ;
  wire [15:0]\read_data_reg[15]_4 ;
  wire [15:0]\read_data_reg[15]_5 ;
  wire \read_data_reg[1] ;
  wire \read_data_reg[1]_0 ;
  wire \read_data_reg[1]_1 ;
  wire \read_data_reg[1]_2 ;
  wire \read_data_reg[2] ;
  wire \read_data_reg[2]_0 ;
  wire \read_data_reg[2]_1 ;
  wire [3:0]\read_data_reg[2]_2 ;
  wire \read_data_reg[3] ;
  wire \read_data_reg[3]_0 ;
  wire [3:0]\read_data_reg[4] ;
  wire \read_data_reg[4]_0 ;
  wire \read_data_reg[4]_1 ;
  wire \read_data_reg[5] ;
  wire \read_data_reg[5]_0 ;
  wire \read_data_reg[5]_1 ;
  wire \read_data_reg[6] ;
  wire \read_data_reg[6]_0 ;
  wire \read_data_reg[6]_1 ;
  wire [4:0]\read_data_reg[7] ;
  wire \read_data_reg[7]_0 ;
  wire \read_data_reg[8] ;
  wire [9:0]\read_data_reg[9] ;
  wire \read_data_reg[9]_0 ;
  wire read_en_q;
  wire read_en_q_1;
  wire read_msg_queue_i_10;
  wire read_msg_queue_i_101_n_0;
  wire read_msg_queue_i_102_n_0;
  wire read_msg_queue_i_107_n_0;
  wire read_msg_queue_i_108_n_0;
  wire read_msg_queue_i_11;
  wire read_msg_queue_i_113_n_0;
  wire read_msg_queue_i_114_n_0;
  wire read_msg_queue_i_119_n_0;
  wire read_msg_queue_i_12;
  wire read_msg_queue_i_120_n_0;
  wire read_msg_queue_i_121_n_0;
  wire read_msg_queue_i_125_n_0;
  wire read_msg_queue_i_126_n_0;
  wire read_msg_queue_i_13;
  wire read_msg_queue_i_130_n_0;
  wire [5:0]read_msg_queue_i_134_0;
  wire read_msg_queue_i_135_n_0;
  wire [0:0]read_msg_queue_i_139_0;
  wire [0:0]read_msg_queue_i_139_1;
  wire read_msg_queue_i_14;
  wire read_msg_queue_i_140_n_0;
  wire read_msg_queue_i_145_n_0;
  wire read_msg_queue_i_15;
  wire read_msg_queue_i_150_n_0;
  wire read_msg_queue_i_155_n_0;
  wire read_msg_queue_i_16;
  wire read_msg_queue_i_160_n_0;
  wire read_msg_queue_i_162_n_0;
  wire read_msg_queue_i_163_n_0;
  wire read_msg_queue_i_173_n_0;
  wire read_msg_queue_i_182_n_0;
  wire read_msg_queue_i_188_n_0;
  wire read_msg_queue_i_194_n_0;
  wire read_msg_queue_i_2;
  wire [15:0]read_msg_queue_i_20;
  wire read_msg_queue_i_200_n_0;
  wire read_msg_queue_i_206_n_0;
  wire read_msg_queue_i_20_0;
  wire read_msg_queue_i_210_n_0;
  wire read_msg_queue_i_214_n_0;
  wire read_msg_queue_i_22;
  wire read_msg_queue_i_220_n_0;
  wire read_msg_queue_i_226_n_0;
  wire read_msg_queue_i_228_n_0;
  wire read_msg_queue_i_233_n_0;
  wire read_msg_queue_i_234_n_0;
  wire read_msg_queue_i_239_n_0;
  wire read_msg_queue_i_244_n_0;
  wire read_msg_queue_i_249_n_0;
  wire [7:0]read_msg_queue_i_24_0;
  wire [7:0]read_msg_queue_i_24_1;
  wire [6:0]read_msg_queue_i_24_2;
  wire read_msg_queue_i_24_3;
  wire read_msg_queue_i_24_4;
  wire read_msg_queue_i_26;
  wire read_msg_queue_i_274_n_0;
  wire read_msg_queue_i_28_0;
  wire read_msg_queue_i_28_1;
  wire read_msg_queue_i_3;
  wire read_msg_queue_i_30;
  wire read_msg_queue_i_32_0;
  wire read_msg_queue_i_32_1;
  wire read_msg_queue_i_34;
  wire read_msg_queue_i_34_0;
  wire read_msg_queue_i_36_0;
  wire read_msg_queue_i_36_1;
  wire read_msg_queue_i_38;
  wire read_msg_queue_i_38_0;
  wire read_msg_queue_i_4;
  wire read_msg_queue_i_40_0;
  wire read_msg_queue_i_40_1;
  wire read_msg_queue_i_42;
  wire read_msg_queue_i_42_0;
  wire read_msg_queue_i_44_0;
  wire read_msg_queue_i_44_1;
  wire read_msg_queue_i_46;
  wire read_msg_queue_i_46_0;
  wire read_msg_queue_i_48_0;
  wire read_msg_queue_i_48_1;
  wire read_msg_queue_i_48_2;
  wire read_msg_queue_i_5;
  wire read_msg_queue_i_50;
  wire read_msg_queue_i_50_0;
  wire read_msg_queue_i_51_0;
  wire read_msg_queue_i_51_1;
  wire read_msg_queue_i_51_2;
  wire read_msg_queue_i_51_3;
  wire read_msg_queue_i_53;
  wire read_msg_queue_i_53_0;
  wire read_msg_queue_i_54_0;
  wire read_msg_queue_i_56;
  wire read_msg_queue_i_56_0;
  wire read_msg_queue_i_57_0;
  wire read_msg_queue_i_59;
  wire read_msg_queue_i_6;
  wire read_msg_queue_i_60_0;
  wire read_msg_queue_i_62;
  wire read_msg_queue_i_63_0;
  wire read_msg_queue_i_65;
  wire read_msg_queue_i_66_0;
  wire read_msg_queue_i_68;
  wire read_msg_queue_i_69_0;
  wire read_msg_queue_i_7;
  wire read_msg_queue_i_71;
  wire read_msg_queue_i_72_0;
  wire read_msg_queue_i_80_n_0;
  wire read_msg_queue_i_82_n_0;
  wire read_msg_queue_i_83_n_0;
  wire read_msg_queue_i_85_n_0;
  wire read_msg_queue_i_89_n_0;
  wire read_msg_queue_i_90_n_0;
  wire read_msg_queue_i_95_n_0;
  wire read_msg_queue_i_96_n_0;
  wire rxor_32;
  wire \s1_eb[11]_i_2_n_0 ;
  wire \s1_s_ign[12]_i_2_n_0 ;
  wire \s2_fb_reg[13] ;
  wire \s2_s_ign[12]_i_2_n_0 ;
  wire [11:0]\s2_s_reg[12] ;
  wire s_only_reg;
  wire start_req9_out;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire [0:0]state_0;
  wire [3:0]state_1;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[2]_0 ;
  wire [0:0]\state_reg[2]_1 ;
  wire [0:0]\state_reg[2]_2 ;
  wire \state_reg[2]_3 ;
  wire \state_reg[3]_0 ;
  wire status_read_en;
  wire status_write_en;
  wire [10:0]stop_cause;
  wire \stop_conds[10]_i_3_n_0 ;
  wire stop_s1_s2;
  wire \val_reg[10] ;
  wire \val_reg[11] ;
  wire \val_reg[12] ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire \val_reg[15] ;
  wire \val_reg[16] ;
  wire [15:0]\val_reg[16]_0 ;
  wire [7:0]\val_reg[5] ;
  wire \val_reg[9] ;
  wire \w_comp_val[16]_i_2_n_0 ;
  wire \w_comp_val_ign[16]_i_2_n_0 ;
  wire \w_comp_val_ign[16]_i_3_n_0 ;
  wire [15:0]\w_comp_val_ign_reg[16] ;
  wire w_s1_s2;
  wire [10:0]w_times;
  wire \w_times_reg[2] ;
  wire \w_times_reg[3] ;
  wire [0:0]wea;
  wire [1:0]wp;
  wire wr_en;

  LUT6 #(
    .INIT(64'h00EA554000AA5500)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(state[1]),
        .I1(state_1[1]),
        .I2(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I3(state[0]),
        .I4(periph_complete),
        .I5(\FSM_sequential_state[1]_i_4__2_n_0 ),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h55AA00AA55EA00EA)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(state[1]),
        .I1(state_1[1]),
        .I2(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I3(state[0]),
        .I4(periph_complete),
        .I5(\FSM_sequential_state[1]_i_4__2_n_0 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(Q[39]),
        .I2(periph_complete),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state_1[2]),
        .O(\FSM_sequential_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FFFFFFCFFFF6FFC)) 
    \FSM_sequential_state[1]_i_4__2 
       (.I0(Q[29]),
        .I1(fext[5]),
        .I2(fext[7]),
        .I3(Q[31]),
        .I4(fext[6]),
        .I5(Q[30]),
        .O(\FSM_sequential_state[1]_i_4__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[14]_0 ),
        .D(dout[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[14]_0 ),
        .D(dout[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[14]_0 ),
        .D(dout[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[15]),
        .Q(Q[15]));
  (* ORIG_CELL_NAME = "active_cmd_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[16]),
        .Q(Q[16]));
  (* ORIG_CELL_NAME = "active_cmd_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[16]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[16]_rep__0_0 ),
        .D(dout[16]),
        .Q(\active_cmd_reg[16]_rep_0 ));
  (* ORIG_CELL_NAME = "active_cmd_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[16]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[16]_rep__0_0 ),
        .D(dout[16]),
        .Q(addra));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[17]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[18]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[19]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[20]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[21]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[22]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[23]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[24]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[25]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[26]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[27]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[28]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[29]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[30]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[31]_0 ),
        .D(dout[31]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[32]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[33]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[34]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[35]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[36]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[37]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[15]_0 ),
        .D(dout[38]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\state_reg[0]_2 ),
        .D(dout[39]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \active_cmd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\state_reg[2]_1 ),
        .CLR(\active_cmd_reg[11]_1 ),
        .D(dout[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    adv_s_i_1
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(addra),
        .O(adv_s7_out));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[0]_i_1 
       (.I0(Q[0]),
        .I1(status_write_en),
        .I2(\alarms_reg[1] [0]),
        .I3(alarms[0]),
        .O(\active_cmd_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[10]_i_1 
       (.I0(Q[10]),
        .I1(status_write_en),
        .I2(mpipal_n_IBUF),
        .I3(alarms[10]),
        .O(\active_cmd_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[11]_i_1 
       (.I0(Q[11]),
        .I1(status_write_en),
        .I2(mwarnf_n_IBUF),
        .I3(alarms[11]),
        .O(\active_cmd_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \alarms[11]_i_2 
       (.I0(state_1[3]),
        .I1(state_1[1]),
        .I2(state_1[0]),
        .I3(Q[39]),
        .I4(state_1[2]),
        .O(status_write_en));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[1]_i_1 
       (.I0(Q[1]),
        .I1(status_write_en),
        .I2(\alarms_reg[1] [1]),
        .I3(alarms[1]),
        .O(\active_cmd_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[2]_i_1 
       (.I0(Q[2]),
        .I1(status_write_en),
        .I2(mscafl_n_IBUF),
        .I3(alarms[2]),
        .O(\active_cmd_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[3]_i_1 
       (.I0(Q[3]),
        .I1(status_write_en),
        .I2(mscdbl_n_IBUF),
        .I3(alarms[3]),
        .O(\active_cmd_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[4]_i_1 
       (.I0(Q[4]),
        .I1(status_write_en),
        .I2(mctral_n_IBUF),
        .I3(alarms[4]),
        .O(\active_cmd_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[5]_i_1 
       (.I0(Q[5]),
        .I1(status_write_en),
        .I2(mtcal_n_IBUF),
        .I3(alarms[5]),
        .O(\active_cmd_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[6]_i_1 
       (.I0(Q[6]),
        .I1(status_write_en),
        .I2(mrptal_n_IBUF),
        .I3(alarms[6]),
        .O(\active_cmd_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h55FF0030)) 
    \alarms[7]_i_1 
       (.I0(Q[7]),
        .I1(mpal_n_IBUF),
        .I2(proceed_reg[0]),
        .I3(status_write_en),
        .I4(alarms[7]),
        .O(\active_cmd_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h55FF0030)) 
    \alarms[8]_i_1 
       (.I0(Q[8]),
        .I1(mpal_n_IBUF),
        .I2(proceed_reg[1]),
        .I3(status_write_en),
        .I4(alarms[8]),
        .O(\active_cmd_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h7703)) 
    \alarms[9]_i_1 
       (.I0(Q[9]),
        .I1(status_write_en),
        .I2(mwatch_n_IBUF),
        .I3(alarms[9]),
        .O(\active_cmd_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    cmd_queue_i_2
       (.I0(full),
        .I1(empty),
        .I2(state_1[2]),
        .I3(state_1[1]),
        .I4(state_1[3]),
        .I5(state_1[0]),
        .O(\state_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    core_mem_i_1
       (.I0(state_1[1]),
        .I1(state_1[3]),
        .I2(state_1[0]),
        .I3(state_1[2]),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    core_mem_i_2
       (.I0(state_1[2]),
        .I1(state_1[0]),
        .I2(Q[39]),
        .I3(state_1[3]),
        .I4(state_1[1]),
        .O(\state_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \crs_bank_en[15]_i_1 
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[20]),
        .O(\active_cmd_reg[20]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \crs_bank_en[31]_i_1 
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[20]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \crs_bank_en[47]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[16]),
        .I2(Q[20]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \crs_bank_en[63]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(\active_cmd_reg[20]_1 [3]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    dbltst_i_1
       (.I0(Q[0]),
        .I1(\active_cmd_reg[16]_rep_2 ),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(nhalga_i_2_n_0),
        .I5(dbltst_TRI),
        .O(\active_cmd_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    dbltst_i_2
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .O(\active_cmd_reg[16]_rep_2 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    doscal_i_1
       (.I0(Q[0]),
        .I1(\active_cmd_reg[17]_9 ),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(nhalga_i_2_n_0),
        .I5(doscal_TRI),
        .O(\active_cmd_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    doscal_i_2
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .O(\active_cmd_reg[17]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ems_bank_en[7]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[20]),
        .O(\active_cmd_reg[17]_15 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \i_comp_stat[6]_i_1 
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(\active_cmd_reg[20]_3 ),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(Q[18]),
        .I5(Q[19]),
        .O(\active_cmd_reg[21]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \i_comp_stat[6]_i_2 
       (.I0(Q[20]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[17]),
        .O(\active_cmd_reg[20]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \i_comp_val[12]_i_1 
       (.I0(mnhrpt_i_2_n_0),
        .I1(Q[16]),
        .I2(Q[20]),
        .I3(Q[17]),
        .O(\active_cmd_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \i_comp_val_ign[12]_i_1 
       (.I0(mnhrpt_i_2_n_0),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(\active_cmd_reg[20]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \keycode[0]_i_1 
       (.I0(\keycode[4]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[0]),
        .O(\active_cmd_reg[17]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \keycode[1]_i_1 
       (.I0(\keycode[4]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[1]),
        .O(\active_cmd_reg[17]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \keycode[2]_i_1 
       (.I0(\keycode[4]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[2]),
        .O(\active_cmd_reg[17]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \keycode[3]_i_1 
       (.I0(\keycode[4]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[3]),
        .O(\active_cmd_reg[17]_7 [3]));
  LUT6 #(
    .INIT(64'h10101010FF101010)) 
    \keycode[4]_i_1 
       (.I0(\keycode[4]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(addra),
        .I3(\keycode_reg[4] ),
        .I4(state_0),
        .I5(\keycode_reg[4]_0 ),
        .O(\active_cmd_reg[17]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \keycode[4]_i_2 
       (.I0(\keycode[4]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[4]),
        .O(\active_cmd_reg[17]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \keycode[4]_i_3 
       (.I0(\read_data[15]_i_3__1_n_0 ),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(mon_dsky_write_en),
        .O(\keycode[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \keycode[4]_i_4 
       (.I0(state_1[2]),
        .I1(state_1[1]),
        .I2(Q[39]),
        .I3(state_1[0]),
        .I4(state_1[3]),
        .O(mon_dsky_write_en));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ldrd_s1_s2[4]_i_1 
       (.I0(mnhrpt_i_2_n_0),
        .I1(Q[20]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    mnhnc_i_1
       (.I0(Q[0]),
        .I1(mnhrpt_i_2_n_0),
        .I2(Q[20]),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(mnhnc_TRI),
        .O(\active_cmd_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    mnhrpt_i_1
       (.I0(Q[0]),
        .I1(mnhrpt_i_2_n_0),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[20]),
        .I5(mnhrpt_TRI),
        .O(\active_cmd_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    mnhrpt_i_2
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(\active_cmd_reg[21]_0 ),
        .I3(Q[22]),
        .I4(Q[21]),
        .O(mnhrpt_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    nhalga_i_1
       (.I0(Q[0]),
        .I1(nhalga_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(nhalga_i_3_n_0),
        .I5(nhalga_TRI),
        .O(\active_cmd_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h02)) 
    nhalga_i_2
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(nhalga_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    nhalga_i_3
       (.I0(Q[20]),
        .I1(Q[17]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .O(nhalga_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    nhstrt1_i_1
       (.I0(Q[0]),
        .I1(nhalga_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\active_cmd_reg[17]_8 ),
        .I5(nhstrt1_OBUF),
        .O(\active_cmd_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    nhstrt1_i_2
       (.I0(Q[17]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .O(\active_cmd_reg[17]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    nhstrt2_i_1
       (.I0(Q[0]),
        .I1(nhalga_i_2_n_0),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\active_cmd_reg[16]_rep_1 ),
        .I5(nhstrt2_OBUF),
        .O(\active_cmd_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    nhstrt2_i_2
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[20]),
        .I2(Q[17]),
        .O(\active_cmd_reg[16]_rep_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[11]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[15] [0]),
        .I2(p_1_in[3]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[3]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[12]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[15] [1]),
        .I2(p_1_in[4]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[4]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[13]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[15] [2]),
        .I2(p_1_in[5]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[5]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[14]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[15] [3]),
        .I2(p_1_in[6]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[6]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[15]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[15] [4]),
        .I2(p_1_in[7]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[7]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFF6F)) 
    \periph_bb[15]_i_2 
       (.I0(Q[17]),
        .I1(addra),
        .I2(periph_load_i_2_n_0),
        .I3(Q[18]),
        .O(\periph_bb[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFCFBFFFFFFFF)) 
    \periph_bb[15]_i_3 
       (.I0(\read_data_reg[4] [2]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(addra),
        .I4(\read_data_reg[4] [0]),
        .I5(periph_load_i_2_n_0),
        .O(\periph_bb[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFBBEFFFFFFFFFFF)) 
    \periph_bb[15]_i_4 
       (.I0(Q[17]),
        .I1(addra),
        .I2(\read_data_reg[4] [2]),
        .I3(Q[18]),
        .I4(\read_data_reg[4] [0]),
        .I5(periph_load_i_2_n_0),
        .O(\periph_bb[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[1]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[1] ),
        .I2(p_1_in[0]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[0]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[2]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[2] ),
        .I2(p_1_in[1]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[1]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \periph_bb[3]_i_1 
       (.I0(\periph_bb[15]_i_2_n_0 ),
        .I1(\periph_bb_reg[3] ),
        .I2(p_1_in[2]),
        .I3(\periph_bb[15]_i_3_n_0 ),
        .I4(p_2_in[2]),
        .I5(\periph_bb[15]_i_4_n_0 ),
        .O(\val_reg[5] [2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[10]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [9]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [9]),
        .O(\val_reg[16]_0 [9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[11]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [10]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [10]),
        .O(\val_reg[16]_0 [10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[12]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [11]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [11]),
        .O(\val_reg[16]_0 [11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[13]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [12]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [12]),
        .O(\val_reg[16]_0 [12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[14]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [13]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [13]),
        .O(\val_reg[16]_0 [13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[15]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [14]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [14]),
        .O(\val_reg[16]_0 [14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[16]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [15]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [15]),
        .O(\val_reg[16]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF2FF)) 
    \periph_data[16]_i_2 
       (.I0(Q[16]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(periph_load_i_2_n_0),
        .O(\periph_data[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \periph_data[16]_i_3 
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(periph_load_i_2_n_0),
        .O(\periph_data[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[1]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [0]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [0]),
        .O(\val_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[2]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [1]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [1]),
        .O(\val_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[3]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [2]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [2]),
        .O(\val_reg[16]_0 [2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[4]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [3]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [3]),
        .O(\val_reg[16]_0 [3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[5]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [4]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [4]),
        .O(\val_reg[16]_0 [4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[6]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [5]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [5]),
        .O(\val_reg[16]_0 [5]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[7]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [6]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [6]),
        .O(\val_reg[16]_0 [6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[8]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [7]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [7]),
        .O(\val_reg[16]_0 [7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \periph_data[9]_i_1 
       (.I0(\periph_data[16]_i_2_n_0 ),
        .I1(\periph_data_reg[16] [8]),
        .I2(\periph_data[16]_i_3_n_0 ),
        .I3(\periph_data_reg[16]_0 [8]),
        .O(\val_reg[16]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h04)) 
    periph_load_i_1
       (.I0(Q[17]),
        .I1(periph_load_i_2_n_0),
        .I2(Q[18]),
        .O(\active_cmd_reg[17]_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    periph_load_i_2
       (.I0(\read_data[15]_i_5_n_0 ),
        .I1(periph_complete),
        .I2(ctrl_write_en),
        .I3(Q[19]),
        .I4(periph_load_i_3_n_0),
        .O(periph_load_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    periph_load_i_3
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[20]),
        .O(periph_load_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    periph_loadch_i_1
       (.I0(addra),
        .I1(Q[17]),
        .I2(periph_load_i_2_n_0),
        .I3(Q[18]),
        .O(periph_loadch4_out));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4008)) 
    periph_read_i_1
       (.I0(Q[18]),
        .I1(periph_load_i_2_n_0),
        .I2(addra),
        .I3(Q[17]),
        .O(periph_read5_out));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    periph_readch_i_1
       (.I0(addra),
        .I1(Q[17]),
        .I2(periph_load_i_2_n_0),
        .I3(Q[18]),
        .O(periph_readch3_out));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[10]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[10]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [9]),
        .O(\s2_s_reg[12] [9]));
  LUT6 #(
    .INIT(64'h4900FFFF49004900)) 
    \periph_s[10]_i_2 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(addra),
        .I3(\periph_s_reg[12] [9]),
        .I4(\periph_s_reg[3] ),
        .I5(\read_data_reg[11]_4 [9]),
        .O(\periph_s[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[11]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[11]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [10]),
        .O(\s2_s_reg[12] [10]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[11]_i_2 
       (.I0(\periph_s_reg[3] ),
        .I1(\read_data_reg[11]_4 [10]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [10]),
        .O(\periph_s[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[12]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[12]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [11]),
        .O(\s2_s_reg[12] [11]));
  LUT6 #(
    .INIT(64'h4900FFFF49004900)) 
    \periph_s[12]_i_2 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(addra),
        .I3(\periph_s_reg[12] [11]),
        .I4(\periph_s_reg[3] ),
        .I5(\read_data_reg[11]_4 [11]),
        .O(\periph_s[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFBBEFFF)) 
    \periph_s[12]_i_3 
       (.I0(Q[17]),
        .I1(addra),
        .I2(\read_data_reg[4] [2]),
        .I3(Q[18]),
        .I4(\read_data_reg[4] [0]),
        .I5(\periph_s_reg[12]_1 ),
        .O(\periph_s[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[1]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[1]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [0]),
        .O(\s2_s_reg[12] [0]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[1]_i_2 
       (.I0(\periph_s_reg[3] ),
        .I1(\read_data_reg[11]_4 [0]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [0]),
        .O(\periph_s[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[2]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[2]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [1]),
        .O(\s2_s_reg[12] [1]));
  LUT6 #(
    .INIT(64'h4900FFFF49004900)) 
    \periph_s[2]_i_2 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(addra),
        .I3(\periph_s_reg[12] [1]),
        .I4(\periph_s_reg[3] ),
        .I5(\read_data_reg[11]_4 [1]),
        .O(\periph_s[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[3]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[3]_i_2_n_0 ),
        .I2(\periph_s_reg[3] ),
        .I3(\read_data_reg[11]_4 [2]),
        .O(\s2_s_reg[12] [2]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[3]_i_2 
       (.I0(\periph_s[12]_i_3_n_0 ),
        .I1(\periph_s_reg[12]_0 [2]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [2]),
        .O(\periph_s[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[4]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[4]_i_2_n_0 ),
        .I2(\periph_s_reg[3] ),
        .I3(\read_data_reg[11]_4 [3]),
        .O(\s2_s_reg[12] [3]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[4]_i_2 
       (.I0(\periph_s[12]_i_3_n_0 ),
        .I1(\periph_s_reg[12]_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [3]),
        .O(\periph_s[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[5]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[5]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [4]),
        .O(\s2_s_reg[12] [4]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[5]_i_2 
       (.I0(\periph_s_reg[3] ),
        .I1(\read_data_reg[11]_4 [4]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [4]),
        .O(\periph_s[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[6]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[6]_i_2_n_0 ),
        .I2(\periph_s_reg[3] ),
        .I3(\read_data_reg[11]_4 [5]),
        .O(\s2_s_reg[12] [5]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[6]_i_2 
       (.I0(\periph_s[12]_i_3_n_0 ),
        .I1(\periph_s_reg[12]_0 [5]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [5]),
        .O(\periph_s[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[7]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[7]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [6]),
        .O(\s2_s_reg[12] [6]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[7]_i_2 
       (.I0(\periph_s_reg[3] ),
        .I1(\read_data_reg[11]_4 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [6]),
        .O(\periph_s[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[8]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[8]_i_2_n_0 ),
        .I2(\periph_s[12]_i_3_n_0 ),
        .I3(\periph_s_reg[12]_0 [7]),
        .O(\s2_s_reg[12] [7]));
  LUT6 #(
    .INIT(64'h4F44F44F44444444)) 
    \periph_s[8]_i_2 
       (.I0(\periph_s_reg[3] ),
        .I1(\read_data_reg[11]_4 [7]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\periph_s_reg[12] [7]),
        .O(\periph_s[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \periph_s[9]_i_1 
       (.I0(periph_load_i_2_n_0),
        .I1(\periph_s[9]_i_2_n_0 ),
        .I2(\periph_s_reg[3] ),
        .I3(\read_data_reg[11]_4 [8]),
        .O(\s2_s_reg[12] [8]));
  LUT6 #(
    .INIT(64'h4900FFFF49004900)) 
    \periph_s[9]_i_2 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(addra),
        .I3(\periph_s_reg[12] [8]),
        .I4(\periph_s[12]_i_3_n_0 ),
        .I5(\periph_s_reg[12]_0 [8]),
        .O(\periph_s[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h80)) 
    periph_tcsaj_i_1
       (.I0(Q[17]),
        .I1(periph_load_i_2_n_0),
        .I2(Q[18]),
        .O(periph_tcsaj2_out));
  LUT6 #(
    .INIT(64'h04FFFFFF04040404)) 
    proceed_i_1
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(\keycode[4]_i_3_n_0 ),
        .I3(rxor_32),
        .I4(proceed_reg[2]),
        .I5(proceed),
        .O(\active_cmd_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    proceed_req_i_1
       (.I0(\stop_conds[10]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .O(proceed_req8_out));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFF000D)) 
    \read_data[0]_i_1 
       (.I0(\read_data_reg[0] ),
        .I1(\read_data[0]_i_3_n_0 ),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\read_data[0]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80808C80)) 
    \read_data[0]_i_11 
       (.I0(w_times[0]),
        .I1(Q[17]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(\read_data[0]_i_3_0 ),
        .I4(Q[20]),
        .I5(\read_data[0]_i_16_n_0 ),
        .O(\read_data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0405000004000000)) 
    \read_data[0]_i_12 
       (.I0(Q[21]),
        .I1(nhstrt1_OBUF),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[22]),
        .I5(nhalga_TRI),
        .O(\read_data[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \read_data[0]_i_13 
       (.I0(Q[21]),
        .I1(doscal_TRI),
        .I2(Q[16]),
        .I3(dbltst_TRI),
        .O(\read_data[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h2C002000)) 
    \read_data[0]_i_15 
       (.I0(\read_data_reg[15]_0 [0]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(p_2_in[0]),
        .O(\crs_bank_en_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0C080008)) 
    \read_data[0]_i_16 
       (.I0(p_18_in[0]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[17]),
        .I3(Q[20]),
        .I4(\read_data_reg[15]_0 [26]),
        .O(\read_data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \read_data[0]_i_1__0 
       (.I0(\read_data[0]_i_2__0_n_0 ),
        .I1(\read_data[15]_i_5__0_n_0 ),
        .I2(\read_data_reg[15]_2 [0]),
        .I3(\read_data_reg[0]_2 ),
        .I4(alarms[0]),
        .I5(\read_data[0]_i_4__0_n_0 ),
        .O(\adc_bplssw_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \read_data[0]_i_2__0 
       (.I0(\read_data[11]_i_4_n_0 ),
        .I1(\read_data_reg[15]_5 [0]),
        .I2(\read_data[11]_i_3__0_n_0 ),
        .I3(\read_data_reg[15]_4 [0]),
        .I4(\read_data_reg[0]_3 ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F00000000DDDD)) 
    \read_data[0]_i_3 
       (.I0(\read_data_reg[0]_0 ),
        .I1(\read_data[0]_i_9_n_0 ),
        .I2(\read_data_reg[0]_1 ),
        .I3(\read_data[0]_i_11_n_0 ),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(\read_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    \read_data[0]_i_4 
       (.I0(\read_data[0]_i_12_n_0 ),
        .I1(\read_data[0]_i_13_n_0 ),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(nhstrt2_OBUF),
        .I5(Q[17]),
        .O(\read_data[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_data[0]_i_4__0 
       (.I0(Q[20]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .O(\read_data[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00CF0A0000C00A00)) 
    \read_data[0]_i_9 
       (.I0(stop_cause[0]),
        .I1(\periph_data_reg[16]_0 [0]),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(\read_data_reg[9] [0]),
        .O(\read_data[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \read_data[10]_i_1 
       (.I0(\read_data[10]_i_2__0_n_0 ),
        .I1(\read_data[11]_i_3__0_n_0 ),
        .I2(\read_data_reg[15]_4 [10]),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [10]),
        .O(\adc_bplssw_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \read_data[10]_i_10 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(\read_data[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \read_data[10]_i_1__0 
       (.I0(\read_data_reg[11]_1 [0]),
        .I1(Q[17]),
        .I2(\read_data_reg[15] [2]),
        .I3(Q[19]),
        .I4(\read_data[10]_i_2__1_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555010055550105)) 
    \read_data[10]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data_reg[10]_0 ),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\read_data[10]_i_3_n_0 ),
        .I5(\read_data[10]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [10]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \read_data[10]_i_2__0 
       (.I0(\read_data[0]_i_4__0_n_0 ),
        .I1(alarms[10]),
        .I2(\read_data[11]_i_4_n_0 ),
        .I3(\read_data_reg[15]_5 [10]),
        .I4(\read_data_reg[10]_4 ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF08000000080)) 
    \read_data[10]_i_2__1 
       (.I0(addra),
        .I1(\read_data_reg[11] [0]),
        .I2(Q[17]),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data_reg[10] ),
        .O(\read_data[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCDCCCCCCFDCCCCC)) 
    \read_data[10]_i_3 
       (.I0(\read_data_reg[10]_1 ),
        .I1(\read_data[10]_i_7_n_0 ),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(\read_data_reg[10]_2 ),
        .O(\read_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFC4FFF7)) 
    \read_data[10]_i_4 
       (.I0(stop_cause[10]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(\read_data[11]_i_2_0 [9]),
        .I5(\read_data_reg[10]_3 ),
        .O(\read_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[10]_i_7 
       (.I0(\read_data[9]_i_5_n_0 ),
        .I1(\read_data_reg[11]_3 [9]),
        .I2(p_22_in[5]),
        .I3(\read_data[10]_i_10_n_0 ),
        .I4(w_times[10]),
        .I5(\read_data[15]_i_11_n_0 ),
        .O(\read_data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFFFB)) 
    \read_data[11]_i_1 
       (.I0(\read_data[11]_i_2_n_0 ),
        .I1(\read_data_reg[11]_5 ),
        .I2(\read_data[11]_i_4__0_n_0 ),
        .I3(\read_data_reg[11]_6 ),
        .I4(\read_data[11]_i_6_n_0 ),
        .I5(\read_data[14]_i_5_n_0 ),
        .O(\w_comp_val_ign_reg[16] [11]));
  LUT6 #(
    .INIT(64'h0C00020000000200)) 
    \read_data[11]_i_10 
       (.I0(stop_s1_s2),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .I4(Q[18]),
        .I5(p_1_in[4]),
        .O(\read_data[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \read_data[11]_i_12 
       (.I0(Q[17]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[18]),
        .O(\read_data[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_data[11]_i_13 
       (.I0(Q[18]),
        .I1(Q[17]),
        .O(\active_cmd_reg[18]_4 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \read_data[11]_i_1__0 
       (.I0(\read_data[11]_i_2__0_n_0 ),
        .I1(\read_data[11]_i_3__0_n_0 ),
        .I2(\read_data_reg[15]_4 [11]),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [11]),
        .O(\adc_bplssw_reg[15] [11]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \read_data[11]_i_1__1 
       (.I0(\read_data_reg[11]_1 [1]),
        .I1(Q[17]),
        .I2(\read_data_reg[11]_2 ),
        .I3(Q[19]),
        .I4(\read_data[11]_i_2__1_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    \read_data[11]_i_2 
       (.I0(\read_data[2]_i_6_n_0 ),
        .I1(\read_data[11]_i_7_n_0 ),
        .I2(\read_data[11]_i_8_n_0 ),
        .I3(\read_data_reg[11]_4 [11]),
        .I4(\read_data[11]_i_9_n_0 ),
        .I5(\read_data[11]_i_10_n_0 ),
        .O(\read_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \read_data[11]_i_2__0 
       (.I0(\read_data[0]_i_4__0_n_0 ),
        .I1(alarms[11]),
        .I2(\read_data[11]_i_4_n_0 ),
        .I3(\read_data_reg[15]_5 [11]),
        .I4(\read_data_reg[11]_7 ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF08000000080)) 
    \read_data[11]_i_2__1 
       (.I0(addra),
        .I1(\read_data_reg[11] [1]),
        .I2(Q[17]),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data_reg[11]_0 ),
        .O(\read_data[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \read_data[11]_i_3__0 
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(Q[17]),
        .O(\read_data[11]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \read_data[11]_i_4 
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .O(\read_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040500000400)) 
    \read_data[11]_i_4__0 
       (.I0(Q[20]),
        .I1(\periph_s_reg[12]_0 [11]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(\read_data_reg[11]_3 [10]),
        .O(\read_data[11]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_data[11]_i_6 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\read_data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[11]_i_7 
       (.I0(\active_cmd_reg[20]_8 ),
        .I1(\read_data_reg[15]_1 [9]),
        .I2(\read_data[11]_i_2_0 [10]),
        .I3(\read_data[3]_i_10_n_0 ),
        .I4(\periph_data_reg[16]_0 [11]),
        .I5(\w_comp_val[16]_i_2_n_0 ),
        .O(\read_data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[11]_i_8 
       (.I0(\read_data[11]_i_12_n_0 ),
        .I1(p_11_in[6]),
        .I2(\read_data[11]_i_2_1 [6]),
        .I3(\read_data[3]_i_5_n_0 ),
        .I4(\read_data[11]_i_2_2 [7]),
        .I5(\active_cmd_reg[17]_16 ),
        .O(\read_data[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \read_data[11]_i_9 
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[18]),
        .O(\read_data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    \read_data[12]_i_1 
       (.I0(\read_data_reg[12] ),
        .I1(\w_comp_val_ign[16]_i_2_n_0 ),
        .I2(Q[19]),
        .I3(\read_data[12]_i_3_n_0 ),
        .I4(p_1_in[5]),
        .I5(\read_data[12]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \read_data[12]_i_1__0 
       (.I0(\read_data[15]_i_5__0_n_0 ),
        .I1(\read_data_reg[15]_2 [12]),
        .I2(\read_data[15]_i_6_n_0 ),
        .I3(\read_data_reg[12]_0 ),
        .I4(\read_data[12]_i_3__0_n_0 ),
        .O(\adc_bplssw_reg[15] [12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[12]_i_3 
       (.I0(\read_data[13]_i_4_n_0 ),
        .I1(p_11_in[7]),
        .I2(\read_data_reg[15]_1 [10]),
        .I3(\read_data[15]_i_7_n_0 ),
        .I4(\periph_data_reg[16]_0 [12]),
        .I5(\read_data[15]_i_9_n_0 ),
        .O(\read_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[12]_i_3__0 
       (.I0(\read_data_reg[15]_4 [12]),
        .I1(\read_data_reg[15]_5 [12]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \read_data[12]_i_4 
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(addra),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\w_comp_val_ign[16]_i_2_n_0 ),
        .O(\read_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030080000000800)) 
    \read_data[12]_i_6 
       (.I0(p_2_in[5]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(Q[18]),
        .I5(\read_data_reg[15]_0 [22]),
        .O(\s2_fb_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \read_data[12]_i_7 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[20]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(\active_cmd_reg[16]_rep_4 ));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    \read_data[13]_i_1 
       (.I0(\read_data_reg[13]_0 ),
        .I1(\w_comp_val_ign[16]_i_2_n_0 ),
        .I2(Q[19]),
        .I3(\read_data[13]_i_3_n_0 ),
        .I4(p_11_in[8]),
        .I5(\read_data[13]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \read_data[13]_i_1__0 
       (.I0(\read_data[15]_i_5__0_n_0 ),
        .I1(\read_data_reg[15]_2 [13]),
        .I2(\read_data[15]_i_6_n_0 ),
        .I3(\read_data_reg[13]_1 ),
        .I4(\read_data[13]_i_3__0_n_0 ),
        .O(\adc_bplssw_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \read_data[13]_i_1__1 
       (.I0(\read_data_reg[15] [1]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(\read_data_reg[13] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[13]_i_3 
       (.I0(\read_data[12]_i_4_n_0 ),
        .I1(p_1_in[6]),
        .I2(\read_data_reg[15]_1 [11]),
        .I3(\read_data[15]_i_7_n_0 ),
        .I4(\periph_data_reg[16]_0 [13]),
        .I5(\read_data[15]_i_9_n_0 ),
        .O(\read_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[13]_i_3__0 
       (.I0(\read_data_reg[15]_4 [13]),
        .I1(\read_data_reg[15]_5 [13]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[13]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \read_data[13]_i_4 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\active_cmd_reg[20]_3 ),
        .O(\read_data[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \read_data[13]_i_6 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(\active_cmd_reg[16]_rep_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \read_data[13]_i_7 
       (.I0(Q[18]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[17]),
        .O(\active_cmd_reg[18]_3 ));
  LUT6 #(
    .INIT(64'h00002C0000002000)) 
    \read_data[13]_i_8 
       (.I0(\read_data_reg[15]_0 [23]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(Q[17]),
        .I5(p_18_in[4]),
        .O(\crs_bank_en_reg[45] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFBA)) 
    \read_data[14]_i_1 
       (.I0(\read_data[14]_i_2_n_0 ),
        .I1(\active_cmd_reg[17]_17 ),
        .I2(\read_data_reg[15]_0 [11]),
        .I3(\read_data[14]_i_4_n_0 ),
        .I4(\read_data[14]_i_5_n_0 ),
        .I5(\read_data[14]_i_6_n_0 ),
        .O(\w_comp_val_ign_reg[16] [14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \read_data[14]_i_1__0 
       (.I0(\read_data[15]_i_5__0_n_0 ),
        .I1(\read_data_reg[15]_2 [14]),
        .I2(\read_data[15]_i_6_n_0 ),
        .I3(\read_data_reg[14]_0 ),
        .I4(\read_data[14]_i_3__0_n_0 ),
        .O(\adc_bplssw_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \read_data[14]_i_1__1 
       (.I0(\read_data_reg[15] [0]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(\read_data_reg[14] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00800C0000800000)) 
    \read_data[14]_i_2 
       (.I0(\read_data_reg[15]_0 [34]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(Q[18]),
        .I5(p_2_in[7]),
        .O(\read_data[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \read_data[14]_i_3 
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .O(\active_cmd_reg[17]_17 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[14]_i_3__0 
       (.I0(\read_data_reg[15]_4 [14]),
        .I1(\read_data_reg[15]_5 [14]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAEAAAEAAAEA)) 
    \read_data[14]_i_4 
       (.I0(\read_data[14]_i_7_n_0 ),
        .I1(\read_data_reg[15]_0 [24]),
        .I2(Q[18]),
        .I3(\active_cmd_reg[17]_9 ),
        .I4(p_22_in[6]),
        .I5(\read_data[14]_i_8_n_0 ),
        .O(\read_data[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \read_data[14]_i_5 
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[19]),
        .O(\read_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[14]_i_6 
       (.I0(\read_data[12]_i_4_n_0 ),
        .I1(p_1_in[7]),
        .I2(\read_data_reg[15]_1 [12]),
        .I3(\read_data[15]_i_7_n_0 ),
        .I4(\periph_data_reg[16]_0 [14]),
        .I5(\read_data[15]_i_9_n_0 ),
        .O(\read_data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00200C0000200000)) 
    \read_data[14]_i_7 
       (.I0(\read_data_reg[15]_0 [5]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(Q[17]),
        .I5(p_18_in[5]),
        .O(\read_data[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data[14]_i_8 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[17]),
        .O(\read_data[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \read_data[15]_i_1 
       (.I0(\read_data[15]_i_3_n_0 ),
        .I1(\read_data[15]_i_4_n_0 ),
        .I2(\read_data[15]_i_5_n_0 ),
        .I3(ctrl_read_en),
        .O(\active_cmd_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_data[15]_i_10 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\read_data[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \read_data[15]_i_11 
       (.I0(Q[17]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(\read_data[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \read_data[15]_i_12 
       (.I0(Q[24]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[25]),
        .I4(Q[29]),
        .I5(Q[31]),
        .O(\read_data[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \read_data[15]_i_13 
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(\read_data[15]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \read_data[15]_i_14 
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[18]),
        .O(\read_data[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0888888800000088)) 
    \read_data[15]_i_1__0 
       (.I0(\read_data[15]_i_3__0_n_0 ),
        .I1(\read_data[15]_i_4__0_n_0 ),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .I4(Q[18]),
        .I5(Q[20]),
        .O(\active_cmd_reg[16]_rep_5 ));
  LUT6 #(
    .INIT(64'h0000000009FF0000)) 
    \read_data[15]_i_1__1 
       (.I0(addra),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(mon_dsky_read_en),
        .I5(\read_data[15]_i_3__1_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \read_data[15]_i_2 
       (.I0(\read_data[15]_i_6__0_n_0 ),
        .I1(\read_data[15]_i_7_n_0 ),
        .I2(\read_data_reg[15]_1 [13]),
        .I3(\read_data[15]_i_8_n_0 ),
        .I4(\periph_data_reg[16]_0 [15]),
        .I5(\read_data[15]_i_9_n_0 ),
        .O(\w_comp_val_ign_reg[16] [15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \read_data[15]_i_2__0 
       (.I0(\read_data[15]_i_5__0_n_0 ),
        .I1(\read_data_reg[15]_2 [15]),
        .I2(\read_data[15]_i_6_n_0 ),
        .I3(\read_data_reg[15]_3 ),
        .I4(\read_data[15]_i_8__0_n_0 ),
        .O(\adc_bplssw_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \read_data[15]_i_2__1 
       (.I0(\read_data_reg[15] [3]),
        .I1(Q[17]),
        .I2(Q[19]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF3FFFCFFFFFE)) 
    \read_data[15]_i_3 
       (.I0(Q[22]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(addra),
        .I4(Q[17]),
        .I5(Q[20]),
        .O(\read_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \read_data[15]_i_3__0 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(Q[30]),
        .I4(Q[31]),
        .I5(status_read_en),
        .O(\read_data[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \read_data[15]_i_3__1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(\read_data[15]_i_4__1_n_0 ),
        .I5(\read_data[15]_i_5__1_n_0 ),
        .O(\read_data[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFF5F5F0F0)) 
    \read_data[15]_i_4 
       (.I0(\read_data[15]_i_10_n_0 ),
        .I1(Q[17]),
        .I2(Q[21]),
        .I3(\read_data[15]_i_11_n_0 ),
        .I4(Q[22]),
        .I5(Q[20]),
        .O(\read_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \read_data[15]_i_4__0 
       (.I0(Q[19]),
        .I1(\w_comp_val_ign[16]_i_2_n_0 ),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(\read_data[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_data[15]_i_4__1 
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .O(\read_data[15]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_data[15]_i_5 
       (.I0(Q[30]),
        .I1(Q[23]),
        .I2(Q[26]),
        .I3(\read_data[15]_i_12_n_0 ),
        .O(\read_data[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \read_data[15]_i_5__0 
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .O(\read_data[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \read_data[15]_i_5__1 
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(\read_data[15]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data[15]_i_6 
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(\read_data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0504000000040000)) 
    \read_data[15]_i_6__0 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data_reg[15]_0 [25]),
        .I2(\read_data[15]_i_13_n_0 ),
        .I3(addra),
        .I4(Q[20]),
        .I5(\read_data_reg[15]_0 [35]),
        .O(\read_data[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \read_data[15]_i_7 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(\w_comp_val_ign[16]_i_3_n_0 ),
        .I3(Q[22]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\read_data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4400400000004000)) 
    \read_data[15]_i_8 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[15]_i_14_n_0 ),
        .I2(\read_data_reg[15]_0 [6]),
        .I3(Q[20]),
        .I4(addra),
        .I5(\read_data_reg[15]_0 [12]),
        .O(\read_data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[15]_i_8__0 
       (.I0(\read_data_reg[15]_4 [15]),
        .I1(\read_data_reg[15]_5 [15]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \read_data[15]_i_9 
       (.I0(Q[20]),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[18]),
        .I4(\w_comp_val_ign[16]_i_2_n_0 ),
        .I5(Q[19]),
        .O(\read_data[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \read_data[1]_i_1 
       (.I0(\read_data[15]_i_6_n_0 ),
        .I1(\read_data_reg[1]_1 ),
        .I2(\read_data[1]_i_3__0_n_0 ),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [1]),
        .I5(\read_data_reg[1]_2 ),
        .O(\adc_bplssw_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \read_data[1]_i_10 
       (.I0(Q[18]),
        .I1(Q[20]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .O(\read_data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF37FFFFFFF7FFFFF)) 
    \read_data[1]_i_11 
       (.I0(p_11_in[0]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(Q[18]),
        .I5(p_1_in[1]),
        .O(\read_data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088D80000)) 
    \read_data[1]_i_12 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(p_14_in[0]),
        .I2(stop_cause[1]),
        .I3(Q[20]),
        .I4(Q[17]),
        .I5(Q[18]),
        .O(\read_data[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h88308800)) 
    \read_data[1]_i_14 
       (.I0(w_times[1]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(\read_data_reg[15]_0 [13]),
        .O(\w_times_reg[2] ));
  LUT6 #(
    .INIT(64'h4545454445454545)) 
    \read_data[1]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[1]_i_2_n_0 ),
        .I2(Q[19]),
        .I3(\read_data[1]_i_3_n_0 ),
        .I4(\read_data[1]_i_4_n_0 ),
        .I5(\read_data[1]_i_5_n_0 ),
        .O(\w_comp_val_ign_reg[16] [1]));
  LUT6 #(
    .INIT(64'hDCDCCCCCDFDCCCCC)) 
    \read_data[1]_i_2 
       (.I0(\read_data_reg[1] ),
        .I1(\read_data[1]_i_7_n_0 ),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(\read_data_reg[1]_0 ),
        .O(\read_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEFFFFAAAE)) 
    \read_data[1]_i_3 
       (.I0(\read_data[1]_i_9_n_0 ),
        .I1(\read_data[11]_i_2_0 [0]),
        .I2(\read_data[7]_i_11_n_0 ),
        .I3(Q[18]),
        .I4(\read_data[11]_i_2_2 [0]),
        .I5(\active_cmd_reg[17]_16 ),
        .O(\read_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[1]_i_3__0 
       (.I0(\read_data_reg[15]_4 [1]),
        .I1(\read_data_reg[15]_5 [1]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[1]_i_4 
       (.I0(\read_data[1]_i_10_n_0 ),
        .I1(\read_data_reg[9] [1]),
        .I2(\read_data[11]_i_2_1 [0]),
        .I3(\read_data[3]_i_5_n_0 ),
        .I4(\periph_data_reg[16]_0 [1]),
        .I5(\w_comp_val[16]_i_2_n_0 ),
        .O(\read_data[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h22220222)) 
    \read_data[1]_i_5 
       (.I0(\read_data[1]_i_11_n_0 ),
        .I1(\read_data[1]_i_12_n_0 ),
        .I2(\read_data_reg[11]_4 [1]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_1 ),
        .O(\read_data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F880000)) 
    \read_data[1]_i_7 
       (.I0(p_22_in[0]),
        .I1(\read_data[14]_i_8_n_0 ),
        .I2(nhalga_i_3_n_0),
        .I3(\read_data_reg[11]_3 [0]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(\read_data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h80000C0080000000)) 
    \read_data[1]_i_9 
       (.I0(\read_data_reg[4] [1]),
        .I1(Q[20]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .I4(Q[18]),
        .I5(\read_data_reg[15]_1 [0]),
        .O(\read_data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    \read_data[2]_i_1 
       (.I0(\read_data[2]_i_2_n_0 ),
        .I1(\read_data[2]_i_3_n_0 ),
        .I2(\read_data[2]_i_4_n_0 ),
        .I3(\read_data[2]_i_5_n_0 ),
        .I4(\read_data[2]_i_6_n_0 ),
        .I5(\read_data[2]_i_7_n_0 ),
        .O(\w_comp_val_ign_reg[16] [2]));
  LUT6 #(
    .INIT(64'h0030008000000080)) 
    \read_data[2]_i_10 
       (.I0(\periph_data_reg[16]_0 [2]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(Q[18]),
        .I5(\read_data[11]_i_2_1 [1]),
        .O(\read_data[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \read_data[2]_i_12 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\read_data[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080FF8080)) 
    \read_data[2]_i_13 
       (.I0(Q[19]),
        .I1(p_22_in[1]),
        .I2(\active_cmd_reg[18]_3 ),
        .I3(\read_data[9]_i_5_n_0 ),
        .I4(\read_data_reg[11]_3 [1]),
        .I5(\w_comp_val_ign[16]_i_2_n_0 ),
        .O(\read_data[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h88308800)) 
    \read_data[2]_i_16 
       (.I0(w_times[2]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(\read_data_reg[15]_0 [14]),
        .O(\w_times_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \read_data[2]_i_1__0 
       (.I0(\read_data[15]_i_6_n_0 ),
        .I1(\read_data_reg[2]_1 ),
        .I2(\read_data[2]_i_3__0_n_0 ),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [2]),
        .I5(\read_data[2]_i_4__0_n_0 ),
        .O(\adc_bplssw_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAAA2AAA200A2AAA2)) 
    \read_data[2]_i_2 
       (.I0(\read_data[2]_i_8_n_0 ),
        .I1(\read_data_reg[9] [2]),
        .I2(\active_cmd_reg[17]_8 ),
        .I3(Q[18]),
        .I4(\read_data_reg[11]_4 [2]),
        .I5(\active_cmd_reg[16]_rep_1 ),
        .O(\read_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04045504)) 
    \read_data[2]_i_3 
       (.I0(Q[18]),
        .I1(p_14_in[1]),
        .I2(\read_data[2]_i_9_n_0 ),
        .I3(stop_cause[2]),
        .I4(\active_cmd_reg[16]_rep_1 ),
        .I5(\read_data[2]_i_10_n_0 ),
        .O(\read_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[2]_i_3__0 
       (.I0(\read_data_reg[15]_4 [2]),
        .I1(\read_data_reg[15]_5 [2]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB000000080000000)) 
    \read_data[2]_i_4 
       (.I0(\read_data_reg[4] [2]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(addra),
        .I5(\read_data[11]_i_2_2 [1]),
        .O(\read_data[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \read_data[2]_i_4__0 
       (.I0(\read_data_reg[2]_2 [3]),
        .I1(alarms[2]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .O(\read_data[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000080F00000800)) 
    \read_data[2]_i_5 
       (.I0(Q[20]),
        .I1(\read_data_reg[15]_1 [1]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(addra),
        .I5(\read_data[11]_i_2_0 [1]),
        .O(\read_data[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \read_data[2]_i_6 
       (.I0(Q[19]),
        .I1(Q[21]),
        .I2(Q[22]),
        .O(\read_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F1F0F1F0FFF0F1)) 
    \read_data[2]_i_7 
       (.I0(\read_data_reg[2] ),
        .I1(\read_data[2]_i_12_n_0 ),
        .I2(\read_data[2]_i_13_n_0 ),
        .I3(\w_comp_val_ign[16]_i_2_n_0 ),
        .I4(\read_data[15]_i_14_n_0 ),
        .I5(\read_data_reg[2]_0 ),
        .O(\read_data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF37FFFFFFF7FFFFF)) 
    \read_data[2]_i_8 
       (.I0(p_11_in[1]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(Q[18]),
        .I5(p_1_in[2]),
        .O(\read_data[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \read_data[2]_i_9 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[17]),
        .O(\read_data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555FF0C)) 
    \read_data[3]_i_1 
       (.I0(\read_data[3]_i_2_n_0 ),
        .I1(Q[18]),
        .I2(\read_data_reg[3] ),
        .I3(\read_data[3]_i_4_n_0 ),
        .I4(Q[19]),
        .I5(\w_comp_val_ign[16]_i_2_n_0 ),
        .O(\w_comp_val_ign_reg[16] [3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \read_data[3]_i_10 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .O(\read_data[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \read_data[3]_i_11 
       (.I0(Q[20]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(\active_cmd_reg[20]_8 ));
  LUT6 #(
    .INIT(64'hF0F0F4F4FFF0F4F4)) 
    \read_data[3]_i_12 
       (.I0(\active_cmd_reg[17]_8 ),
        .I1(\read_data_reg[9] [3]),
        .I2(\read_data[3]_i_14_n_0 ),
        .I3(\read_data_reg[11]_4 [3]),
        .I4(Q[18]),
        .I5(\active_cmd_reg[16]_rep_1 ),
        .O(\read_data[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABBAABABAAAAA)) 
    \read_data[3]_i_13 
       (.I0(\read_data[3]_i_15_n_0 ),
        .I1(\read_data[0]_i_4__0_n_0 ),
        .I2(\periph_s_reg[12]_0 [3]),
        .I3(\read_data[9]_i_2_0 [0]),
        .I4(Q[17]),
        .I5(Q[18]),
        .O(\read_data[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3088000000880000)) 
    \read_data[3]_i_14 
       (.I0(p_14_in[2]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(\read_data[11]_i_2_2 [2]),
        .O(\read_data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA000A00000030000)) 
    \read_data[3]_i_15 
       (.I0(w_times[3]),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(\read_data_reg[11]_3 [2]),
        .I5(Q[18]),
        .O(\read_data[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \read_data[3]_i_1__0 
       (.I0(\read_data[15]_i_6_n_0 ),
        .I1(\read_data_reg[3]_0 ),
        .I2(\read_data[3]_i_3__0_n_0 ),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [3]),
        .I5(\read_data[3]_i_4__0_n_0 ),
        .O(\adc_bplssw_reg[15] [3]));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \read_data[3]_i_2 
       (.I0(\read_data[3]_i_5_n_0 ),
        .I1(\read_data_reg[15]_0 [15]),
        .I2(\active_cmd_reg[17]_16 ),
        .I3(\read_data_reg[15]_0 [27]),
        .I4(\read_data[3]_i_7_n_0 ),
        .I5(\read_data[3]_i_8_n_0 ),
        .O(\read_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[3]_i_3__0 
       (.I0(\read_data_reg[15]_4 [3]),
        .I1(\read_data_reg[15]_5 [3]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \read_data[3]_i_4 
       (.I0(\read_data[3]_i_9_n_0 ),
        .I1(\read_data[3]_i_10_n_0 ),
        .I2(\read_data[11]_i_2_0 [2]),
        .I3(\active_cmd_reg[20]_8 ),
        .I4(\read_data_reg[15]_1 [2]),
        .I5(\read_data[3]_i_12_n_0 ),
        .O(\read_data[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \read_data[3]_i_4__0 
       (.I0(\read_data_reg[2]_2 [1]),
        .I1(alarms[3]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .O(\read_data[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \read_data[3]_i_5 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(\read_data[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \read_data[3]_i_6 
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(Q[18]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .O(\active_cmd_reg[17]_16 ));
  LUT6 #(
    .INIT(64'hFFFF73FFFFFF7FFF)) 
    \read_data[3]_i_7 
       (.I0(\read_data_reg[15]_0 [7]),
        .I1(Q[20]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .I4(Q[18]),
        .I5(\read_data_reg[15]_0 [1]),
        .O(\read_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808CC08)) 
    \read_data[3]_i_8 
       (.I0(\read_data_reg[7] [0]),
        .I1(Q[18]),
        .I2(\active_cmd_reg[20]_3 ),
        .I3(w_s1_s2),
        .I4(\active_cmd_reg[16]_rep_1 ),
        .I5(\read_data[3]_i_13_n_0 ),
        .O(\read_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0030020000000200)) 
    \read_data[3]_i_9 
       (.I0(stop_cause[3]),
        .I1(Q[18]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[17]),
        .I4(Q[20]),
        .I5(\periph_data_reg[16]_0 [3]),
        .O(\read_data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \read_data[4]_i_1 
       (.I0(\read_data[15]_i_6_n_0 ),
        .I1(\read_data_reg[4]_1 ),
        .I2(\read_data[4]_i_3__0_n_0 ),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [4]),
        .I5(\read_data[4]_i_4__0_n_0 ),
        .O(\adc_bplssw_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h03200020)) 
    \read_data[4]_i_11 
       (.I0(\read_data[11]_i_2_1 [2]),
        .I1(addra),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(\read_data_reg[11]_4 [4]),
        .O(\read_data[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[4]_i_12 
       (.I0(\read_data[4]_i_13_n_0 ),
        .I1(p_18_in[1]),
        .I2(p_22_in[2]),
        .I3(\read_data[10]_i_10_n_0 ),
        .I4(w_times[4]),
        .I5(\read_data[15]_i_11_n_0 ),
        .O(\read_data[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \read_data[4]_i_13 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(Q[17]),
        .O(\read_data[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0005001155555555)) 
    \read_data[4]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[4]_i_2_n_0 ),
        .I2(\read_data[4]_i_3_n_0 ),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data[4]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [4]));
  LUT6 #(
    .INIT(64'h00000000F7F0F7FF)) 
    \read_data[4]_i_2 
       (.I0(\periph_data_reg[16]_0 [4]),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(addra),
        .I4(\read_data[11]_i_2_0 [3]),
        .I5(\read_data[4]_i_5_n_0 ),
        .O(\read_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F3F7FFF)) 
    \read_data[4]_i_3 
       (.I0(\read_data_reg[4] [3]),
        .I1(Q[20]),
        .I2(addra),
        .I3(Q[17]),
        .I4(\read_data[11]_i_2_2 [3]),
        .I5(\read_data[4]_i_6_n_0 ),
        .O(\read_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[4]_i_3__0 
       (.I0(\read_data_reg[15]_4 [4]),
        .I1(\read_data_reg[15]_5 [4]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \read_data[4]_i_4 
       (.I0(\read_data[4]_i_7_n_0 ),
        .I1(\read_data[4]_i_8_n_0 ),
        .I2(\read_data[9]_i_2_0 [1]),
        .I3(\read_data[4]_i_9_n_0 ),
        .I4(\read_data[15]_i_14_n_0 ),
        .I5(\read_data_reg[4]_0 ),
        .O(\read_data[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \read_data[4]_i_4__0 
       (.I0(\read_data_reg[2]_2 [2]),
        .I1(alarms[4]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .O(\read_data[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \read_data[4]_i_5 
       (.I0(stop_cause[4]),
        .I1(\read_data_reg[15]_1 [3]),
        .I2(Q[17]),
        .I3(addra),
        .I4(Q[20]),
        .I5(\read_data_reg[9] [4]),
        .O(\read_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08C00800)) 
    \read_data[4]_i_6 
       (.I0(\read_data[4]_i_3_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(p_11_in[2]),
        .I5(\read_data[4]_i_11_n_0 ),
        .O(\read_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44000F0044000000)) 
    \read_data[4]_i_7 
       (.I0(\active_cmd_reg[20]_3 ),
        .I1(\read_data_reg[7] [1]),
        .I2(nhalga_i_3_n_0),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data_reg[11]_3 [3]),
        .O(\read_data[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \read_data[4]_i_8 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(Q[17]),
        .O(\read_data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAAAAAEAAAA)) 
    \read_data[4]_i_9 
       (.I0(\read_data[4]_i_12_n_0 ),
        .I1(\read_data_reg[15]_0 [16]),
        .I2(\read_data[15]_i_13_n_0 ),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(Q[20]),
        .I5(\read_data_reg[15]_0 [28]),
        .O(\read_data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \read_data[5]_i_1 
       (.I0(\read_data[15]_i_6_n_0 ),
        .I1(\read_data_reg[5]_1 ),
        .I2(\read_data[5]_i_3__0_n_0 ),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [5]),
        .I5(\read_data[5]_i_4__0_n_0 ),
        .O(\adc_bplssw_reg[15] [5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[5]_i_10 
       (.I0(\read_data[5]_i_11_n_0 ),
        .I1(\read_data_reg[15]_0 [17]),
        .I2(p_22_in[3]),
        .I3(\read_data[10]_i_10_n_0 ),
        .I4(w_times[5]),
        .I5(\read_data[15]_i_11_n_0 ),
        .O(\read_data[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \read_data[5]_i_11 
       (.I0(Q[20]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(Q[17]),
        .O(\read_data[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0005001155555555)) 
    \read_data[5]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[5]_i_2_n_0 ),
        .I2(\read_data_reg[5] ),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data[5]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [5]));
  LUT6 #(
    .INIT(64'h00000000FFD0FFDF)) 
    \read_data[5]_i_2 
       (.I0(\read_data_reg[9] [5]),
        .I1(Q[20]),
        .I2(addra),
        .I3(Q[17]),
        .I4(\read_data[11]_i_2_0 [4]),
        .I5(\read_data[5]_i_5_n_0 ),
        .O(\read_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000A0000000C000)) 
    \read_data[5]_i_3__0 
       (.I0(\read_data_reg[15]_4 [5]),
        .I1(\read_data_reg[15]_5 [5]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(Q[17]),
        .O(\read_data[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \read_data[5]_i_4 
       (.I0(\read_data[5]_i_7_n_0 ),
        .I1(\read_data[9]_i_5_n_0 ),
        .I2(\read_data_reg[11]_3 [4]),
        .I3(\read_data[5]_i_8_n_0 ),
        .I4(\read_data[15]_i_14_n_0 ),
        .I5(\read_data_reg[5]_0 ),
        .O(\read_data[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \read_data[5]_i_4__0 
       (.I0(\read_data_reg[2]_2 [0]),
        .I1(alarms[5]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .O(\read_data[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0FC000A000C000A0)) 
    \read_data[5]_i_5 
       (.I0(stop_cause[5]),
        .I1(\read_data_reg[15]_1 [4]),
        .I2(Q[17]),
        .I3(addra),
        .I4(Q[20]),
        .I5(\periph_data_reg[16]_0 [5]),
        .O(\read_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0030000200000002)) 
    \read_data[5]_i_7 
       (.I0(\read_data[9]_i_2_0 [2]),
        .I1(\read_data[2]_i_12_n_0 ),
        .I2(Q[17]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(Q[20]),
        .I5(\read_data_reg[7] [2]),
        .O(\read_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAAAAAEAAAA)) 
    \read_data[5]_i_8 
       (.I0(\read_data[5]_i_10_n_0 ),
        .I1(p_18_in[2]),
        .I2(\read_data[15]_i_13_n_0 ),
        .I3(Q[20]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(\read_data_reg[15]_0 [29]),
        .O(\read_data[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \read_data[6]_i_1 
       (.I0(\read_data[6]_i_2__0_n_0 ),
        .I1(\read_data[11]_i_3__0_n_0 ),
        .I2(\read_data_reg[15]_4 [6]),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [6]),
        .O(\adc_bplssw_reg[15] [6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[6]_i_10 
       (.I0(\read_data[7]_i_9_n_0 ),
        .I1(\read_data_reg[7] [3]),
        .I2(w_times[6]),
        .I3(\read_data[15]_i_11_n_0 ),
        .I4(p_22_in[4]),
        .I5(\read_data[10]_i_10_n_0 ),
        .O(\read_data[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0005001155555555)) 
    \read_data[6]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[6]_i_2_n_0 ),
        .I2(\read_data_reg[6] ),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data[6]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [6]));
  LUT6 #(
    .INIT(64'h00000000F7F0F7FF)) 
    \read_data[6]_i_2 
       (.I0(\periph_data_reg[16]_0 [6]),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(addra),
        .I4(\read_data[11]_i_2_0 [5]),
        .I5(\read_data[6]_i_5_n_0 ),
        .O(\read_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \read_data[6]_i_2__0 
       (.I0(\read_data[0]_i_4__0_n_0 ),
        .I1(alarms[6]),
        .I2(\read_data[11]_i_4_n_0 ),
        .I3(\read_data_reg[15]_5 [6]),
        .I4(\read_data_reg[6]_1 ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \read_data[6]_i_4 
       (.I0(\read_data[6]_i_7_n_0 ),
        .I1(\read_data[9]_i_5_n_0 ),
        .I2(\read_data_reg[11]_3 [5]),
        .I3(\read_data[6]_i_8_n_0 ),
        .I4(\read_data[15]_i_14_n_0 ),
        .I5(\read_data_reg[6]_0 ),
        .O(\read_data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \read_data[6]_i_5 
       (.I0(stop_cause[6]),
        .I1(\read_data_reg[15]_1 [5]),
        .I2(Q[17]),
        .I3(addra),
        .I4(Q[20]),
        .I5(\read_data_reg[9] [6]),
        .O(\read_data[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00C20002)) 
    \read_data[6]_i_7 
       (.I0(\read_data[9]_i_2_0 [3]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[20]),
        .I3(\read_data[15]_i_13_n_0 ),
        .I4(\read_data_reg[15]_0 [30]),
        .O(\read_data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAFAAAAAEAAAA)) 
    \read_data[6]_i_8 
       (.I0(\read_data[6]_i_10_n_0 ),
        .I1(p_18_in[3]),
        .I2(\read_data[15]_i_13_n_0 ),
        .I3(Q[20]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(\read_data_reg[15]_0 [18]),
        .O(\read_data[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \read_data[7]_i_1 
       (.I0(\read_data[7]_i_2_n_0 ),
        .I1(\read_data[11]_i_3__0_n_0 ),
        .I2(\read_data_reg[15]_4 [7]),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [7]),
        .O(\adc_bplssw_reg[15] [7]));
  LUT6 #(
    .INIT(64'h0A0F00C00A0000C0)) 
    \read_data[7]_i_10 
       (.I0(\periph_data_reg[16]_0 [7]),
        .I1(stop_cause[7]),
        .I2(Q[17]),
        .I3(Q[20]),
        .I4(\active_cmd_reg[16]_rep_0 ),
        .I5(\read_data_reg[9] [7]),
        .O(\read_data[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_data[7]_i_11 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[17]),
        .O(\read_data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \read_data[7]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[7]_i_2__1_n_0 ),
        .I2(\read_data[7]_i_3__1_n_0 ),
        .I3(\read_data[7]_i_4_n_0 ),
        .I4(\read_data[7]_i_5_n_0 ),
        .I5(\read_data[7]_i_6_n_0 ),
        .O(\w_comp_val_ign_reg[16] [7]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \read_data[7]_i_2 
       (.I0(\read_data[0]_i_4__0_n_0 ),
        .I1(alarms[7]),
        .I2(\read_data[11]_i_4_n_0 ),
        .I3(\read_data_reg[15]_5 [7]),
        .I4(\read_data_reg[7]_0 ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0504000455555555)) 
    \read_data[7]_i_2__1 
       (.I0(\read_data[7]_i_7_n_0 ),
        .I1(\read_data[11]_i_2_1 [3]),
        .I2(\w_comp_val_ign[16]_i_3_n_0 ),
        .I3(Q[17]),
        .I4(p_11_in[3]),
        .I5(\read_data[7]_i_8_n_0 ),
        .O(\read_data[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5045504000450040)) 
    \read_data[7]_i_3__1 
       (.I0(\read_data[15]_i_13_n_0 ),
        .I1(\read_data_reg[15]_0 [19]),
        .I2(Q[20]),
        .I3(addra),
        .I4(\read_data[9]_i_2_0 [4]),
        .I5(\read_data_reg[15]_0 [31]),
        .O(\read_data[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A800A8A008000)) 
    \read_data[7]_i_4 
       (.I0(\read_data[15]_i_14_n_0 ),
        .I1(\read_data_reg[15]_0 [8]),
        .I2(addra),
        .I3(Q[20]),
        .I4(\read_data_reg[15]_0 [2]),
        .I5(\periph_s_reg[12]_0 [7]),
        .O(\read_data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \read_data[7]_i_5 
       (.I0(\read_data[9]_i_5_n_0 ),
        .I1(\read_data_reg[11]_3 [6]),
        .I2(w_times[7]),
        .I3(\read_data[15]_i_11_n_0 ),
        .I4(\read_data_reg[7] [4]),
        .I5(\read_data[7]_i_9_n_0 ),
        .O(\read_data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \read_data[7]_i_6 
       (.I0(\read_data[7]_i_10_n_0 ),
        .I1(\read_data[11]_i_2_0 [6]),
        .I2(\read_data[7]_i_11_n_0 ),
        .I3(\active_cmd_reg[20]_3 ),
        .I4(\read_data_reg[15]_1 [6]),
        .I5(\read_data[15]_i_10_n_0 ),
        .O(\read_data[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_data[7]_i_7 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\read_data[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFC7FFF7F)) 
    \read_data[7]_i_8 
       (.I0(\read_data[11]_i_2_2 [4]),
        .I1(addra),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(\read_data_reg[11]_4 [7]),
        .O(\read_data[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \read_data[7]_i_9 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(Q[20]),
        .O(\read_data[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \read_data[8]_i_1 
       (.I0(\read_data[8]_i_2__0_n_0 ),
        .I1(\read_data[11]_i_3__0_n_0 ),
        .I2(\read_data_reg[15]_4 [8]),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [8]),
        .O(\adc_bplssw_reg[15] [8]));
  LUT6 #(
    .INIT(64'h4445444444454455)) 
    \read_data[8]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[8]_i_2_n_0 ),
        .I2(\read_data[8]_i_3_n_0 ),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data[8]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \read_data[8]_i_2 
       (.I0(w_times[8]),
        .I1(\read_data[15]_i_11_n_0 ),
        .I2(\read_data_reg[11]_3 [7]),
        .I3(\read_data[9]_i_5_n_0 ),
        .I4(\read_data[8]_i_5_n_0 ),
        .I5(\read_data[8]_i_6_n_0 ),
        .O(\read_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \read_data[8]_i_2__0 
       (.I0(\read_data[0]_i_4__0_n_0 ),
        .I1(alarms[8]),
        .I2(\read_data[11]_i_4_n_0 ),
        .I3(\read_data_reg[15]_5 [8]),
        .I4(\read_data_reg[8] ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFF7FFF7)) 
    \read_data[8]_i_3 
       (.I0(\read_data_reg[11]_4 [8]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(\read_data[11]_i_2_2 [5]),
        .I5(\read_data[8]_i_7_n_0 ),
        .O(\read_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD0FFDF)) 
    \read_data[8]_i_4 
       (.I0(\read_data_reg[9] [8]),
        .I1(Q[20]),
        .I2(addra),
        .I3(Q[17]),
        .I4(\read_data[11]_i_2_0 [7]),
        .I5(\read_data[8]_i_8_n_0 ),
        .O(\read_data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5504500405040004)) 
    \read_data[8]_i_5 
       (.I0(\read_data[15]_i_13_n_0 ),
        .I1(\read_data[9]_i_2_0 [5]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .I4(\read_data_reg[15]_0 [20]),
        .I5(\read_data_reg[15]_0 [32]),
        .O(\read_data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA08AA080008A0080)) 
    \read_data[8]_i_6 
       (.I0(\read_data[15]_i_14_n_0 ),
        .I1(\read_data_reg[15]_0 [3]),
        .I2(Q[20]),
        .I3(\active_cmd_reg[16]_rep_0 ),
        .I4(\periph_s_reg[12]_0 [8]),
        .I5(\read_data_reg[15]_0 [9]),
        .O(\read_data[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \read_data[8]_i_7 
       (.I0(p_11_in[4]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(\read_data[11]_i_2_1 [4]),
        .O(\read_data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F00A0C00000A0C0)) 
    \read_data[8]_i_8 
       (.I0(\read_data_reg[15]_1 [7]),
        .I1(stop_cause[8]),
        .I2(Q[17]),
        .I3(Q[20]),
        .I4(addra),
        .I5(\periph_data_reg[16]_0 [8]),
        .O(\read_data[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \read_data[9]_i_1 
       (.I0(\read_data[9]_i_2__0_n_0 ),
        .I1(\read_data[11]_i_3__0_n_0 ),
        .I2(\read_data_reg[15]_4 [9]),
        .I3(\read_data[15]_i_5__0_n_0 ),
        .I4(\read_data_reg[15]_2 [9]),
        .O(\adc_bplssw_reg[15] [9]));
  LUT6 #(
    .INIT(64'h4445444444454455)) 
    \read_data[9]_i_1__1 
       (.I0(\w_comp_val_ign[16]_i_2_n_0 ),
        .I1(\read_data[9]_i_2_n_0 ),
        .I2(\read_data[9]_i_3_n_0 ),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\read_data[9]_i_4_n_0 ),
        .O(\w_comp_val_ign_reg[16] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \read_data[9]_i_2 
       (.I0(\read_data_reg[11]_3 [8]),
        .I1(\read_data[9]_i_5_n_0 ),
        .I2(w_times[9]),
        .I3(\read_data[15]_i_11_n_0 ),
        .I4(\read_data[9]_i_6_n_0 ),
        .I5(\read_data[9]_i_7_n_0 ),
        .O(\read_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \read_data[9]_i_2__0 
       (.I0(\read_data[0]_i_4__0_n_0 ),
        .I1(alarms[9]),
        .I2(\read_data[11]_i_4_n_0 ),
        .I3(\read_data_reg[15]_5 [9]),
        .I4(\read_data_reg[9]_0 ),
        .I5(\read_data[15]_i_6_n_0 ),
        .O(\read_data[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFF7FFF7)) 
    \read_data[9]_i_3 
       (.I0(\read_data_reg[11]_4 [9]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(\read_data[11]_i_2_2 [6]),
        .I5(\read_data[9]_i_8_n_0 ),
        .O(\read_data[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \read_data[9]_i_3__1 
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(\active_cmd_reg[17]_4 ));
  LUT6 #(
    .INIT(64'h00000000FFD0FFDF)) 
    \read_data[9]_i_4 
       (.I0(\read_data_reg[9] [9]),
        .I1(Q[20]),
        .I2(addra),
        .I3(Q[17]),
        .I4(\read_data[11]_i_2_0 [8]),
        .I5(\read_data[9]_i_9_n_0 ),
        .O(\read_data[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \read_data[9]_i_5 
       (.I0(\active_cmd_reg[16]_rep_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(Q[18]),
        .O(\read_data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5504500405040004)) 
    \read_data[9]_i_6 
       (.I0(\read_data[15]_i_13_n_0 ),
        .I1(\read_data[9]_i_2_0 [6]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .I4(\read_data_reg[15]_0 [21]),
        .I5(\read_data_reg[15]_0 [33]),
        .O(\read_data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA08A0080A080008)) 
    \read_data[9]_i_7 
       (.I0(\read_data[15]_i_14_n_0 ),
        .I1(\periph_s_reg[12]_0 [9]),
        .I2(\active_cmd_reg[16]_rep_0 ),
        .I3(Q[20]),
        .I4(\read_data_reg[15]_0 [4]),
        .I5(\read_data_reg[15]_0 [10]),
        .O(\read_data[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00B00080)) 
    \read_data[9]_i_8 
       (.I0(p_11_in[5]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(\read_data[11]_i_2_1 [5]),
        .O(\read_data[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F00A0C00000A0C0)) 
    \read_data[9]_i_9 
       (.I0(\read_data_reg[15]_1 [8]),
        .I1(stop_cause[9]),
        .I2(Q[17]),
        .I3(Q[20]),
        .I4(addra),
        .I5(\periph_data_reg[16]_0 [9]),
        .O(\read_data[9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    read_done_i_1
       (.I0(state_1[3]),
        .I1(state_1[1]),
        .I2(state_1[2]),
        .I3(state_1[0]),
        .I4(Q[39]),
        .O(ctrl_read_en));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    read_done_i_1__0
       (.I0(state_1[3]),
        .I1(state_1[2]),
        .I2(state_1[0]),
        .I3(state_1[1]),
        .I4(Q[39]),
        .O(crs_read_en));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    read_done_i_1__1
       (.I0(state_1[2]),
        .I1(state_1[0]),
        .I2(Q[39]),
        .I3(state_1[3]),
        .I4(state_1[1]),
        .O(ems_read_en));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    read_done_i_1__2
       (.I0(state_1[3]),
        .I1(state_1[1]),
        .I2(state_1[0]),
        .I3(Q[39]),
        .I4(state_1[2]),
        .O(status_read_en));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    read_done_i_1__3
       (.I0(state_1[2]),
        .I1(Q[39]),
        .I2(state_1[1]),
        .I3(state_1[0]),
        .I4(state_1[3]),
        .O(mon_dsky_read_en));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    read_en_q_i_1
       (.I0(state_1[2]),
        .I1(Q[39]),
        .I2(state_1[0]),
        .I3(state_1[1]),
        .I4(state_1[3]),
        .O(mon_chan_read_en));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    read_en_q_i_1__0
       (.I0(state_1[2]),
        .I1(state_1[3]),
        .I2(state_1[1]),
        .I3(state_1[0]),
        .I4(Q[39]),
        .O(\state_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_100
       (.I0(read_msg_queue_i_182_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_34),
        .I3(Q[18]),
        .I4(read_msg_queue_i_34_0),
        .O(\active_cmd_reg[19]_5 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_101
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[3]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_36_1),
        .O(read_msg_queue_i_101_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_102
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[4]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[4]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_36_0),
        .O(read_msg_queue_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_105
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [10]),
        .O(\active_cmd_reg[19]_20 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_106
       (.I0(read_msg_queue_i_188_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_38),
        .I3(Q[18]),
        .I4(read_msg_queue_i_38_0),
        .O(\active_cmd_reg[19]_6 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_107
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[2]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_40_1),
        .O(read_msg_queue_i_107_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_108
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[3]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[3]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_40_0),
        .O(read_msg_queue_i_108_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_111
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [9]),
        .O(\active_cmd_reg[19]_19 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_112
       (.I0(read_msg_queue_i_194_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_42),
        .I3(Q[18]),
        .I4(read_msg_queue_i_42_0),
        .O(\active_cmd_reg[19]_7 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_113
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[1]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_44_1),
        .O(read_msg_queue_i_113_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_114
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[2]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[2]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_44_0),
        .O(read_msg_queue_i_114_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_117
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [8]),
        .O(\active_cmd_reg[19]_18 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_118
       (.I0(read_msg_queue_i_200_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_46),
        .I3(Q[18]),
        .I4(read_msg_queue_i_46_0),
        .O(\active_cmd_reg[19]_8 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_119
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[0]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_48_2),
        .O(read_msg_queue_i_119_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_120
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[1]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[1]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_48_1),
        .O(read_msg_queue_i_120_n_0));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    read_msg_queue_i_121
       (.I0(read_msg_queue_i_48_0),
        .I1(\active_cmd_reg[21]_1 ),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(chan77[9]),
        .I4(\active_cmd_reg[19]_13 ),
        .O(read_msg_queue_i_121_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_123
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [7]),
        .O(\active_cmd_reg[19]_17 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_124
       (.I0(read_msg_queue_i_206_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_50),
        .I3(Q[18]),
        .I4(read_msg_queue_i_50_0),
        .O(\active_cmd_reg[19]_9 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_125
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[8]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_51_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_125_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_126
       (.I0(read_msg_queue_i_210_n_0),
        .I1(read_msg_queue_i_51_1),
        .I2(\active_cmd_reg[21]_2 ),
        .I3(read_msg_queue_i_51_2),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_51_3),
        .O(read_msg_queue_i_126_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_128
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [6]),
        .O(\active_cmd_reg[19]_16 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_129
       (.I0(read_msg_queue_i_214_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_53),
        .I3(Q[18]),
        .I4(read_msg_queue_i_53_0),
        .O(\active_cmd_reg[19]_10 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_130
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[7]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_54_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_130_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_133
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [5]),
        .O(\active_cmd_reg[19]_15 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    read_msg_queue_i_134
       (.I0(read_msg_queue_i_220_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_56),
        .I3(Q[18]),
        .I4(read_msg_queue_i_56_0),
        .O(\active_cmd_reg[19]_11 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_135
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[6]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_57_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_135_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    read_msg_queue_i_138
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [4]),
        .O(\active_cmd_reg[19]_4 ));
  LUT5 #(
    .INIT(32'hBBBB888B)) 
    read_msg_queue_i_139
       (.I0(read_msg_queue_i_226_n_0),
        .I1(Q[19]),
        .I2(read_msg_queue_i_59),
        .I3(Q[18]),
        .I4(read_msg_queue_i_228_n_0),
        .O(\active_cmd_reg[19]_12 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_140
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[5]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_60_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_140_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    read_msg_queue_i_143
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [3]),
        .O(\active_cmd_reg[19]_3 ));
  LUT6 #(
    .INIT(64'h00000000CFFF5555)) 
    read_msg_queue_i_144
       (.I0(read_msg_queue_i_62),
        .I1(Q[17]),
        .I2(read_msg_queue_i_233_n_0),
        .I3(wp[1]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_234_n_0),
        .O(\active_cmd_reg[17]_3 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_145
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[4]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_63_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_145_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    read_msg_queue_i_148
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [2]),
        .O(\active_cmd_reg[19]_2 ));
  LUT6 #(
    .INIT(64'h00000000CFFF5555)) 
    read_msg_queue_i_149
       (.I0(read_msg_queue_i_65),
        .I1(Q[17]),
        .I2(read_msg_queue_i_233_n_0),
        .I3(wp[0]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_239_n_0),
        .O(\active_cmd_reg[17]_2 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_150
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[3]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_66_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_150_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    read_msg_queue_i_153
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [1]),
        .O(\active_cmd_reg[19]_1 ));
  LUT6 #(
    .INIT(64'h00000000CFFF5555)) 
    read_msg_queue_i_154
       (.I0(read_msg_queue_i_68),
        .I1(Q[17]),
        .I2(read_msg_queue_i_233_n_0),
        .I3(data12[1]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_244_n_0),
        .O(\active_cmd_reg[17]_1 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_155
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[2]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_69_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_155_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    read_msg_queue_i_158
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [0]),
        .O(\active_cmd_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h00000000CFFF5555)) 
    read_msg_queue_i_159
       (.I0(read_msg_queue_i_71),
        .I1(Q[17]),
        .I2(read_msg_queue_i_233_n_0),
        .I3(data12[0]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_249_n_0),
        .O(\active_cmd_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    read_msg_queue_i_160
       (.I0(\active_cmd_reg[19]_13 ),
        .I1(chan77[1]),
        .I2(\active_cmd_reg[19]_14 ),
        .I3(\active_cmd_reg[21]_1 ),
        .I4(read_msg_queue_i_72_0),
        .I5(\active_cmd_reg[21]_2 ),
        .O(read_msg_queue_i_160_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    read_msg_queue_i_162
       (.I0(Q[29]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(read_msg_queue_i_162_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    read_msg_queue_i_163
       (.I0(Q[21]),
        .I1(Q[25]),
        .I2(Q[20]),
        .I3(Q[30]),
        .O(read_msg_queue_i_163_n_0));
  LUT6 #(
    .INIT(64'h0044150000440054)) 
    read_msg_queue_i_166
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(Q[20]),
        .I5(Q[16]),
        .O(\active_cmd_reg[21]_1 ));
  LUT6 #(
    .INIT(64'h7FFBFDF3FDF3FDF3)) 
    read_msg_queue_i_167
       (.I0(Q[19]),
        .I1(Q[16]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(Q[18]),
        .I5(Q[17]),
        .O(\active_cmd_reg[19]_13 ));
  LUT6 #(
    .INIT(64'hFDDFFFCCFDDFFCCF)) 
    read_msg_queue_i_168
       (.I0(Q[19]),
        .I1(Q[21]),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(Q[16]),
        .O(\active_cmd_reg[19]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    read_msg_queue_i_17
       (.I0(state_1[1]),
        .I1(state_1[0]),
        .I2(state_1[2]),
        .I3(state_1[3]),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    read_msg_queue_i_172
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\fixed_reader/cmd_fb ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    read_msg_queue_i_173
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[22]),
        .I3(Q[23]),
        .O(read_msg_queue_i_173_n_0));
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_182
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[11]),
        .I2(Q[17]),
        .I3(i[4]),
        .I4(Q[18]),
        .O(read_msg_queue_i_182_n_0));
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_188
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[10]),
        .I2(Q[17]),
        .I3(i[3]),
        .I4(Q[18]),
        .O(read_msg_queue_i_188_n_0));
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_194
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[9]),
        .I2(Q[17]),
        .I3(i[2]),
        .I4(Q[18]),
        .O(read_msg_queue_i_194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_200
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[8]),
        .I2(Q[17]),
        .I3(i[1]),
        .I4(Q[18]),
        .O(read_msg_queue_i_200_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_206
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[7]),
        .I2(Q[17]),
        .I3(i[0]),
        .I4(Q[18]),
        .O(read_msg_queue_i_206_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    read_msg_queue_i_210
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[0]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[0]),
        .O(read_msg_queue_i_210_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_214
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[6]),
        .I2(Q[17]),
        .I3(msqext_db),
        .I4(Q[18]),
        .O(read_msg_queue_i_214_n_0));
  LUT5 #(
    .INIT(32'h00005404)) 
    read_msg_queue_i_220
       (.I0(Q[16]),
        .I1(read_msg_queue_i_20[5]),
        .I2(Q[17]),
        .I3(read_msg_queue_i_134_0[5]),
        .I4(Q[18]),
        .O(read_msg_queue_i_220_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CC47FF)) 
    read_msg_queue_i_226
       (.I0(minkl_db),
        .I1(Q[16]),
        .I2(read_msg_queue_i_134_0[4]),
        .I3(Q[17]),
        .I4(read_msg_queue_i_20[4]),
        .I5(Q[18]),
        .O(read_msg_queue_i_226_n_0));
  LUT6 #(
    .INIT(64'h002A222A882AAA2A)) 
    read_msg_queue_i_228
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(\periph_s_reg[12] [4]),
        .I3(Q[16]),
        .I4(read_msg_queue_i_139_0),
        .I5(read_msg_queue_i_139_1),
        .O(read_msg_queue_i_228_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    read_msg_queue_i_233
       (.I0(Q[18]),
        .I1(Q[16]),
        .O(read_msg_queue_i_233_n_0));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    read_msg_queue_i_234
       (.I0(read_msg_queue_i_20[3]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_134_0[3]),
        .I3(Q[16]),
        .I4(minhl_db),
        .I5(read_msg_queue_i_274_n_0),
        .O(read_msg_queue_i_234_n_0));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    read_msg_queue_i_239
       (.I0(read_msg_queue_i_20[2]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_134_0[2]),
        .I3(Q[16]),
        .I4(miip_db),
        .I5(read_msg_queue_i_274_n_0),
        .O(read_msg_queue_i_239_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_24
       (.I0(read_msg_queue_i_80_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_82_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_2),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    read_msg_queue_i_244
       (.I0(read_msg_queue_i_20[1]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_134_0[1]),
        .I3(Q[16]),
        .I4(mstpit_n_db),
        .I5(read_msg_queue_i_274_n_0),
        .O(read_msg_queue_i_244_n_0));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    read_msg_queue_i_249
       (.I0(read_msg_queue_i_20[0]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_134_0[0]),
        .I3(Q[16]),
        .I4(mgojam_IBUF),
        .I5(read_msg_queue_i_274_n_0),
        .O(read_msg_queue_i_249_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    read_msg_queue_i_274
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(read_msg_queue_i_274_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_28
       (.I0(read_msg_queue_i_89_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_90_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_3),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[14] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_32
       (.I0(read_msg_queue_i_95_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_96_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_4),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_36
       (.I0(read_msg_queue_i_101_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_102_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_5),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_40
       (.I0(read_msg_queue_i_107_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_108_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_6),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_44
       (.I0(read_msg_queue_i_113_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_114_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_7),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    read_msg_queue_i_48
       (.I0(read_msg_queue_i_119_n_0),
        .I1(\active_cmd_reg[21]_2 ),
        .I2(read_msg_queue_i_120_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_121_n_0),
        .I5(read_msg_queue_i_85_n_0),
        .O(\val_reg[9] ));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_51
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_125_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_126_n_0),
        .O(mon_chan_data[7]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_54
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_130_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_10),
        .O(mon_chan_data[6]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_57
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_135_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_11),
        .O(mon_chan_data[5]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_60
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_140_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_12),
        .O(mon_chan_data[4]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_63
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_145_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_13),
        .O(mon_chan_data[3]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_66
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_150_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_14),
        .O(mon_chan_data[2]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_69
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_155_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_15),
        .O(mon_chan_data[1]));
  LUT5 #(
    .INIT(32'h20222000)) 
    read_msg_queue_i_72
       (.I0(read_en_q_1),
        .I1(read_msg_queue_i_85_n_0),
        .I2(read_msg_queue_i_160_n_0),
        .I3(read_msg_queue_i_83_n_0),
        .I4(read_msg_queue_i_16),
        .O(mon_chan_data[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    read_msg_queue_i_74
       (.I0(Q[23]),
        .I1(Q[28]),
        .I2(Q[31]),
        .I3(read_en_q),
        .I4(read_msg_queue_i_162_n_0),
        .I5(read_msg_queue_i_163_n_0),
        .O(\active_cmd_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_75
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [15]),
        .O(\active_cmd_reg[19]_25 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    read_msg_queue_i_76
       (.I0(read_msg_queue_i_20[15]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_20_0),
        .O(\val_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_78
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [14]),
        .O(\active_cmd_reg[19]_24 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    read_msg_queue_i_79
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_20[14]),
        .I3(Q[16]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_22),
        .O(\active_cmd_reg[18]_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_80
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[6]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_24_4),
        .O(read_msg_queue_i_80_n_0));
  LUT6 #(
    .INIT(64'h0004040404044440)) 
    read_msg_queue_i_81
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(Q[18]),
        .O(\active_cmd_reg[21]_2 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_82
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[7]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[7]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_24_3),
        .O(read_msg_queue_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBBEAAAAAAB)) 
    read_msg_queue_i_83
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(Q[17]),
        .I5(Q[20]),
        .O(read_msg_queue_i_83_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    read_msg_queue_i_85
       (.I0(\fixed_reader/cmd_fb ),
        .I1(read_msg_queue_i_173_n_0),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[26]),
        .I5(Q[27]),
        .O(read_msg_queue_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_87
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [13]),
        .O(\active_cmd_reg[19]_23 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    read_msg_queue_i_88
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_20[13]),
        .I3(Q[16]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_26),
        .O(\active_cmd_reg[18]_1 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_89
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[5]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_28_1),
        .O(read_msg_queue_i_89_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_90
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[6]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[6]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_28_0),
        .O(read_msg_queue_i_90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_93
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [12]),
        .O(\active_cmd_reg[19]_22 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    read_msg_queue_i_94
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(read_msg_queue_i_20[12]),
        .I3(Q[16]),
        .I4(Q[19]),
        .I5(read_msg_queue_i_30),
        .O(\active_cmd_reg[18]_2 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    read_msg_queue_i_95
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_2[4]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(\active_cmd_reg[19]_14 ),
        .I4(read_msg_queue_i_32_1),
        .O(read_msg_queue_i_95_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    read_msg_queue_i_96
       (.I0(\active_cmd_reg[21]_1 ),
        .I1(read_msg_queue_i_24_0[5]),
        .I2(\active_cmd_reg[19]_13 ),
        .I3(read_msg_queue_i_24_1[5]),
        .I4(\active_cmd_reg[19]_14 ),
        .I5(read_msg_queue_i_32_0),
        .O(read_msg_queue_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    read_msg_queue_i_99
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(\periph_data_reg[16] [11]),
        .O(\active_cmd_reg[19]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    rope_mem_i_1
       (.I0(state_1[1]),
        .I1(state_1[0]),
        .I2(state_1[2]),
        .I3(state_1[3]),
        .O(ena));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    rope_mem_i_2
       (.I0(state_1[3]),
        .I1(state_1[2]),
        .I2(state_1[0]),
        .I3(state_1[1]),
        .I4(Q[39]),
        .O(wea));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \s1_eb[11]_i_1 
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[18]),
        .I4(Q[19]),
        .I5(\s1_eb[11]_i_2_n_0 ),
        .O(\active_cmd_reg[21]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \s1_eb[11]_i_2 
       (.I0(Q[16]),
        .I1(Q[20]),
        .I2(Q[17]),
        .O(\s1_eb[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \s1_eb_ign[11]_i_1 
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[20]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \s1_s[12]_i_1 
       (.I0(mnhrpt_i_2_n_0),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .O(\active_cmd_reg[17]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \s1_s_ign[12]_i_1 
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\active_cmd_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \s1_s_ign[12]_i_2 
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[19]),
        .I4(Q[18]),
        .O(\s1_s_ign[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s2_eb[11]_i_1 
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .O(\active_cmd_reg[17]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \s2_eb_ign[11]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[20]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \s2_s[12]_i_1 
       (.I0(\s1_s_ign[12]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .O(\active_cmd_reg[17]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \s2_s_ign[12]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\active_cmd_reg[16]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \s2_s_ign[12]_i_2 
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[22]),
        .I4(Q[21]),
        .O(\s2_s_ign[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    s_only_i_1
       (.I0(Q[0]),
        .I1(\s1_s_ign[12]_i_2_n_0 ),
        .I2(Q[16]),
        .I3(Q[20]),
        .I4(Q[17]),
        .I5(s_only_reg),
        .O(\active_cmd_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    start_req_i_1
       (.I0(\stop_conds[10]_i_3_n_0 ),
        .I1(addra),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(start_req9_out));
  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \state[0]_i_1 
       (.I0(Q[39]),
        .I1(\state[3]_i_8_n_0 ),
        .I2(\state[3]_i_9_n_0 ),
        .I3(\state[3]_i_10_n_0 ),
        .I4(\state_reg[0]_1 ),
        .I5(dout[38]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \state[1]_i_1 
       (.I0(Q[39]),
        .I1(\state[3]_i_8_n_0 ),
        .I2(\state[3]_i_9_n_0 ),
        .I3(\state[3]_i_10_n_0 ),
        .I4(\state_reg[1]_1 ),
        .I5(dout[38]),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \state[2]_i_1 
       (.I0(Q[39]),
        .I1(\state[3]_i_8_n_0 ),
        .I2(\state[3]_i_9_n_0 ),
        .I3(\state[3]_i_10_n_0 ),
        .I4(\state_reg[2]_3 ),
        .I5(dout[38]),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3F35FF3F3F350)) 
    \state[3]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ctrl_write_en2_out),
        .I2(\state[3]_i_5_n_0 ),
        .I3(\state[3]_i_6_n_0 ),
        .I4(state_1[2]),
        .I5(cmd_ready),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hAED4)) 
    \state[3]_i_10 
       (.I0(state_1[3]),
        .I1(state_1[1]),
        .I2(state_1[0]),
        .I3(state_1[2]),
        .O(\state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \state[3]_i_2 
       (.I0(Q[39]),
        .I1(\state[3]_i_8_n_0 ),
        .I2(\state[3]_i_9_n_0 ),
        .I3(\state[3]_i_10_n_0 ),
        .I4(\state_reg[3]_0 ),
        .I5(dout[38]),
        .O(\state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[3]_i_4 
       (.I0(Q[39]),
        .I1(ctrl_write_done),
        .O(ctrl_write_en2_out));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFBE)) 
    \state[3]_i_5 
       (.I0(state_1[0]),
        .I1(state_1[1]),
        .I2(state_1[2]),
        .I3(state_1[3]),
        .O(\state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[3]_i_6 
       (.I0(state_1[3]),
        .I1(state_1[0]),
        .O(\state[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \state[3]_i_8 
       (.I0(state_1[3]),
        .I1(state_1[1]),
        .I2(state_1[0]),
        .I3(state_1[2]),
        .O(\state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000101100000000)) 
    \state[3]_i_9 
       (.I0(state_1[3]),
        .I1(state_1[0]),
        .I2(state_1[1]),
        .I3(state_1[2]),
        .I4(Q[39]),
        .I5(agc_fixed_read_done),
        .O(\state[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(next_state),
        .CLR(\state_reg[0]_2 ),
        .D(\state[0]_i_1_n_0 ),
        .Q(state_1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(next_state),
        .CLR(\state_reg[0]_2 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(state_1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(next_state),
        .CLR(\state_reg[0]_2 ),
        .D(\state[2]_i_1_n_0 ),
        .Q(state_1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(next_state),
        .CLR(\state_reg[0]_2 ),
        .D(\state[3]_i_2_n_0 ),
        .Q(state_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \stop_conds[10]_i_1 
       (.I0(\stop_conds[10]_i_3_n_0 ),
        .I1(Q[20]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \stop_conds[10]_i_3 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(\active_cmd_reg[21]_0 ),
        .I3(Q[21]),
        .I4(Q[22]),
        .O(\stop_conds[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \w_comp_par[1]_i_1 
       (.I0(\stop_conds[10]_i_3_n_0 ),
        .I1(Q[20]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\active_cmd_reg[20]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \w_comp_val[16]_i_1 
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(Q[19]),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(\w_comp_val[16]_i_2_n_0 ),
        .O(\active_cmd_reg[19]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \w_comp_val[16]_i_2 
       (.I0(Q[18]),
        .I1(\active_cmd_reg[16]_rep_0 ),
        .I2(Q[17]),
        .I3(Q[20]),
        .O(\w_comp_val[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \w_comp_val_ign[16]_i_1 
       (.I0(\active_cmd_reg[21]_0 ),
        .I1(Q[19]),
        .I2(\w_comp_val_ign[16]_i_2_n_0 ),
        .I3(\w_comp_val_ign[16]_i_3_n_0 ),
        .I4(Q[17]),
        .I5(Q[18]),
        .O(\active_cmd_reg[19]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_comp_val_ign[16]_i_2 
       (.I0(Q[22]),
        .I1(Q[21]),
        .O(\w_comp_val_ign[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \w_comp_val_ign[16]_i_3 
       (.I0(addra),
        .I1(Q[20]),
        .O(\w_comp_val_ign[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \w_mode[2]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .O(\active_cmd_reg[17]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \w_pulses[11]_i_1 
       (.I0(\stop_conds[10]_i_3_n_0 ),
        .I1(Q[16]),
        .I2(Q[20]),
        .I3(Q[17]),
        .O(\active_cmd_reg[16]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \w_times[12]_i_1 
       (.I0(\s2_s_ign[12]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(Q[16]),
        .O(\active_cmd_reg[17]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h15550000)) 
    write_done_i_2
       (.I0(\read_data[15]_i_5_n_0 ),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[20]),
        .I4(ctrl_write_en),
        .O(\active_cmd_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    write_done_i_3
       (.I0(state_1[3]),
        .I1(state_1[1]),
        .I2(state_1[2]),
        .I3(state_1[0]),
        .I4(ctrl_write_done),
        .I5(Q[39]),
        .O(ctrl_write_en));
endmodule

(* CHECK_LICENSE_TYPE = "cmd_fifo,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module cmd_fifo
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    wr_rst_busy,
    rd_rst_busy);
  input rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [39:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [39:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [12:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [12:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [12:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "13" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "40" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "40" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "13" *) 
  (* C_RD_DEPTH = "8192" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "13" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "13" *) 
  (* C_WR_DEPTH = "8192" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "13" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  cmd_fifo_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[12:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[12:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[12:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "13" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module cmd_fifo_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [12:0]src_in_bin;
  input dest_clk;
  output [12:0]dest_out_bin;

  wire [12:0]async_path;
  wire [11:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[1] ;
  wire [12:0]dest_out_bin;
  wire [11:0]gray_enc;
  wire src_clk;
  wire [12:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[2]),
        .I2(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[1] [10]),
        .I1(\dest_graysync_ff[1] [12]),
        .I2(\dest_graysync_ff[1] [11]),
        .O(binval[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[11]_i_1 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [12]),
        .O(binval[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[2]),
        .O(binval[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(binval[7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(binval[7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(binval[7]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(binval[7]),
        .I2(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(binval[7]),
        .O(binval[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [11]),
        .I3(\dest_graysync_ff[1] [12]),
        .I4(\dest_graysync_ff[1] [10]),
        .I5(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [12]),
        .I3(\dest_graysync_ff[1] [11]),
        .I4(\dest_graysync_ff[1] [9]),
        .O(binval[8]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [12]),
        .I3(\dest_graysync_ff[1] [10]),
        .O(binval[9]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [12]),
        .Q(dest_out_bin[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[12]),
        .I1(src_in_bin[11]),
        .O(gray_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "13" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module cmd_fifo_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [12:0]src_in_bin;
  input dest_clk;
  output [12:0]dest_out_bin;

  wire [12:0]async_path;
  wire [11:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [12:0]\dest_graysync_ff[1] ;
  wire [12:0]dest_out_bin;
  wire [11:0]gray_enc;
  wire src_clk;
  wire [12:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[2]),
        .I2(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[1] [10]),
        .I1(\dest_graysync_ff[1] [12]),
        .I2(\dest_graysync_ff[1] [11]),
        .O(binval[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[11]_i_1 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [12]),
        .O(binval[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[2]),
        .O(binval[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(binval[7]),
        .I4(\dest_graysync_ff[1] [5]),
        .I5(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(binval[7]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(binval[7]),
        .I3(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(binval[7]),
        .I2(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(binval[7]),
        .O(binval[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [9]),
        .I2(\dest_graysync_ff[1] [11]),
        .I3(\dest_graysync_ff[1] [12]),
        .I4(\dest_graysync_ff[1] [10]),
        .I5(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(\dest_graysync_ff[1] [10]),
        .I2(\dest_graysync_ff[1] [12]),
        .I3(\dest_graysync_ff[1] [11]),
        .I4(\dest_graysync_ff[1] [9]),
        .O(binval[8]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [12]),
        .I3(\dest_graysync_ff[1] [10]),
        .O(binval[9]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [12]),
        .Q(dest_out_bin[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[12]),
        .I1(src_in_bin[11]),
        .O(gray_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module cmd_fifo_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module cmd_fifo_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module cmd_fifo_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module cmd_fifo_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

module cmd_receiver
   (rst_n,
    \FSM_sequential_state_reg[0]_0 ,
    dbg_OBUF,
    wr_en,
    Q,
    rst_n_IBUF,
    state,
    data_IBUF,
    CLK,
    \write_index_reg[0]_0 ,
    \cmd_msg_reg[39]_0 );
  output rst_n;
  output \FSM_sequential_state_reg[0]_0 ;
  output [2:0]dbg_OBUF;
  output wr_en;
  output [39:0]Q;
  input rst_n_IBUF;
  input [1:0]state;
  input [7:0]data_IBUF;
  input CLK;
  input \write_index_reg[0]_0 ;
  input \cmd_msg_reg[39]_0 ;

  wire CLK;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [39:0]Q;
  wire [39:32]cmd_msg;
  wire \cmd_msg[15]_i_1_n_0 ;
  wire \cmd_msg[23]_i_1_n_0 ;
  wire \cmd_msg[31]_i_1_n_0 ;
  wire \cmd_msg[32]_i_2_n_0 ;
  wire \cmd_msg[33]_i_2_n_0 ;
  wire \cmd_msg[35]_i_2_n_0 ;
  wire \cmd_msg[36]_i_2_n_0 ;
  wire \cmd_msg[36]_i_3_n_0 ;
  wire \cmd_msg[36]_i_4_n_0 ;
  wire \cmd_msg[37]_i_2_n_0 ;
  wire \cmd_msg[37]_i_3_n_0 ;
  wire \cmd_msg[38]_i_3_n_0 ;
  wire \cmd_msg[39]_i_1_n_0 ;
  wire \cmd_msg[39]_i_3_n_0 ;
  wire \cmd_msg[39]_i_4_n_0 ;
  wire \cmd_msg[39]_i_5_n_0 ;
  wire \cmd_msg[7]_i_1_n_0 ;
  wire \cmd_msg_reg[39]_0 ;
  wire [7:0]data_IBUF;
  wire [2:0]dbg_OBUF;
  wire \dbg_OBUF[1]_inst_i_2_n_0 ;
  wire \dbg_OBUF[2]_inst_i_3_n_0 ;
  wire \dbg_OBUF[3]_inst_i_2_n_0 ;
  wire \dbg_OBUF[3]_inst_i_3_n_0 ;
  wire \dbg_OBUF[3]_inst_i_4_n_0 ;
  wire next_state1__7;
  wire rst_n;
  wire rst_n_IBUF;
  wire [1:0]state;
  wire [1:0]state_0;
  wire wr_en;
  wire [2:0]write_index;
  wire \write_index[0]_i_1_n_0 ;
  wire \write_index[1]_i_1_n_0 ;
  wire \write_index[2]_i_1_n_0 ;
  wire \write_index[2]_i_2_n_0 ;
  wire \write_index_reg[0]_0 ;

  LUT5 #(
    .INIT(32'h00FF1F00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\dbg_OBUF[3]_inst_i_3_n_0 ),
        .I1(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .I2(state_0[1]),
        .I3(\FSM_sequential_state[1]_i_3_n_0 ),
        .I4(state_0[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF8000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I1(next_state1__7),
        .I2(state_0[0]),
        .I3(\FSM_sequential_state[1]_i_3_n_0 ),
        .I4(state_0[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0300080003000B00)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state[1]_i_4__0_n_0 ),
        .I1(state_0[0]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state_0[1]),
        .I5(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F7F5F5F50)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(\cmd_msg[37]_i_3_n_0 ),
        .I1(Q[39]),
        .I2(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I3(write_index[1]),
        .I4(write_index[0]),
        .I5(write_index[2]),
        .O(\FSM_sequential_state[1]_i_4__0_n_0 ));
  (* FSM_ENCODED_STATES = "ESCAPED:10,IDLE:00,ACTIVE:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\write_index_reg[0]_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state_0[0]));
  (* FSM_ENCODED_STATES = "ESCAPED:10,IDLE:00,ACTIVE:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\write_index_reg[0]_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state_0[1]));
  LUT6 #(
    .INIT(64'h200020002000FFFF)) 
    \cmd_msg[15]_i_1 
       (.I0(\cmd_msg[39]_i_3_n_0 ),
        .I1(write_index[2]),
        .I2(write_index[0]),
        .I3(write_index[1]),
        .I4(state_0[1]),
        .I5(state_0[0]),
        .O(\cmd_msg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \cmd_msg[23]_i_1 
       (.I0(\cmd_msg[39]_i_3_n_0 ),
        .I1(write_index[2]),
        .I2(write_index[1]),
        .I3(write_index[0]),
        .I4(state_0[1]),
        .I5(state_0[0]),
        .O(\cmd_msg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \cmd_msg[31]_i_1 
       (.I0(\cmd_msg[39]_i_3_n_0 ),
        .I1(write_index[2]),
        .I2(write_index[0]),
        .I3(write_index[1]),
        .I4(state_0[1]),
        .I5(state_0[0]),
        .O(\cmd_msg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    \cmd_msg[32]_i_1 
       (.I0(state_0[0]),
        .I1(state_0[1]),
        .I2(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I3(\cmd_msg[37]_i_2_n_0 ),
        .I4(\cmd_msg[32]_i_2_n_0 ),
        .I5(\cmd_msg[36]_i_3_n_0 ),
        .O(cmd_msg[32]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00000000)) 
    \cmd_msg[32]_i_2 
       (.I0(data_IBUF[2]),
        .I1(data_IBUF[1]),
        .I2(data_IBUF[3]),
        .I3(data_IBUF[4]),
        .I4(\dbg_OBUF[3]_inst_i_4_n_0 ),
        .I5(data_IBUF[0]),
        .O(\cmd_msg[32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cmd_msg[33]_i_1 
       (.I0(\cmd_msg[33]_i_2_n_0 ),
        .I1(\cmd_msg[36]_i_3_n_0 ),
        .O(cmd_msg[33]));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[33]_i_2 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[1]),
        .O(\cmd_msg[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[34]_i_1 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[2]),
        .O(cmd_msg[34]));
  LUT2 #(
    .INIT(4'hE)) 
    \cmd_msg[35]_i_1 
       (.I0(\cmd_msg[35]_i_2_n_0 ),
        .I1(\cmd_msg[36]_i_3_n_0 ),
        .O(cmd_msg[35]));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[35]_i_2 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[3]),
        .O(\cmd_msg[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cmd_msg[36]_i_1 
       (.I0(\cmd_msg[36]_i_2_n_0 ),
        .I1(\cmd_msg[36]_i_3_n_0 ),
        .O(cmd_msg[36]));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[36]_i_2 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[4]),
        .O(\cmd_msg[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_msg[36]_i_3 
       (.I0(\cmd_msg[36]_i_4_n_0 ),
        .I1(data_IBUF[0]),
        .O(\cmd_msg[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cmd_msg[36]_i_4 
       (.I0(\dbg_OBUF[3]_inst_i_3_n_0 ),
        .I1(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .I2(state_0[1]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state_0[0]),
        .O(\cmd_msg[36]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[37]_i_1 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[5]),
        .O(cmd_msg[37]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \cmd_msg[37]_i_2 
       (.I0(next_state1__7),
        .I1(state_0[0]),
        .I2(state_0[1]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\cmd_msg[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \cmd_msg[37]_i_3 
       (.I0(data_IBUF[2]),
        .I1(data_IBUF[1]),
        .I2(data_IBUF[3]),
        .I3(data_IBUF[4]),
        .I4(\dbg_OBUF[3]_inst_i_4_n_0 ),
        .I5(data_IBUF[0]),
        .O(\cmd_msg[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \cmd_msg[38]_i_1 
       (.I0(\cmd_msg[38]_i_3_n_0 ),
        .I1(state_0[0]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(state_0[1]),
        .I4(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .I5(\dbg_OBUF[3]_inst_i_3_n_0 ),
        .O(cmd_msg[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \cmd_msg[38]_i_2 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[38]_i_3 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[6]),
        .O(\cmd_msg[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002FFFF)) 
    \cmd_msg[39]_i_1 
       (.I0(\cmd_msg[39]_i_3_n_0 ),
        .I1(write_index[2]),
        .I2(write_index[0]),
        .I3(write_index[1]),
        .I4(state_0[1]),
        .I5(state_0[0]),
        .O(\cmd_msg[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \cmd_msg[39]_i_2 
       (.I0(\cmd_msg[39]_i_4_n_0 ),
        .I1(state_0[0]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(state_0[1]),
        .I4(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .I5(\dbg_OBUF[3]_inst_i_3_n_0 ),
        .O(cmd_msg[39]));
  LUT6 #(
    .INIT(64'hFF10101010101010)) 
    \cmd_msg[39]_i_3 
       (.I0(\dbg_OBUF[3]_inst_i_3_n_0 ),
        .I1(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .I2(\cmd_msg[39]_i_5_n_0 ),
        .I3(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I4(\cmd_msg[37]_i_2_n_0 ),
        .I5(\cmd_msg[37]_i_3_n_0 ),
        .O(\cmd_msg[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cmd_msg[39]_i_4 
       (.I0(\cmd_msg[37]_i_2_n_0 ),
        .I1(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state_0[0]),
        .I4(\cmd_msg[37]_i_3_n_0 ),
        .I5(data_IBUF[7]),
        .O(\cmd_msg[39]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \cmd_msg[39]_i_5 
       (.I0(state_0[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state_0[1]),
        .O(\cmd_msg[39]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000800080008FFFF)) 
    \cmd_msg[7]_i_1 
       (.I0(\cmd_msg[39]_i_3_n_0 ),
        .I1(write_index[2]),
        .I2(write_index[1]),
        .I3(write_index[0]),
        .I4(state_0[1]),
        .I5(state_0[0]),
        .O(\cmd_msg[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[0] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[32]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[10] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[34]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[11] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[35]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[12] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[36]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[13] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[37]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[14] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[38]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[15] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[39]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[16] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[32]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[17] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[33]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[18] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[34]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[19] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[35]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[1] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[33]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[20] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[36]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[21] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[37]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[22] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[38]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[23] 
       (.C(CLK),
        .CE(\cmd_msg[23]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[39]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[24] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[32]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[25] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[33]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[26] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[34]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[27] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[35]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[28] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[36]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[29] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[37]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[2] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[34]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[30] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[38]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[31] 
       (.C(CLK),
        .CE(\cmd_msg[31]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[39]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[32] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[32]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[33] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[33]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[34] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[34]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[35] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[35]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[36] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[36]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[37] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[37]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[38] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[38]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[39] 
       (.C(CLK),
        .CE(\cmd_msg[39]_i_1_n_0 ),
        .CLR(\cmd_msg_reg[39]_0 ),
        .D(cmd_msg[39]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[3] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[35]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[4] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[36]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[5] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[37]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[6] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[38]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[7] 
       (.C(CLK),
        .CE(\cmd_msg[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[39]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[8] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[32]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cmd_msg_reg[9] 
       (.C(CLK),
        .CE(\cmd_msg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(cmd_msg[33]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h0000400004000000)) 
    cmd_queue_i_1
       (.I0(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I1(\dbg_OBUF[1]_inst_i_2_n_0 ),
        .I2(Q[39]),
        .I3(write_index[0]),
        .I4(write_index[1]),
        .I5(write_index[2]),
        .O(wr_en));
  LUT6 #(
    .INIT(64'h4444044440444400)) 
    \dbg_OBUF[1]_inst_i_1 
       (.I0(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .I1(\dbg_OBUF[1]_inst_i_2_n_0 ),
        .I2(Q[39]),
        .I3(write_index[0]),
        .I4(write_index[1]),
        .I5(write_index[2]),
        .O(dbg_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \dbg_OBUF[1]_inst_i_2 
       (.I0(state_0[1]),
        .I1(state_0[0]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\dbg_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_OBUF[2]_inst_i_1 
       (.I0(next_state1__7),
        .I1(state_0[1]),
        .I2(state_0[0]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .O(dbg_OBUF[1]));
  LUT4 #(
    .INIT(16'h5715)) 
    \dbg_OBUF[2]_inst_i_2 
       (.I0(write_index[2]),
        .I1(write_index[1]),
        .I2(write_index[0]),
        .I3(Q[39]),
        .O(next_state1__7));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dbg_OBUF[2]_inst_i_3 
       (.I0(data_IBUF[2]),
        .I1(data_IBUF[3]),
        .I2(data_IBUF[0]),
        .I3(data_IBUF[4]),
        .I4(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .O(\dbg_OBUF[2]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \dbg_OBUF[3]_inst_i_1 
       (.I0(\dbg_OBUF[3]_inst_i_2_n_0 ),
        .I1(\dbg_OBUF[3]_inst_i_3_n_0 ),
        .I2(state_0[1]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state_0[0]),
        .O(dbg_OBUF[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \dbg_OBUF[3]_inst_i_2 
       (.I0(\dbg_OBUF[3]_inst_i_4_n_0 ),
        .I1(data_IBUF[1]),
        .O(\dbg_OBUF[3]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dbg_OBUF[3]_inst_i_3 
       (.I0(data_IBUF[3]),
        .I1(data_IBUF[4]),
        .I2(data_IBUF[2]),
        .O(\dbg_OBUF[3]_inst_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \dbg_OBUF[3]_inst_i_4 
       (.I0(data_IBUF[6]),
        .I1(data_IBUF[7]),
        .I2(data_IBUF[5]),
        .O(\dbg_OBUF[3]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    rd_n_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h0F60)) 
    \write_index[0]_i_1 
       (.I0(state_0[0]),
        .I1(state_0[1]),
        .I2(\write_index[2]_i_2_n_0 ),
        .I3(write_index[0]),
        .O(\write_index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h06FF6000)) 
    \write_index[1]_i_1 
       (.I0(state_0[1]),
        .I1(state_0[0]),
        .I2(write_index[0]),
        .I3(\write_index[2]_i_2_n_0 ),
        .I4(write_index[1]),
        .O(\write_index[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0666FFFF60000000)) 
    \write_index[2]_i_1 
       (.I0(state_0[1]),
        .I1(state_0[0]),
        .I2(write_index[1]),
        .I3(write_index[0]),
        .I4(\write_index[2]_i_2_n_0 ),
        .I5(write_index[2]),
        .O(\write_index[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000F0080000F000F)) 
    \write_index[2]_i_2 
       (.I0(next_state1__7),
        .I1(\cmd_msg[37]_i_3_n_0 ),
        .I2(state_0[0]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(state_0[1]),
        .I5(\dbg_OBUF[2]_inst_i_3_n_0 ),
        .O(\write_index[2]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \write_index_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\write_index_reg[0]_0 ),
        .D(\write_index[0]_i_1_n_0 ),
        .Q(write_index[0]));
  FDCE #(
    .INIT(1'b0)) 
    \write_index_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\write_index_reg[0]_0 ),
        .D(\write_index[1]_i_1_n_0 ),
        .Q(write_index[1]));
  FDCE #(
    .INIT(1'b0)) 
    \write_index_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\write_index_reg[0]_0 ),
        .D(\write_index[2]_i_1_n_0 ),
        .Q(write_index[2]));
endmodule

module control_regs
   (ctrl_write_done,
    stop_s1_s2,
    rst_n,
    mnhrpt_TRI,
    mnhnc_TRI,
    w_s1_s2,
    nhalga_TRI,
    nhstrt1_OBUF,
    nhstrt2_OBUF,
    doscal_TRI,
    dbltst_TRI,
    s_only_reg_0,
    read_done,
    rst_n_0,
    proceed_req,
    adv_s_reg_0,
    ctrl_periph_load,
    ctrl_periph_read,
    ctrl_periph_loadch,
    ctrl_periph_readch,
    ctrl_periph_tcsaj,
    \stop_conds_reg[9]_0 ,
    \w_mode_reg[0]_0 ,
    \w_mode_reg[2]_0 ,
    \w_pulses_reg[11]_0 ,
    \w_pulses_reg[6]_0 ,
    w_times,
    periph_tcsaj_reg_0,
    \val_reg[12] ,
    \crs_bank_en_reg[63]_0 ,
    \ems_bank_en_reg[7]_0 ,
    \ems_bank_en_reg[7]_1 ,
    \ems_bank_en_reg[3]_0 ,
    \stop_conds_reg[10]_0 ,
    \stop_conds_reg[2]_0 ,
    \stop_conds_reg[3]_0 ,
    \stop_conds_reg[4]_0 ,
    \stop_conds_reg[9]_1 ,
    \w_mode_reg[2]_1 ,
    proceed_req_reg_0,
    proceed_req_reg_1,
    proceed_req_reg_2,
    proceed_req_reg_3,
    proceed_req_reg_4,
    proceed_req_reg_5,
    proceed_req_reg_6,
    start_req_reg_0,
    \w_comp_val_ign_reg[1]_0 ,
    \w_comp_par_ign_reg[1]_0 ,
    \ems_bank_en_reg[1]_0 ,
    \s2_fb_ign_reg[15]_0 ,
    \crs_bank_en_reg[50]_0 ,
    \s1_fb_ign_reg[12]_0 ,
    \s1_fb_ign_reg[15]_0 ,
    \s1_fb_ign_reg[13]_0 ,
    \s2_fb_reg[14]_0 ,
    p_2_in,
    \i_comp_stat_ign_reg[3]_0 ,
    \i_comp_stat_ign_reg[6]_0 ,
    p_1_in,
    \i_comp_val_reg[7]_0 ,
    \s1_fext_reg[5]_0 ,
    \s1_s_reg[6]_0 ,
    \s1_s_reg[12]_0 ,
    \active_cmd_reg[18] ,
    \s2_s_reg[12]_0 ,
    \ldrd_s1_s2_reg[4]_0 ,
    \crs_bank_en_reg[17]_0 ,
    \s2_s_reg[3]_0 ,
    \s2_fext_reg[5]_0 ,
    \s2_fext_reg[6]_0 ,
    \s2_fext_reg[7]_0 ,
    \s2_fb_ign_reg[11]_0 ,
    \s2_fb_reg[11]_0 ,
    \crs_bank_en_reg[59]_0 ,
    \w_comp_val_reg[11]_0 ,
    \w_comp_val_reg[16]_0 ,
    \ldrd_s1_s2_reg[2]_0 ,
    \ems_bank_en_reg[0]_0 ,
    \i_comp_val_reg[4]_0 ,
    \ldrd_s1_s2_reg[1]_0 ,
    \s1_s_ign_reg[12]_0 ,
    \s2_s_ign_reg[10]_0 ,
    \w_comp_val_ign_reg[16]_0 ,
    \i_comp_val_ign_reg[12]_0 ,
    \i_comp_val_reg[12]_0 ,
    \read_data_reg[15]_0 ,
    \periph_s_reg[12]_0 ,
    \periph_bb_reg[15]_0 ,
    \periph_data_reg[16]_0 ,
    write_done20_out,
    clk_IBUF_BUFG,
    write_done_reg_0,
    E,
    Q,
    mnhrpt_reg_0,
    proceed_req_reg_7,
    mnhnc_reg_0,
    \w_mode_reg[2]_2 ,
    nhalga_reg_0,
    nhstrt1_reg_0,
    nhstrt2_reg_0,
    doscal_reg_0,
    dbltst_reg_0,
    s_only_reg_1,
    ctrl_read_en,
    start_req9_out,
    \periph_data_reg[15]_0 ,
    proceed_req8_out,
    adv_s7_out,
    \w_comp_val_ign_reg[16]_1 ,
    periph_load_reg_0,
    periph_read5_out,
    periph_loadch4_out,
    periph_readch3_out,
    periph_tcsaj2_out,
    rst_n_IBUF,
    \val_reg[1] ,
    \val_reg[1]_0 ,
    \val[16]_i_7_0 ,
    \val[16]_i_7_1 ,
    \val[16]_i_7_2 ,
    \stop_cause_reg[0] ,
    mrchg,
    \val[16]_i_12_0 ,
    mwch_db,
    monwt_db,
    mrulog_db,
    \val[16]_i_19_0 ,
    \val[16]_i_12_1 ,
    \val[16]_i_12_2 ,
    \val[16]_i_20_0 ,
    \val[16]_i_20_1 ,
    \req_bb_reg[1] ,
    periph_loadch,
    \mon_word_reg[1] ,
    mnhsbf_i_4_0,
    fext,
    D,
    proceeding,
    mnisq_db,
    prog_step_match_reg,
    stop_cause,
    p_match,
    stop_cause1,
    mpal_n_IBUF,
    mgojam_IBUF,
    mstrt_TRI,
    \read_data_reg[11]_0 ,
    \read_data[2]_i_7 ,
    \read_data[1]_i_2 ,
    \read_data[1]_i_2_0 ,
    \read_data[2]_i_7_0 ,
    \read_data[2]_i_7_1 ,
    \read_data_reg[12]_0 ,
    \read_data_reg[12]_1 ,
    \read_data_reg[12]_2 ,
    \read_data[13]_i_2_0 ,
    \read_data[12]_i_2_0 ,
    \read_data[13]_i_2_1 ,
    \read_data_reg[13]_0 ,
    \read_data_reg[13]_1 ,
    addra,
    \read_data[0]_i_2_0 ,
    \read_data[0]_i_2_1 ,
    \read_data[0]_i_2_2 ,
    \read_data[11]_i_3_0 ,
    prog_step_match_i_8_0,
    prog_step_match_i_8_1,
    prog_step_match_i_2_0,
    \stop_cause[4]_i_2_0 ,
    wp,
    \stop_cause[9]_i_6_0 ,
    minhl_db,
    i,
    miip_db,
    minkl_db,
    msqext_db,
    \s1_s_reg[12]_1 ,
    \s1_fb_reg[11]_0 ,
    \crs_bank_en_reg[14]_0 ,
    \s1_s_ign_reg[12]_1 ,
    \s1_fext_ign_reg[5]_0 ,
    \s2_s_reg[12]_1 ,
    \s2_fb_reg[11]_1 ,
    \s2_s_ign_reg[12]_0 ,
    \s2_fext_ign_reg[5]_0 ,
    \w_times_reg[12]_0 ,
    \w_pulses_reg[11]_1 ,
    \w_comp_val_reg[16]_1 ,
    \ldrd_s1_s2_reg[0]_0 ,
    \w_comp_val_ign_reg[16]_2 ,
    \w_comp_par_ign_reg[0]_0 ,
    \i_comp_val_reg[12]_1 ,
    \i_comp_val_ign_reg[12]_1 ,
    \i_comp_stat_reg[0]_0 ,
    \crs_bank_en_reg[63]_1 ,
    \ems_bank_en_reg[7]_2 ,
    \ldrd_s1_s2_reg[0]_1 ,
    \read_data_reg[15]_1 ,
    \read_data_reg[15]_2 ,
    \periph_s_reg[12]_1 ,
    \periph_bb_reg[15]_1 ,
    \periph_data_reg[16]_1 );
  output ctrl_write_done;
  output stop_s1_s2;
  output rst_n;
  output mnhrpt_TRI;
  output mnhnc_TRI;
  output w_s1_s2;
  output nhalga_TRI;
  output nhstrt1_OBUF;
  output nhstrt2_OBUF;
  output doscal_TRI;
  output dbltst_TRI;
  output s_only_reg_0;
  output read_done;
  output rst_n_0;
  output proceed_req;
  output [0:0]adv_s_reg_0;
  output ctrl_periph_load;
  output ctrl_periph_read;
  output ctrl_periph_loadch;
  output ctrl_periph_readch;
  output ctrl_periph_tcsaj;
  output [9:0]\stop_conds_reg[9]_0 ;
  output [0:0]\w_mode_reg[0]_0 ;
  output [2:0]\w_mode_reg[2]_0 ;
  output [11:0]\w_pulses_reg[11]_0 ;
  output \w_pulses_reg[6]_0 ;
  output [12:1]w_times;
  output periph_tcsaj_reg_0;
  output \val_reg[12] ;
  output [35:0]\crs_bank_en_reg[63]_0 ;
  output \ems_bank_en_reg[7]_0 ;
  output [4:0]\ems_bank_en_reg[7]_1 ;
  output \ems_bank_en_reg[3]_0 ;
  output \stop_conds_reg[10]_0 ;
  output \stop_conds_reg[2]_0 ;
  output \stop_conds_reg[3]_0 ;
  output \stop_conds_reg[4]_0 ;
  output \stop_conds_reg[9]_1 ;
  output \w_mode_reg[2]_1 ;
  output proceed_req_reg_0;
  output proceed_req_reg_1;
  output proceed_req_reg_2;
  output proceed_req_reg_3;
  output proceed_req_reg_4;
  output proceed_req_reg_5;
  output proceed_req_reg_6;
  output start_req_reg_0;
  output \w_comp_val_ign_reg[1]_0 ;
  output [2:0]\w_comp_par_ign_reg[1]_0 ;
  output \ems_bank_en_reg[1]_0 ;
  output [5:0]\s2_fb_ign_reg[15]_0 ;
  output \crs_bank_en_reg[50]_0 ;
  output \s1_fb_ign_reg[12]_0 ;
  output [6:0]\s1_fb_ign_reg[15]_0 ;
  output \s1_fb_ign_reg[13]_0 ;
  output \s2_fb_reg[14]_0 ;
  output [7:0]p_2_in;
  output \i_comp_stat_ign_reg[3]_0 ;
  output [8:0]\i_comp_stat_ign_reg[6]_0 ;
  output [7:0]p_1_in;
  output \i_comp_val_reg[7]_0 ;
  output [0:0]\s1_fext_reg[5]_0 ;
  output \s1_s_reg[6]_0 ;
  output [11:0]\s1_s_reg[12]_0 ;
  output \active_cmd_reg[18] ;
  output [11:0]\s2_s_reg[12]_0 ;
  output [3:0]\ldrd_s1_s2_reg[4]_0 ;
  output \crs_bank_en_reg[17]_0 ;
  output \s2_s_reg[3]_0 ;
  output \s2_fext_reg[5]_0 ;
  output \s2_fext_reg[6]_0 ;
  output \s2_fext_reg[7]_0 ;
  output \s2_fb_ign_reg[11]_0 ;
  output \s2_fb_reg[11]_0 ;
  output \crs_bank_en_reg[59]_0 ;
  output \w_comp_val_reg[11]_0 ;
  output [15:0]\w_comp_val_reg[16]_0 ;
  output \ldrd_s1_s2_reg[2]_0 ;
  output \ems_bank_en_reg[0]_0 ;
  output \i_comp_val_reg[4]_0 ;
  output \ldrd_s1_s2_reg[1]_0 ;
  output [10:0]\s1_s_ign_reg[12]_0 ;
  output [6:0]\s2_s_ign_reg[10]_0 ;
  output [13:0]\w_comp_val_ign_reg[16]_0 ;
  output [7:0]\i_comp_val_ign_reg[12]_0 ;
  output [6:0]\i_comp_val_reg[12]_0 ;
  output [15:0]\read_data_reg[15]_0 ;
  output [11:0]\periph_s_reg[12]_0 ;
  output [7:0]\periph_bb_reg[15]_0 ;
  output [15:0]\periph_data_reg[16]_0 ;
  input write_done20_out;
  input clk_IBUF_BUFG;
  input write_done_reg_0;
  input [0:0]E;
  input [20:0]Q;
  input mnhrpt_reg_0;
  input proceed_req_reg_7;
  input mnhnc_reg_0;
  input [0:0]\w_mode_reg[2]_2 ;
  input nhalga_reg_0;
  input nhstrt1_reg_0;
  input nhstrt2_reg_0;
  input doscal_reg_0;
  input dbltst_reg_0;
  input s_only_reg_1;
  input ctrl_read_en;
  input start_req9_out;
  input \periph_data_reg[15]_0 ;
  input proceed_req8_out;
  input adv_s7_out;
  input \w_comp_val_ign_reg[16]_1 ;
  input periph_load_reg_0;
  input periph_read5_out;
  input periph_loadch4_out;
  input periph_readch3_out;
  input periph_tcsaj2_out;
  input rst_n_IBUF;
  input \val_reg[1] ;
  input \val_reg[1]_0 ;
  input \val[16]_i_7_0 ;
  input [0:0]\val[16]_i_7_1 ;
  input \val[16]_i_7_2 ;
  input [2:0]\stop_cause_reg[0] ;
  input mrchg;
  input [0:0]\val[16]_i_12_0 ;
  input mwch_db;
  input monwt_db;
  input mrulog_db;
  input [0:0]\val[16]_i_19_0 ;
  input [0:0]\val[16]_i_12_1 ;
  input [0:0]\val[16]_i_12_2 ;
  input [0:0]\val[16]_i_20_0 ;
  input [0:0]\val[16]_i_20_1 ;
  input \req_bb_reg[1] ;
  input periph_loadch;
  input [11:0]\mon_word_reg[1] ;
  input [4:0]mnhsbf_i_4_0;
  input [7:5]fext;
  input [1:0]D;
  input proceeding;
  input mnisq_db;
  input prog_step_match_reg;
  input [9:0]stop_cause;
  input p_match;
  input stop_cause1;
  input mpal_n_IBUF;
  input mgojam_IBUF;
  input mstrt_TRI;
  input \read_data_reg[11]_0 ;
  input \read_data[2]_i_7 ;
  input \read_data[1]_i_2 ;
  input \read_data[1]_i_2_0 ;
  input \read_data[2]_i_7_0 ;
  input \read_data[2]_i_7_1 ;
  input \read_data_reg[12]_0 ;
  input \read_data_reg[12]_1 ;
  input \read_data_reg[12]_2 ;
  input \read_data[13]_i_2_0 ;
  input \read_data[12]_i_2_0 ;
  input \read_data[13]_i_2_1 ;
  input \read_data_reg[13]_0 ;
  input \read_data_reg[13]_1 ;
  input [0:0]addra;
  input \read_data[0]_i_2_0 ;
  input \read_data[0]_i_2_1 ;
  input \read_data[0]_i_2_2 ;
  input \read_data[11]_i_3_0 ;
  input prog_step_match_i_8_0;
  input prog_step_match_i_8_1;
  input prog_step_match_i_2_0;
  input [15:0]\stop_cause[4]_i_2_0 ;
  input [1:0]wp;
  input [5:0]\stop_cause[9]_i_6_0 ;
  input minhl_db;
  input [4:0]i;
  input miip_db;
  input minkl_db;
  input msqext_db;
  input [0:0]\s1_s_reg[12]_1 ;
  input [0:0]\s1_fb_reg[11]_0 ;
  input \crs_bank_en_reg[14]_0 ;
  input [0:0]\s1_s_ign_reg[12]_1 ;
  input [0:0]\s1_fext_ign_reg[5]_0 ;
  input [0:0]\s2_s_reg[12]_1 ;
  input [0:0]\s2_fb_reg[11]_1 ;
  input [0:0]\s2_s_ign_reg[12]_0 ;
  input [0:0]\s2_fext_ign_reg[5]_0 ;
  input [0:0]\w_times_reg[12]_0 ;
  input [0:0]\w_pulses_reg[11]_1 ;
  input [0:0]\w_comp_val_reg[16]_1 ;
  input \ldrd_s1_s2_reg[0]_0 ;
  input [0:0]\w_comp_val_ign_reg[16]_2 ;
  input [0:0]\w_comp_par_ign_reg[0]_0 ;
  input [0:0]\i_comp_val_reg[12]_1 ;
  input [0:0]\i_comp_val_ign_reg[12]_1 ;
  input [0:0]\i_comp_stat_reg[0]_0 ;
  input [3:0]\crs_bank_en_reg[63]_1 ;
  input [0:0]\ems_bank_en_reg[7]_2 ;
  input [0:0]\ldrd_s1_s2_reg[0]_1 ;
  input [0:0]\read_data_reg[15]_1 ;
  input [15:0]\read_data_reg[15]_2 ;
  input [11:0]\periph_s_reg[12]_1 ;
  input [7:0]\periph_bb_reg[15]_1 ;
  input [15:0]\periph_data_reg[16]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [20:0]Q;
  wire \active_cmd_reg[18] ;
  wire [0:0]addra;
  wire adv_s7_out;
  wire [0:0]adv_s_reg_0;
  wire clk_IBUF_BUFG;
  wire [61:1]crs_bank_en;
  wire \crs_bank_en_reg[14]_0 ;
  wire \crs_bank_en_reg[17]_0 ;
  wire \crs_bank_en_reg[50]_0 ;
  wire \crs_bank_en_reg[59]_0 ;
  wire [35:0]\crs_bank_en_reg[63]_0 ;
  wire [3:0]\crs_bank_en_reg[63]_1 ;
  wire ctrl_periph_load;
  wire ctrl_periph_loadch;
  wire ctrl_periph_read;
  wire ctrl_periph_readch;
  wire ctrl_periph_tcsaj;
  wire ctrl_read_en;
  wire ctrl_write_done;
  wire dbltst_TRI;
  wire dbltst_reg_0;
  wire doscal_TRI;
  wire doscal_reg_0;
  wire [2:0]ems_bank_en;
  wire \ems_bank_en_reg[0]_0 ;
  wire \ems_bank_en_reg[1]_0 ;
  wire \ems_bank_en_reg[3]_0 ;
  wire \ems_bank_en_reg[7]_0 ;
  wire [4:0]\ems_bank_en_reg[7]_1 ;
  wire [0:0]\ems_bank_en_reg[7]_2 ;
  wire [7:5]fext;
  wire [4:0]i;
  wire \i_comp_stat_ign_reg[3]_0 ;
  wire [8:0]\i_comp_stat_ign_reg[6]_0 ;
  wire [0:0]\i_comp_stat_reg[0]_0 ;
  wire [7:0]\i_comp_val_ign_reg[12]_0 ;
  wire [0:0]\i_comp_val_ign_reg[12]_1 ;
  wire \i_comp_val_ign_reg_n_0_[11] ;
  wire \i_comp_val_ign_reg_n_0_[1] ;
  wire \i_comp_val_ign_reg_n_0_[6] ;
  wire \i_comp_val_ign_reg_n_0_[7] ;
  wire [6:0]\i_comp_val_reg[12]_0 ;
  wire [0:0]\i_comp_val_reg[12]_1 ;
  wire \i_comp_val_reg[4]_0 ;
  wire \i_comp_val_reg[7]_0 ;
  wire \i_comp_val_reg_n_0_[11] ;
  wire \i_comp_val_reg_n_0_[1] ;
  wire \i_comp_val_reg_n_0_[4] ;
  wire \i_comp_val_reg_n_0_[6] ;
  wire \i_comp_val_reg_n_0_[7] ;
  wire i_match;
  wire \ldrd_s1_s2_reg[0]_0 ;
  wire [0:0]\ldrd_s1_s2_reg[0]_1 ;
  wire \ldrd_s1_s2_reg[1]_0 ;
  wire \ldrd_s1_s2_reg[2]_0 ;
  wire [3:0]\ldrd_s1_s2_reg[4]_0 ;
  wire \ldrd_s1_s2_reg_n_0_[3] ;
  wire mgojam_IBUF;
  wire miip_db;
  wire minhl_db;
  wire minkl_db;
  wire mnhnc_TRI;
  wire mnhnc_reg_0;
  wire mnhrpt_TRI;
  wire mnhrpt_reg_0;
  wire mnhsbf_i_11_n_0;
  wire mnhsbf_i_12_n_0;
  wire mnhsbf_i_16_n_0;
  wire mnhsbf_i_17_n_0;
  wire mnhsbf_i_18_n_0;
  wire mnhsbf_i_19_n_0;
  wire mnhsbf_i_24_n_0;
  wire mnhsbf_i_25_n_0;
  wire mnhsbf_i_26_n_0;
  wire mnhsbf_i_27_n_0;
  wire mnhsbf_i_28_n_0;
  wire mnhsbf_i_29_n_0;
  wire mnhsbf_i_30_n_0;
  wire mnhsbf_i_31_n_0;
  wire mnhsbf_i_32_n_0;
  wire mnhsbf_i_33_n_0;
  wire [4:0]mnhsbf_i_4_0;
  wire mnhsbf_i_4_n_0;
  wire mnhsbf_i_5_n_0;
  wire mnhsbf_i_8_n_0;
  wire mnhsbf_reg_i_10_n_0;
  wire mnhsbf_reg_i_13_n_0;
  wire mnhsbf_reg_i_14_n_0;
  wire mnhsbf_reg_i_15_n_0;
  wire mnhsbf_reg_i_20_n_0;
  wire mnhsbf_reg_i_21_n_0;
  wire mnhsbf_reg_i_22_n_0;
  wire mnhsbf_reg_i_23_n_0;
  wire mnhsbf_reg_i_6_n_0;
  wire mnhsbf_reg_i_7_n_0;
  wire mnhsbf_reg_i_9_n_0;
  wire mnisq_db;
  wire [11:0]\mon_word_reg[1] ;
  wire monwt_db;
  wire mpal_n_IBUF;
  wire mrchg;
  wire mrulog_db;
  wire msqext_db;
  wire mstrt_TRI;
  wire mwch_db;
  wire nhalga_TRI;
  wire nhalga_reg_0;
  wire nhstrt1_OBUF;
  wire nhstrt1_reg_0;
  wire nhstrt2_OBUF;
  wire nhstrt2_reg_0;
  wire [10:0]p_11_in;
  wire [0:0]p_14_in;
  wire [12:1]p_18_in;
  wire [7:0]p_1_in;
  wire [13:0]p_22_in;
  wire [7:0]p_2_in;
  wire p_match;
  wire [7:0]\periph_bb_reg[15]_0 ;
  wire [7:0]\periph_bb_reg[15]_1 ;
  wire \periph_data_reg[15]_0 ;
  wire [15:0]\periph_data_reg[16]_0 ;
  wire [15:0]\periph_data_reg[16]_1 ;
  wire periph_load_reg_0;
  wire periph_loadch;
  wire periph_loadch4_out;
  wire periph_read5_out;
  wire periph_readch3_out;
  wire \periph_s[9]_i_4_n_0 ;
  wire [11:0]\periph_s_reg[12]_0 ;
  wire [11:0]\periph_s_reg[12]_1 ;
  wire periph_tcsaj2_out;
  wire periph_tcsaj_reg_0;
  wire proceed_req;
  wire proceed_req8_out;
  wire proceed_req_reg_0;
  wire proceed_req_reg_1;
  wire proceed_req_reg_2;
  wire proceed_req_reg_3;
  wire proceed_req_reg_4;
  wire proceed_req_reg_5;
  wire proceed_req_reg_6;
  wire proceed_req_reg_7;
  wire proceeding;
  wire prog_step_match_i_10_n_0;
  wire prog_step_match_i_11_n_0;
  wire prog_step_match_i_12_n_0;
  wire prog_step_match_i_13_n_0;
  wire prog_step_match_i_14_n_0;
  wire prog_step_match_i_15_n_0;
  wire prog_step_match_i_2_0;
  wire prog_step_match_i_3_n_0;
  wire prog_step_match_i_4_n_0;
  wire prog_step_match_i_5_n_0;
  wire prog_step_match_i_6_n_0;
  wire prog_step_match_i_7_n_0;
  wire prog_step_match_i_8_0;
  wire prog_step_match_i_8_1;
  wire prog_step_match_i_8_n_0;
  wire prog_step_match_i_9_n_0;
  wire prog_step_match_reg;
  wire \read_data[0]_i_14_n_0 ;
  wire \read_data[0]_i_2_0 ;
  wire \read_data[0]_i_2_1 ;
  wire \read_data[0]_i_2_2 ;
  wire \read_data[0]_i_5_n_0 ;
  wire \read_data[0]_i_6_n_0 ;
  wire \read_data[0]_i_7_n_0 ;
  wire \read_data[10]_i_5_n_0 ;
  wire \read_data[11]_i_11_n_0 ;
  wire \read_data[11]_i_3_0 ;
  wire \read_data[12]_i_2_0 ;
  wire \read_data[12]_i_5_n_0 ;
  wire \read_data[13]_i_2_0 ;
  wire \read_data[13]_i_2_1 ;
  wire \read_data[13]_i_5_n_0 ;
  wire \read_data[1]_i_13_n_0 ;
  wire \read_data[1]_i_2 ;
  wire \read_data[1]_i_2_0 ;
  wire \read_data[2]_i_15_n_0 ;
  wire \read_data[2]_i_7 ;
  wire \read_data[2]_i_7_0 ;
  wire \read_data[2]_i_7_1 ;
  wire \read_data[5]_i_6_n_0 ;
  wire \read_data[6]_i_6_n_0 ;
  wire \read_data_reg[11]_0 ;
  wire \read_data_reg[12]_0 ;
  wire \read_data_reg[12]_1 ;
  wire \read_data_reg[12]_2 ;
  wire \read_data_reg[13]_0 ;
  wire \read_data_reg[13]_1 ;
  wire [15:0]\read_data_reg[15]_0 ;
  wire [0:0]\read_data_reg[15]_1 ;
  wire [15:0]\read_data_reg[15]_2 ;
  wire read_done;
  wire \req_bb_reg[1] ;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_IBUF;
  wire \s1_fb_ign_reg[12]_0 ;
  wire \s1_fb_ign_reg[13]_0 ;
  wire [6:0]\s1_fb_ign_reg[15]_0 ;
  wire [0:0]\s1_fb_reg[11]_0 ;
  wire [7:6]s1_fext;
  wire [0:0]\s1_fext_ign_reg[5]_0 ;
  wire [0:0]\s1_fext_reg[5]_0 ;
  wire s1_match;
  wire [10:0]\s1_s_ign_reg[12]_0 ;
  wire [0:0]\s1_s_ign_reg[12]_1 ;
  wire \s1_s_ign_reg_n_0_[1] ;
  wire [11:0]\s1_s_reg[12]_0 ;
  wire [0:0]\s1_s_reg[12]_1 ;
  wire \s1_s_reg[6]_0 ;
  wire \s2_fb_ign_reg[11]_0 ;
  wire [5:0]\s2_fb_ign_reg[15]_0 ;
  wire \s2_fb_reg[11]_0 ;
  wire [0:0]\s2_fb_reg[11]_1 ;
  wire \s2_fb_reg[14]_0 ;
  wire [7:5]s2_fext;
  wire [0:0]\s2_fext_ign_reg[5]_0 ;
  wire \s2_fext_reg[5]_0 ;
  wire \s2_fext_reg[6]_0 ;
  wire \s2_fext_reg[7]_0 ;
  wire s2_match;
  wire [6:0]\s2_s_ign_reg[10]_0 ;
  wire [0:0]\s2_s_ign_reg[12]_0 ;
  wire \s2_s_ign_reg_n_0_[11] ;
  wire \s2_s_ign_reg_n_0_[12] ;
  wire \s2_s_ign_reg_n_0_[1] ;
  wire \s2_s_ign_reg_n_0_[2] ;
  wire \s2_s_ign_reg_n_0_[3] ;
  wire [11:0]\s2_s_reg[12]_0 ;
  wire [0:0]\s2_s_reg[12]_1 ;
  wire \s2_s_reg[3]_0 ;
  wire s_only_reg_0;
  wire s_only_reg_1;
  wire start_req;
  wire start_req9_out;
  wire start_req_reg_0;
  wire [9:0]stop_cause;
  wire stop_cause1;
  wire \stop_cause[3]_i_10_n_0 ;
  wire \stop_cause[3]_i_11_n_0 ;
  wire \stop_cause[3]_i_12_n_0 ;
  wire \stop_cause[3]_i_13_n_0 ;
  wire \stop_cause[3]_i_14_n_0 ;
  wire \stop_cause[3]_i_15_n_0 ;
  wire \stop_cause[3]_i_3_n_0 ;
  wire \stop_cause[3]_i_4_n_0 ;
  wire \stop_cause[3]_i_5_n_0 ;
  wire \stop_cause[3]_i_6_n_0 ;
  wire \stop_cause[3]_i_7_n_0 ;
  wire \stop_cause[3]_i_8_n_0 ;
  wire \stop_cause[3]_i_9_n_0 ;
  wire \stop_cause[4]_i_10_n_0 ;
  wire \stop_cause[4]_i_11_n_0 ;
  wire \stop_cause[4]_i_12_n_0 ;
  wire [15:0]\stop_cause[4]_i_2_0 ;
  wire \stop_cause[4]_i_3_n_0 ;
  wire \stop_cause[4]_i_4_n_0 ;
  wire \stop_cause[4]_i_5_n_0 ;
  wire \stop_cause[4]_i_6_n_0 ;
  wire \stop_cause[4]_i_7_n_0 ;
  wire \stop_cause[4]_i_8_n_0 ;
  wire \stop_cause[4]_i_9_n_0 ;
  wire \stop_cause[9]_i_10_n_0 ;
  wire \stop_cause[9]_i_11_n_0 ;
  wire \stop_cause[9]_i_12_n_0 ;
  wire \stop_cause[9]_i_13_n_0 ;
  wire \stop_cause[9]_i_3_n_0 ;
  wire \stop_cause[9]_i_4_n_0 ;
  wire \stop_cause[9]_i_5_n_0 ;
  wire [5:0]\stop_cause[9]_i_6_0 ;
  wire \stop_cause[9]_i_6_n_0 ;
  wire \stop_cause[9]_i_7_n_0 ;
  wire \stop_cause[9]_i_8_n_0 ;
  wire \stop_cause[9]_i_9_n_0 ;
  wire [2:0]\stop_cause_reg[0] ;
  wire [10:10]stop_conds;
  wire \stop_conds[5]_i_1_n_0 ;
  wire \stop_conds_reg[10]_0 ;
  wire \stop_conds_reg[2]_0 ;
  wire \stop_conds_reg[3]_0 ;
  wire \stop_conds_reg[4]_0 ;
  wire [9:0]\stop_conds_reg[9]_0 ;
  wire \stop_conds_reg[9]_1 ;
  wire stop_s1_s2;
  wire [6:5]\strt_stp/p_0_in ;
  wire \strt_stp/s_match ;
  wire \val[16]_i_11_n_0 ;
  wire [0:0]\val[16]_i_12_0 ;
  wire [0:0]\val[16]_i_12_1 ;
  wire [0:0]\val[16]_i_12_2 ;
  wire \val[16]_i_12_n_0 ;
  wire [0:0]\val[16]_i_19_0 ;
  wire \val[16]_i_19_n_0 ;
  wire [0:0]\val[16]_i_20_0 ;
  wire [0:0]\val[16]_i_20_1 ;
  wire \val[16]_i_20_n_0 ;
  wire \val[16]_i_23_n_0 ;
  wire \val[16]_i_24_n_0 ;
  wire \val[16]_i_25_n_0 ;
  wire \val[16]_i_4_n_0 ;
  wire \val[16]_i_5_n_0 ;
  wire \val[16]_i_7_0 ;
  wire [0:0]\val[16]_i_7_1 ;
  wire \val[16]_i_7_2 ;
  wire \val[16]_i_7_n_0 ;
  wire \val_reg[12] ;
  wire \val_reg[1] ;
  wire \val_reg[1]_0 ;
  wire [0:0]\w_comp_par_ign_reg[0]_0 ;
  wire [2:0]\w_comp_par_ign_reg[1]_0 ;
  wire [13:0]\w_comp_val_ign_reg[16]_0 ;
  wire \w_comp_val_ign_reg[16]_1 ;
  wire [0:0]\w_comp_val_ign_reg[16]_2 ;
  wire \w_comp_val_ign_reg[1]_0 ;
  wire \w_comp_val_ign_reg_n_0_[11] ;
  wire \w_comp_val_ign_reg_n_0_[1] ;
  wire \w_comp_val_reg[11]_0 ;
  wire [15:0]\w_comp_val_reg[16]_0 ;
  wire [0:0]\w_comp_val_reg[16]_1 ;
  wire w_match;
  wire [0:0]\w_mode_reg[0]_0 ;
  wire [2:0]\w_mode_reg[2]_0 ;
  wire \w_mode_reg[2]_1 ;
  wire [0:0]\w_mode_reg[2]_2 ;
  wire [11:0]\w_pulses_reg[11]_0 ;
  wire [0:0]\w_pulses_reg[11]_1 ;
  wire \w_pulses_reg[6]_0 ;
  wire w_s1_s2;
  wire [12:1]w_times;
  wire [0:0]\w_times_reg[12]_0 ;
  wire [1:0]wp;
  wire write_done20_out;
  wire write_done_reg_0;

  FDCE #(
    .INIT(1'b0)) 
    adv_s_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(adv_s7_out),
        .Q(adv_s_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(\crs_bank_en_reg[63]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(crs_bank_en[10]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(crs_bank_en[11]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(crs_bank_en[12]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(crs_bank_en[13]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\crs_bank_en_reg[63]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(Q[15]),
        .Q(\crs_bank_en_reg[63]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(crs_bank_en[16]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(crs_bank_en[17]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(crs_bank_en[18]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\crs_bank_en_reg[63]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(crs_bank_en[1]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(crs_bank_en[20]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(crs_bank_en[21]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(crs_bank_en[22]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\crs_bank_en_reg[63]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\crs_bank_en_reg[63]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\crs_bank_en_reg[63]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(crs_bank_en[26]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(crs_bank_en[27]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(crs_bank_en[28]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(crs_bank_en[29]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(crs_bank_en[2]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\crs_bank_en_reg[63]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [1]),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(Q[15]),
        .Q(\crs_bank_en_reg[63]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(crs_bank_en[32]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\crs_bank_en_reg[63]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\crs_bank_en_reg[63]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\crs_bank_en_reg[63]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\crs_bank_en_reg[63]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\crs_bank_en_reg[63]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\crs_bank_en_reg[63]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\crs_bank_en_reg[63]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\crs_bank_en_reg[63]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\crs_bank_en_reg[63]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\crs_bank_en_reg[63]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(crs_bank_en[42]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(crs_bank_en[43]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(\crs_bank_en_reg[63]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(\crs_bank_en_reg[63]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\crs_bank_en_reg[63]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [2]),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(Q[15]),
        .Q(\crs_bank_en_reg[63]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(\crs_bank_en_reg[63]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(crs_bank_en[49]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(crs_bank_en[4]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(crs_bank_en[50]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\crs_bank_en_reg[63]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\crs_bank_en_reg[63]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\crs_bank_en_reg[63]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\crs_bank_en_reg[63]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\crs_bank_en_reg[63]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\crs_bank_en_reg[63]_0 [32]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\crs_bank_en_reg[63]_0 [33]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(crs_bank_en[58]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(crs_bank_en[59]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(crs_bank_en[5]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(crs_bank_en[60]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(crs_bank_en[61]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\crs_bank_en_reg[63]_0 [34]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [3]),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(Q[15]),
        .Q(\crs_bank_en_reg[63]_0 [35]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(crs_bank_en[6]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\crs_bank_en_reg[63]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\crs_bank_en_reg[63]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \crs_bank_en_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\crs_bank_en_reg[63]_1 [0]),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\crs_bank_en_reg[63]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dbltst_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(dbltst_reg_0),
        .Q(dbltst_TRI));
  FDCE #(
    .INIT(1'b0)) 
    doscal_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(doscal_reg_0),
        .Q(doscal_TRI));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(ems_bank_en[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(ems_bank_en[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(ems_bank_en[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\ems_bank_en_reg[7]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\ems_bank_en_reg[7]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\ems_bank_en_reg[7]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\ems_bank_en_reg[7]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ems_bank_en_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\ems_bank_en_reg[7]_2 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\ems_bank_en_reg[7]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\i_comp_stat_ign_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\i_comp_stat_ign_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\i_comp_stat_ign_reg[6]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(p_11_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\i_comp_stat_ign_reg[6]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(\i_comp_stat_ign_reg[6]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(\i_comp_stat_ign_reg[6]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(p_11_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\i_comp_stat_ign_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\i_comp_stat_ign_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(p_11_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\i_comp_stat_ign_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(p_11_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_stat_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_stat_reg[0]_0 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(p_11_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\i_comp_val_ign_reg[12]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\i_comp_val_ign_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\i_comp_val_ign_reg[12]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(\i_comp_val_ign_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\i_comp_val_ign_reg[12]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\i_comp_val_ign_reg[12]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\i_comp_val_ign_reg[12]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\i_comp_val_ign_reg[12]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\i_comp_val_ign_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\i_comp_val_ign_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\i_comp_val_ign_reg[12]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_ign_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\i_comp_val_ign_reg[12]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\i_comp_val_reg[12]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\i_comp_val_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\i_comp_val_reg[12]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\i_comp_val_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\i_comp_val_reg[12]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\i_comp_val_reg[12]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\i_comp_val_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\i_comp_val_reg[12]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\i_comp_val_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\i_comp_val_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\i_comp_val_reg[12]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \i_comp_val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\i_comp_val_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\i_comp_val_reg[12]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ldrd_s1_s2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\ldrd_s1_s2_reg[0]_1 ),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(\ldrd_s1_s2_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ldrd_s1_s2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\ldrd_s1_s2_reg[0]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\ldrd_s1_s2_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ldrd_s1_s2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\ldrd_s1_s2_reg[0]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\ldrd_s1_s2_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ldrd_s1_s2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\ldrd_s1_s2_reg[0]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\ldrd_s1_s2_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ldrd_s1_s2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\ldrd_s1_s2_reg[0]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\ldrd_s1_s2_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    mnhnc_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(mnhnc_reg_0),
        .Q(mnhnc_TRI));
  FDCE #(
    .INIT(1'b0)) 
    mnhrpt_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(mnhrpt_reg_0),
        .Q(mnhrpt_TRI));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_11
       (.I0(crs_bank_en[11]),
        .I1(crs_bank_en[10]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [4]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [3]),
        .O(mnhsbf_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_12
       (.I0(\crs_bank_en_reg[63]_0 [6]),
        .I1(\crs_bank_en_reg[63]_0 [5]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[13]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[12]),
        .O(mnhsbf_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_16
       (.I0(\crs_bank_en_reg[63]_0 [1]),
        .I1(crs_bank_en[2]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[1]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [0]),
        .O(mnhsbf_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_17
       (.I0(\crs_bank_en_reg[63]_0 [2]),
        .I1(crs_bank_en[6]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[5]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[4]),
        .O(mnhsbf_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_18
       (.I0(\crs_bank_en_reg[63]_0 [7]),
        .I1(crs_bank_en[18]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[17]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[16]),
        .O(mnhsbf_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_19
       (.I0(\crs_bank_en_reg[63]_0 [8]),
        .I1(crs_bank_en[22]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[21]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[20]),
        .O(mnhsbf_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_24
       (.I0(crs_bank_en[27]),
        .I1(crs_bank_en[26]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [10]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [9]),
        .O(mnhsbf_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_25
       (.I0(\crs_bank_en_reg[63]_0 [12]),
        .I1(\crs_bank_en_reg[63]_0 [11]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[29]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[28]),
        .O(mnhsbf_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_26
       (.I0(\crs_bank_en_reg[63]_0 [27]),
        .I1(crs_bank_en[50]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[49]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [26]),
        .O(mnhsbf_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_27
       (.I0(\crs_bank_en_reg[63]_0 [31]),
        .I1(\crs_bank_en_reg[63]_0 [30]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [29]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [28]),
        .O(mnhsbf_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_28
       (.I0(crs_bank_en[59]),
        .I1(crs_bank_en[58]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [33]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [32]),
        .O(mnhsbf_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_29
       (.I0(\crs_bank_en_reg[63]_0 [35]),
        .I1(\crs_bank_en_reg[63]_0 [34]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(crs_bank_en[61]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[60]),
        .O(mnhsbf_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_30
       (.I0(\crs_bank_en_reg[63]_0 [15]),
        .I1(\crs_bank_en_reg[63]_0 [14]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [13]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(crs_bank_en[32]),
        .O(mnhsbf_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_31
       (.I0(\crs_bank_en_reg[63]_0 [19]),
        .I1(\crs_bank_en_reg[63]_0 [18]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [17]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [16]),
        .O(mnhsbf_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_32
       (.I0(crs_bank_en[43]),
        .I1(crs_bank_en[42]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [21]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [20]),
        .O(mnhsbf_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mnhsbf_i_33
       (.I0(\crs_bank_en_reg[63]_0 [25]),
        .I1(\crs_bank_en_reg[63]_0 [24]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\crs_bank_en_reg[63]_0 [23]),
        .I4(mnhsbf_i_4_0[0]),
        .I5(\crs_bank_en_reg[63]_0 [22]),
        .O(mnhsbf_i_33_n_0));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    mnhsbf_i_4
       (.I0(mnhsbf_reg_i_6_n_0),
        .I1(mnhsbf_i_4_0[3]),
        .I2(mnhsbf_reg_i_7_n_0),
        .I3(mnhsbf_i_4_0[4]),
        .I4(mnhsbf_i_8_n_0),
        .I5(\mon_word_reg[1] [10]),
        .O(mnhsbf_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mnhsbf_i_5
       (.I0(\crs_bank_en_reg[63]_0 [1]),
        .I1(\mon_word_reg[1] [10]),
        .I2(crs_bank_en[2]),
        .O(mnhsbf_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mnhsbf_i_8
       (.I0(mnhsbf_reg_i_13_n_0),
        .I1(fext[6]),
        .I2(mnhsbf_reg_i_14_n_0),
        .I3(fext[7]),
        .I4(mnhsbf_reg_i_15_n_0),
        .O(mnhsbf_i_8_n_0));
  MUXF7 mnhsbf_reg_i_10
       (.I0(mnhsbf_i_18_n_0),
        .I1(mnhsbf_i_19_n_0),
        .O(mnhsbf_reg_i_10_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF8 mnhsbf_reg_i_13
       (.I0(mnhsbf_reg_i_20_n_0),
        .I1(mnhsbf_reg_i_21_n_0),
        .O(mnhsbf_reg_i_13_n_0),
        .S(fext[5]));
  MUXF8 mnhsbf_reg_i_14
       (.I0(mnhsbf_reg_i_22_n_0),
        .I1(mnhsbf_reg_i_23_n_0),
        .O(mnhsbf_reg_i_14_n_0),
        .S(fext[5]));
  MUXF7 mnhsbf_reg_i_15
       (.I0(mnhsbf_i_24_n_0),
        .I1(mnhsbf_i_25_n_0),
        .O(mnhsbf_reg_i_15_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF7 mnhsbf_reg_i_2
       (.I0(mnhsbf_i_4_n_0),
        .I1(mnhsbf_i_5_n_0),
        .O(\val_reg[12] ),
        .S(\mon_word_reg[1] [11]));
  MUXF7 mnhsbf_reg_i_20
       (.I0(mnhsbf_i_26_n_0),
        .I1(mnhsbf_i_27_n_0),
        .O(mnhsbf_reg_i_20_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF7 mnhsbf_reg_i_21
       (.I0(mnhsbf_i_28_n_0),
        .I1(mnhsbf_i_29_n_0),
        .O(mnhsbf_reg_i_21_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF7 mnhsbf_reg_i_22
       (.I0(mnhsbf_i_30_n_0),
        .I1(mnhsbf_i_31_n_0),
        .O(mnhsbf_reg_i_22_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF7 mnhsbf_reg_i_23
       (.I0(mnhsbf_i_32_n_0),
        .I1(mnhsbf_i_33_n_0),
        .O(mnhsbf_reg_i_23_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF8 mnhsbf_reg_i_6
       (.I0(mnhsbf_reg_i_9_n_0),
        .I1(mnhsbf_reg_i_10_n_0),
        .O(mnhsbf_reg_i_6_n_0),
        .S(mnhsbf_i_4_0[4]));
  MUXF7 mnhsbf_reg_i_7
       (.I0(mnhsbf_i_11_n_0),
        .I1(mnhsbf_i_12_n_0),
        .O(mnhsbf_reg_i_7_n_0),
        .S(mnhsbf_i_4_0[2]));
  MUXF7 mnhsbf_reg_i_9
       (.I0(mnhsbf_i_16_n_0),
        .I1(mnhsbf_i_17_n_0),
        .O(mnhsbf_reg_i_9_n_0),
        .S(mnhsbf_i_4_0[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    mstrt_i_1
       (.I0(start_req),
        .I1(mgojam_IBUF),
        .I2(mstrt_TRI),
        .O(start_req_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    nhalga_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(nhalga_reg_0),
        .Q(nhalga_TRI));
  FDCE #(
    .INIT(1'b0)) 
    nhstrt1_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(nhstrt1_reg_0),
        .Q(nhstrt1_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    nhstrt2_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(nhstrt2_reg_0),
        .Q(nhstrt2_OBUF));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    p_match_i_1
       (.I0(\w_mode_reg[2]_0 [2]),
        .I1(s1_match),
        .I2(\w_mode_reg[2]_0 [1]),
        .I3(\w_mode_reg[2]_0 [0]),
        .I4(mnisq_db),
        .I5(p_match),
        .O(\w_mode_reg[2]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_bb_reg[15]_1 [3]),
        .Q(\periph_bb_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_bb_reg[15]_1 [4]),
        .Q(\periph_bb_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_bb_reg[15]_1 [5]),
        .Q(\periph_bb_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_bb_reg[15]_1 [6]),
        .Q(\periph_bb_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_bb_reg[15]_1 [7]),
        .Q(\periph_bb_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_bb_reg[15]_1 [0]),
        .Q(\periph_bb_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_bb_reg[15]_1 [1]),
        .Q(\periph_bb_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_bb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_bb_reg[15]_1 [2]),
        .Q(\periph_bb_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [9]),
        .Q(\periph_data_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [10]),
        .Q(\periph_data_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [11]),
        .Q(\periph_data_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_data_reg[16]_1 [12]),
        .Q(\periph_data_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_data_reg[16]_1 [13]),
        .Q(\periph_data_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\periph_data_reg[15]_0 ),
        .D(\periph_data_reg[16]_1 [14]),
        .Q(\periph_data_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\periph_data_reg[15]_0 ),
        .D(\periph_data_reg[16]_1 [15]),
        .Q(\periph_data_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_data_reg[16]_1 [0]),
        .Q(\periph_data_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_data_reg[16]_1 [1]),
        .Q(\periph_data_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\periph_data_reg[16]_1 [2]),
        .Q(\periph_data_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [3]),
        .Q(\periph_data_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [4]),
        .Q(\periph_data_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [5]),
        .Q(\periph_data_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [6]),
        .Q(\periph_data_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [7]),
        .Q(\periph_data_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_data_reg[16]_1 [8]),
        .Q(\periph_data_reg[16]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    periph_load_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(periph_load_reg_0),
        .Q(ctrl_periph_load));
  FDCE #(
    .INIT(1'b0)) 
    periph_loadch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(write_done_reg_0),
        .D(periph_loadch4_out),
        .Q(ctrl_periph_loadch));
  FDCE #(
    .INIT(1'b0)) 
    periph_read_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(periph_read5_out),
        .Q(ctrl_periph_read));
  FDCE #(
    .INIT(1'b0)) 
    periph_readch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(periph_readch3_out),
        .Q(ctrl_periph_readch));
  LUT6 #(
    .INIT(64'hCFC000000000A0A0)) 
    \periph_s[12]_i_4 
       (.I0(\ldrd_s1_s2_reg[4]_0 [1]),
        .I1(\ldrd_s1_s2_reg[4]_0 [3]),
        .I2(Q[17]),
        .I3(\ldrd_s1_s2_reg_n_0_[3] ),
        .I4(addra),
        .I5(Q[18]),
        .O(\ldrd_s1_s2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFBFCFB)) 
    \periph_s[9]_i_3 
       (.I0(\ldrd_s1_s2_reg[4]_0 [2]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(addra),
        .I4(\ldrd_s1_s2_reg[4]_0 [0]),
        .I5(\periph_s[9]_i_4_n_0 ),
        .O(\ldrd_s1_s2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h303F000000005050)) 
    \periph_s[9]_i_4 
       (.I0(\ldrd_s1_s2_reg[4]_0 [1]),
        .I1(\ldrd_s1_s2_reg[4]_0 [3]),
        .I2(Q[17]),
        .I3(\ldrd_s1_s2_reg_n_0_[3] ),
        .I4(addra),
        .I5(Q[18]),
        .O(\periph_s[9]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [9]),
        .Q(\periph_s_reg[12]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(write_done_reg_0),
        .D(\periph_s_reg[12]_1 [10]),
        .Q(\periph_s_reg[12]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [11]),
        .Q(\periph_s_reg[12]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [0]),
        .Q(\periph_s_reg[12]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [1]),
        .Q(\periph_s_reg[12]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [2]),
        .Q(\periph_s_reg[12]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [3]),
        .Q(\periph_s_reg[12]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [4]),
        .Q(\periph_s_reg[12]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [5]),
        .Q(\periph_s_reg[12]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [6]),
        .Q(\periph_s_reg[12]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [7]),
        .Q(\periph_s_reg[12]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \periph_s_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(\periph_s_reg[12]_1 [8]),
        .Q(\periph_s_reg[12]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    periph_tcsaj_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(periph_tcsaj2_out),
        .Q(ctrl_periph_tcsaj));
  FDCE #(
    .INIT(1'b0)) 
    proceed_req_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(proceed_req8_out),
        .Q(proceed_req));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    proceeding_i_1
       (.I0(proceed_req),
        .I1(\stop_cause_reg[0] [0]),
        .I2(proceeding),
        .O(proceed_req_reg_0));
  LUT6 #(
    .INIT(64'hFFFF0000F0FF0808)) 
    prog_step_match_i_1
       (.I0(stop_conds),
        .I1(s1_match),
        .I2(proceeding),
        .I3(mnisq_db),
        .I4(prog_step_match_reg),
        .I5(proceed_req),
        .O(\stop_conds_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_10
       (.I0(p_22_in[13]),
        .I1(mnhsbf_i_4_0[3]),
        .I2(p_1_in[6]),
        .I3(\s1_fb_ign_reg[15]_0 [4]),
        .I4(fext[7]),
        .I5(s1_fext[7]),
        .O(prog_step_match_i_10_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_11
       (.I0(\s1_fb_ign_reg[15]_0 [5]),
        .I1(mnhsbf_i_4_0[0]),
        .I2(p_1_in[3]),
        .I3(p_22_in[11]),
        .I4(p_1_in[4]),
        .I5(mnhsbf_i_4_0[1]),
        .O(prog_step_match_i_11_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_12
       (.I0(\s1_fb_ign_reg[15]_0 [1]),
        .I1(prog_step_match_i_8_0),
        .I2(p_1_in[2]),
        .I3(p_22_in[0]),
        .I4(prog_step_match_i_8_1),
        .I5(p_1_in[0]),
        .O(prog_step_match_i_12_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_13
       (.I0(p_22_in[12]),
        .I1(p_1_in[5]),
        .I2(mnhsbf_i_4_0[2]),
        .I3(\s1_fb_ign_reg[15]_0 [2]),
        .I4(\s1_fext_reg[5]_0 ),
        .I5(fext[5]),
        .O(prog_step_match_i_13_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_14
       (.I0(\s1_s_ign_reg[12]_0 [4]),
        .I1(\mon_word_reg[1] [5]),
        .I2(\s1_s_reg[12]_0 [5]),
        .I3(\s1_s_ign_reg[12]_0 [2]),
        .I4(\mon_word_reg[1] [3]),
        .I5(\s1_s_reg[12]_0 [3]),
        .O(prog_step_match_i_14_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_15
       (.I0(\s1_s_ign_reg[12]_0 [5]),
        .I1(\s1_s_reg[12]_0 [6]),
        .I2(\mon_word_reg[1] [6]),
        .I3(\s1_s_ign_reg[12]_0 [3]),
        .I4(\mon_word_reg[1] [4]),
        .I5(\s1_s_reg[12]_0 [4]),
        .O(prog_step_match_i_15_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    prog_step_match_i_2
       (.I0(prog_step_match_i_3_n_0),
        .I1(prog_step_match_i_4_n_0),
        .I2(prog_step_match_i_5_n_0),
        .I3(prog_step_match_i_6_n_0),
        .I4(prog_step_match_i_7_n_0),
        .I5(prog_step_match_i_8_n_0),
        .O(s1_match));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_3
       (.I0(\s1_s_ign_reg[12]_0 [9]),
        .I1(\s1_s_reg[12]_0 [10]),
        .I2(\mon_word_reg[1] [10]),
        .I3(\s1_s_ign_reg[12]_0 [6]),
        .I4(\mon_word_reg[1] [7]),
        .I5(\s1_s_reg[12]_0 [7]),
        .O(prog_step_match_i_3_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_4
       (.I0(\s1_fb_ign_reg[15]_0 [0]),
        .I1(prog_step_match_i_2_0),
        .I2(p_1_in[1]),
        .I3(\s1_s_ign_reg_n_0_[1] ),
        .I4(\mon_word_reg[1] [0]),
        .I5(\s1_s_reg[12]_0 [0]),
        .O(prog_step_match_i_4_n_0));
  LUT6 #(
    .INIT(64'hF9F9F900F900F9F9)) 
    prog_step_match_i_5
       (.I0(\s1_s_reg[12]_0 [9]),
        .I1(\mon_word_reg[1] [9]),
        .I2(\s1_s_ign_reg[12]_0 [8]),
        .I3(\s1_fb_ign_reg[15]_0 [6]),
        .I4(p_1_in[7]),
        .I5(mnhsbf_i_4_0[4]),
        .O(prog_step_match_i_5_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_6
       (.I0(\s1_s_ign_reg[12]_0 [0]),
        .I1(\mon_word_reg[1] [1]),
        .I2(\s1_s_reg[12]_0 [1]),
        .I3(\s1_s_ign_reg[12]_0 [10]),
        .I4(\mon_word_reg[1] [11]),
        .I5(\s1_s_reg[12]_0 [11]),
        .O(prog_step_match_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAABE)) 
    prog_step_match_i_7
       (.I0(prog_step_match_i_9_n_0),
        .I1(\mon_word_reg[1] [2]),
        .I2(\s1_s_reg[12]_0 [2]),
        .I3(\s1_s_ign_reg[12]_0 [1]),
        .I4(prog_step_match_i_10_n_0),
        .I5(prog_step_match_i_11_n_0),
        .O(prog_step_match_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    prog_step_match_i_8
       (.I0(prog_step_match_i_12_n_0),
        .I1(prog_step_match_i_13_n_0),
        .I2(prog_step_match_i_14_n_0),
        .I3(prog_step_match_i_15_n_0),
        .O(prog_step_match_i_8_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    prog_step_match_i_9
       (.I0(\s1_fb_ign_reg[15]_0 [3]),
        .I1(s1_fext[6]),
        .I2(fext[6]),
        .I3(\s1_s_ign_reg[12]_0 [7]),
        .I4(\mon_word_reg[1] [8]),
        .I5(\s1_s_reg[12]_0 [8]),
        .O(prog_step_match_i_9_n_0));
  LUT6 #(
    .INIT(64'hF5FFF3F0F5FFF3FF)) 
    \read_data[0]_i_10 
       (.I0(ems_bank_en[0]),
        .I1(crs_bank_en[32]),
        .I2(\read_data_reg[11]_0 ),
        .I3(Q[20]),
        .I4(Q[17]),
        .I5(\s2_s_ign_reg_n_0_[1] ),
        .O(\ems_bank_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5F3F5F3FFF30FF3F)) 
    \read_data[0]_i_14 
       (.I0(crs_bank_en[16]),
        .I1(p_22_in[0]),
        .I2(\read_data_reg[11]_0 ),
        .I3(Q[17]),
        .I4(\s1_s_ign_reg_n_0_[1] ),
        .I5(Q[20]),
        .O(\read_data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hE3EFE3E3E3EFEFEF)) 
    \read_data[0]_i_2 
       (.I0(\read_data[0]_i_5_n_0 ),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(\read_data[0]_i_6_n_0 ),
        .I4(Q[17]),
        .I5(\read_data[0]_i_7_n_0 ),
        .O(\active_cmd_reg[18] ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \read_data[0]_i_5 
       (.I0(\read_data[0]_i_14_n_0 ),
        .I1(\read_data[0]_i_2_0 ),
        .I2(\read_data[0]_i_2_1 ),
        .I3(\s2_s_reg[12]_0 [0]),
        .I4(\read_data[0]_i_2_2 ),
        .I5(s_only_reg_0),
        .O(\read_data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \read_data[0]_i_6 
       (.I0(p_11_in[0]),
        .I1(\ldrd_s1_s2_reg[4]_0 [0]),
        .I2(\s1_s_reg[12]_0 [0]),
        .I3(Q[16]),
        .I4(Q[20]),
        .I5(p_1_in[0]),
        .O(\read_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    \read_data[0]_i_7 
       (.I0(\i_comp_val_reg_n_0_[1] ),
        .I1(\i_comp_val_ign_reg_n_0_[1] ),
        .I2(mnhnc_TRI),
        .I3(Q[16]),
        .I4(Q[20]),
        .I5(mnhrpt_TRI),
        .O(\read_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00FF770FFFFF770F)) 
    \read_data[0]_i_8 
       (.I0(\w_comp_val_ign_reg_n_0_[1] ),
        .I1(Q[20]),
        .I2(\w_pulses_reg[11]_0 [0]),
        .I3(Q[17]),
        .I4(\read_data_reg[11]_0 ),
        .I5(p_14_in),
        .O(\w_comp_val_ign_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000F73FF7FF)) 
    \read_data[10]_i_2 
       (.I0(p_11_in[10]),
        .I1(Q[17]),
        .I2(addra),
        .I3(Q[20]),
        .I4(p_1_in[3]),
        .I5(\read_data[10]_i_5_n_0 ),
        .O(\i_comp_stat_ign_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000FAC000000AC00)) 
    \read_data[10]_i_5 
       (.I0(\i_comp_val_ign_reg_n_0_[11] ),
        .I1(\i_comp_val_reg_n_0_[11] ),
        .I2(addra),
        .I3(Q[20]),
        .I4(Q[17]),
        .I5(\s1_s_reg[12]_0 [10]),
        .O(\read_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    \read_data[10]_i_6 
       (.I0(p_18_in[10]),
        .I1(\s2_s_ign_reg_n_0_[11] ),
        .I2(crs_bank_en[58]),
        .I3(addra),
        .I4(Q[20]),
        .I5(crs_bank_en[42]),
        .O(\s2_fb_ign_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    \read_data[10]_i_8 
       (.I0(p_2_in[3]),
        .I1(\s2_s_reg[12]_0 [10]),
        .I2(crs_bank_en[26]),
        .I3(addra),
        .I4(Q[20]),
        .I5(crs_bank_en[10]),
        .O(\s2_fb_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \read_data[10]_i_9 
       (.I0(\w_comp_val_reg[16]_0 [10]),
        .I1(\w_comp_val_ign_reg_n_0_[11] ),
        .I2(Q[17]),
        .I3(addra),
        .I4(Q[20]),
        .I5(stop_conds),
        .O(\w_comp_val_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0F0C0A00000C0A00)) 
    \read_data[11]_i_11 
       (.I0(p_2_in[4]),
        .I1(crs_bank_en[11]),
        .I2(\read_data[11]_i_3_0 ),
        .I3(\read_data_reg[11]_0 ),
        .I4(Q[20]),
        .I5(crs_bank_en[27]),
        .O(\read_data[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000003FDFFFDF)) 
    \read_data[11]_i_3 
       (.I0(p_22_in[11]),
        .I1(Q[17]),
        .I2(\read_data_reg[11]_0 ),
        .I3(Q[18]),
        .I4(w_times[12]),
        .I5(\read_data[11]_i_11_n_0 ),
        .O(\s1_fb_ign_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \read_data[11]_i_5 
       (.I0(crs_bank_en[59]),
        .I1(crs_bank_en[43]),
        .I2(p_18_in[11]),
        .I3(\read_data_reg[11]_0 ),
        .I4(Q[20]),
        .I5(\s2_s_ign_reg_n_0_[12] ),
        .O(\crs_bank_en_reg[59]_0 ));
  LUT6 #(
    .INIT(64'h000000002A002A2A)) 
    \read_data[12]_i_2 
       (.I0(\read_data[12]_i_5_n_0 ),
        .I1(\read_data_reg[12]_0 ),
        .I2(p_22_in[12]),
        .I3(\read_data_reg[12]_1 ),
        .I4(crs_bank_en[28]),
        .I5(\read_data_reg[12]_2 ),
        .O(\s1_fb_ign_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \read_data[12]_i_5 
       (.I0(crs_bank_en[60]),
        .I1(\read_data[13]_i_2_0 ),
        .I2(p_18_in[12]),
        .I3(\read_data[12]_i_2_0 ),
        .I4(crs_bank_en[12]),
        .I5(\read_data[13]_i_2_1 ),
        .O(\read_data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000008A8A8A)) 
    \read_data[13]_i_2 
       (.I0(\read_data[13]_i_5_n_0 ),
        .I1(\read_data_reg[13]_0 ),
        .I2(p_2_in[6]),
        .I3(\read_data_reg[12]_0 ),
        .I4(p_22_in[13]),
        .I5(\read_data_reg[13]_1 ),
        .O(\s2_fb_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \read_data[13]_i_5 
       (.I0(crs_bank_en[61]),
        .I1(\read_data[13]_i_2_0 ),
        .I2(crs_bank_en[29]),
        .I3(\read_data_reg[12]_1 ),
        .I4(crs_bank_en[13]),
        .I5(\read_data[13]_i_2_1 ),
        .O(\read_data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF5FF0F3FF5FFFF3)) 
    \read_data[1]_i_13 
       (.I0(crs_bank_en[49]),
        .I1(\s2_s_ign_reg_n_0_[2] ),
        .I2(\read_data_reg[11]_0 ),
        .I3(Q[17]),
        .I4(Q[20]),
        .I5(\w_mode_reg[2]_0 [1]),
        .O(\read_data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \read_data[1]_i_6 
       (.I0(\read_data[1]_i_13_n_0 ),
        .I1(\read_data[2]_i_7 ),
        .I2(ems_bank_en[1]),
        .I3(\read_data[1]_i_2 ),
        .I4(p_18_in[1]),
        .I5(\read_data[1]_i_2_0 ),
        .O(\ems_bank_en_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \read_data[1]_i_8 
       (.I0(crs_bank_en[17]),
        .I1(p_2_in[1]),
        .I2(\s2_s_reg[12]_0 [1]),
        .I3(addra),
        .I4(Q[20]),
        .I5(crs_bank_en[1]),
        .O(\crs_bank_en_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \read_data[2]_i_11 
       (.I0(\read_data[2]_i_15_n_0 ),
        .I1(\read_data[2]_i_7_0 ),
        .I2(crs_bank_en[50]),
        .I3(\read_data[2]_i_7 ),
        .I4(ems_bank_en[2]),
        .I5(\read_data[2]_i_7_1 ),
        .O(\crs_bank_en_reg[50]_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \read_data[2]_i_14 
       (.I0(\s2_s_reg[12]_0 [2]),
        .I1(crs_bank_en[2]),
        .I2(crs_bank_en[18]),
        .I3(addra),
        .I4(Q[20]),
        .I5(p_2_in[2]),
        .O(\s2_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF053FFFFFF53)) 
    \read_data[2]_i_15 
       (.I0(p_18_in[2]),
        .I1(\s2_s_ign_reg_n_0_[3] ),
        .I2(\read_data_reg[11]_0 ),
        .I3(Q[17]),
        .I4(Q[20]),
        .I5(\w_mode_reg[2]_0 [2]),
        .O(\read_data[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3F0FFF5F3FFFFF5F)) 
    \read_data[3]_i_3 
       (.I0(\i_comp_val_reg_n_0_[4] ),
        .I1(\ldrd_s1_s2_reg_n_0_[3] ),
        .I2(Q[20]),
        .I3(addra),
        .I4(Q[17]),
        .I5(p_11_in[3]),
        .O(\i_comp_val_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    \read_data[4]_i_10 
       (.I0(s2_fext[5]),
        .I1(\s2_s_reg[12]_0 [4]),
        .I2(crs_bank_en[20]),
        .I3(addra),
        .I4(Q[20]),
        .I5(crs_bank_en[4]),
        .O(\s2_fext_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000F3F7FFF7)) 
    \read_data[5]_i_3 
       (.I0(\s1_s_reg[12]_0 [5]),
        .I1(Q[17]),
        .I2(Q[20]),
        .I3(addra),
        .I4(s1_fext[6]),
        .I5(\read_data[5]_i_6_n_0 ),
        .O(\s1_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00C0F0A000C000A0)) 
    \read_data[5]_i_6 
       (.I0(\i_comp_val_reg_n_0_[6] ),
        .I1(\i_comp_val_ign_reg_n_0_[6] ),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(addra),
        .I5(p_11_in[5]),
        .O(\read_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    \read_data[5]_i_9 
       (.I0(s2_fext[6]),
        .I1(\s2_s_reg[12]_0 [5]),
        .I2(crs_bank_en[21]),
        .I3(\read_data_reg[11]_0 ),
        .I4(Q[20]),
        .I5(crs_bank_en[5]),
        .O(\s2_fext_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000F3DFFFDF)) 
    \read_data[6]_i_3 
       (.I0(\i_comp_val_reg_n_0_[7] ),
        .I1(addra),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(s1_fext[7]),
        .I5(\read_data[6]_i_6_n_0 ),
        .O(\i_comp_val_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00C0FA0000C00A00)) 
    \read_data[6]_i_6 
       (.I0(\s1_s_reg[12]_0 [6]),
        .I1(\i_comp_val_ign_reg_n_0_[7] ),
        .I2(Q[20]),
        .I3(Q[17]),
        .I4(addra),
        .I5(p_11_in[6]),
        .O(\read_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    \read_data[6]_i_9 
       (.I0(s2_fext[7]),
        .I1(\s2_s_reg[12]_0 [6]),
        .I2(crs_bank_en[22]),
        .I3(\read_data_reg[11]_0 ),
        .I4(Q[20]),
        .I5(crs_bank_en[6]),
        .O(\s2_fext_reg[7]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [0]),
        .Q(\read_data_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [10]),
        .Q(\read_data_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [11]),
        .Q(\read_data_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [12]),
        .Q(\read_data_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [13]),
        .Q(\read_data_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [14]),
        .Q(\read_data_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [15]),
        .Q(\read_data_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [1]),
        .Q(\read_data_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [2]),
        .Q(\read_data_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [3]),
        .Q(\read_data_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [4]),
        .Q(\read_data_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [5]),
        .Q(\read_data_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [6]),
        .Q(\read_data_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [7]),
        .Q(\read_data_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [8]),
        .Q(\read_data_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(rst_n_0),
        .D(\read_data_reg[15]_2 [9]),
        .Q(\read_data_reg[15]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    read_done_i_2
       (.I0(rst_n_IBUF),
        .O(rst_n_0));
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(ctrl_read_en),
        .Q(read_done));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_word[16]_i_10 
       (.I0(\ems_bank_en_reg[7]_1 [4]),
        .I1(\ems_bank_en_reg[7]_1 [3]),
        .I2(D[1]),
        .I3(\ems_bank_en_reg[7]_1 [2]),
        .I4(D[0]),
        .I5(\ems_bank_en_reg[7]_1 [1]),
        .O(\ems_bank_en_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_word[16]_i_9 
       (.I0(\ems_bank_en_reg[7]_1 [0]),
        .I1(ems_bank_en[2]),
        .I2(D[1]),
        .I3(ems_bank_en[1]),
        .I4(D[0]),
        .I5(ems_bank_en[0]),
        .O(\ems_bank_en_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \req_s[12]_i_2 
       (.I0(ctrl_periph_tcsaj),
        .I1(\req_bb_reg[1] ),
        .I2(ctrl_periph_read),
        .I3(ctrl_periph_load),
        .I4(periph_loadch),
        .I5(ctrl_periph_readch),
        .O(periph_tcsaj_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \s1_eb_ign_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\s1_fb_ign_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_eb_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\s1_fb_ign_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_eb_ign_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(p_22_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_eb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(p_1_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_eb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(p_1_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_eb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(p_1_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\s1_fb_ign_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_ign_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(p_22_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_ign_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(p_22_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_ign_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(p_22_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_ign_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\s1_fb_ign_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(p_1_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(p_1_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(p_1_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(p_1_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(p_1_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fext_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s1_fb_ign_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fext_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\s1_fb_ign_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fext_ign_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fext_ign_reg[5]_0 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\s1_fb_ign_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fext_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s1_fext_reg[5]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fext_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(s1_fext[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_fext_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_fb_reg[11]_0 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(s1_fext[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\s1_s_ign_reg[12]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\s1_s_ign_reg[12]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\s1_s_ign_reg[12]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\s1_s_ign_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\s1_s_ign_reg[12]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\s1_s_ign_reg[12]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\s1_s_ign_reg[12]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s1_s_ign_reg[12]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\s1_s_ign_reg[12]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\s1_s_ign_reg[12]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\s1_s_ign_reg[12]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_ign_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_ign_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\s1_s_ign_reg[12]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\s1_s_reg[12]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\s1_s_reg[12]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\s1_s_reg[12]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\s1_s_reg[12]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\s1_s_reg[12]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\s1_s_reg[12]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\s1_s_reg[12]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s1_s_reg[12]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\s1_s_reg[12]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\s1_s_reg[12]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\s1_s_reg[12]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \s1_s_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s1_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\s1_s_reg[12]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_eb_ign_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(p_18_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_eb_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(p_18_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_eb_ign_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\s2_fb_ign_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_eb_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(p_2_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_eb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(p_2_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_eb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(p_2_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(p_18_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_ign_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(p_18_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_ign_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(p_18_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_ign_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(\s2_fb_ign_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_ign_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\s2_fb_ign_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(p_2_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(p_2_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(p_2_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(p_2_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(p_2_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fext_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s2_fb_ign_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fext_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\s2_fb_ign_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fext_ign_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fext_ign_reg[5]_0 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\s2_fb_ign_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fext_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(s2_fext[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fext_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(s2_fext[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_fext_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_fb_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(s2_fext[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\s2_s_ign_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\s2_s_ign_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\s2_s_ign_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\s2_s_ign_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\s2_s_ign_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\s2_s_ign_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\s2_s_ign_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s2_s_ign_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\s2_s_ign_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\s2_s_ign_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\s2_s_ign_reg[10]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_ign_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_ign_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\s2_s_ign_reg[10]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\s2_s_reg[12]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\s2_s_reg[12]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\s2_s_reg[12]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\s2_s_reg[12]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\s2_s_reg[12]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\s2_s_reg[12]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\s2_s_reg[12]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\s2_s_reg[12]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\s2_s_reg[12]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\s2_s_reg[12]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\s2_s_reg[12]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \s2_s_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s2_s_reg[12]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\s2_s_reg[12]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    s_only_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_req_reg_7),
        .D(s_only_reg_1),
        .Q(s_only_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    start_req_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\periph_data_reg[15]_0 ),
        .D(start_req9_out),
        .Q(start_req));
  LUT5 #(
    .INIT(32'h55551000)) 
    \stop_cause[0]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(\stop_conds_reg[9]_0 [0]),
        .I3(\stop_cause_reg[0] [2]),
        .I4(stop_cause[0]),
        .O(proceed_req_reg_6));
  LUT5 #(
    .INIT(32'h55551000)) 
    \stop_cause[1]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(\stop_conds_reg[9]_0 [1]),
        .I3(mnisq_db),
        .I4(stop_cause[1]),
        .O(proceed_req_reg_5));
  LUT5 #(
    .INIT(32'h0F0F0008)) 
    \stop_cause[2]_i_1 
       (.I0(\stop_conds_reg[9]_0 [2]),
        .I1(s1_match),
        .I2(proceed_req),
        .I3(proceeding),
        .I4(stop_cause[2]),
        .O(\stop_conds_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0F0F0008)) 
    \stop_cause[3]_i_1 
       (.I0(\stop_conds_reg[9]_0 [3]),
        .I1(s2_match),
        .I2(proceed_req),
        .I3(proceeding),
        .I4(stop_cause[3]),
        .O(\stop_conds_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_10 
       (.I0(\s2_fb_ign_reg[15]_0 [2]),
        .I1(s2_fext[6]),
        .I2(fext[6]),
        .I3(\s2_s_ign_reg_n_0_[2] ),
        .I4(\mon_word_reg[1] [1]),
        .I5(\s2_s_reg[12]_0 [1]),
        .O(\stop_cause[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_11 
       (.I0(\s2_s_ign_reg[10]_0 [4]),
        .I1(\s2_s_reg[12]_0 [7]),
        .I2(\mon_word_reg[1] [7]),
        .I3(p_18_in[1]),
        .I4(p_2_in[1]),
        .I5(prog_step_match_i_2_0),
        .O(\stop_cause[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_12 
       (.I0(p_18_in[2]),
        .I1(p_2_in[2]),
        .I2(prog_step_match_i_8_0),
        .I3(\s2_s_ign_reg[10]_0 [3]),
        .I4(\mon_word_reg[1] [6]),
        .I5(\s2_s_reg[12]_0 [6]),
        .O(\stop_cause[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_13 
       (.I0(p_18_in[11]),
        .I1(p_2_in[4]),
        .I2(mnhsbf_i_4_0[1]),
        .I3(\s2_s_ign_reg[10]_0 [0]),
        .I4(\s2_s_reg[12]_0 [3]),
        .I5(\mon_word_reg[1] [3]),
        .O(\stop_cause[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_14 
       (.I0(\s2_s_ign_reg_n_0_[12] ),
        .I1(\mon_word_reg[1] [11]),
        .I2(\s2_s_reg[12]_0 [11]),
        .I3(\s2_s_ign_reg[10]_0 [2]),
        .I4(\s2_s_reg[12]_0 [5]),
        .I5(\mon_word_reg[1] [5]),
        .O(\stop_cause[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_15 
       (.I0(\s2_fb_ign_reg[15]_0 [4]),
        .I1(p_2_in[6]),
        .I2(mnhsbf_i_4_0[3]),
        .I3(\s2_s_ign_reg[10]_0 [5]),
        .I4(\mon_word_reg[1] [8]),
        .I5(\s2_s_reg[12]_0 [8]),
        .O(\stop_cause[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \stop_cause[3]_i_2 
       (.I0(\stop_cause[3]_i_3_n_0 ),
        .I1(\stop_cause[3]_i_4_n_0 ),
        .I2(\stop_cause[3]_i_5_n_0 ),
        .I3(\stop_cause[3]_i_6_n_0 ),
        .I4(\stop_cause[3]_i_7_n_0 ),
        .I5(\stop_cause[3]_i_8_n_0 ),
        .O(s2_match));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_3 
       (.I0(p_18_in[12]),
        .I1(mnhsbf_i_4_0[2]),
        .I2(p_2_in[5]),
        .I3(\s2_s_ign_reg[10]_0 [1]),
        .I4(\s2_s_reg[12]_0 [4]),
        .I5(\mon_word_reg[1] [4]),
        .O(\stop_cause[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_4 
       (.I0(p_18_in[10]),
        .I1(mnhsbf_i_4_0[0]),
        .I2(p_2_in[3]),
        .I3(\s2_fb_ign_reg[15]_0 [1]),
        .I4(s2_fext[5]),
        .I5(fext[5]),
        .O(\stop_cause[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEBEBEB00EB00EBEB)) 
    \stop_cause[3]_i_5 
       (.I0(\s2_s_ign_reg[10]_0 [6]),
        .I1(\s2_s_reg[12]_0 [9]),
        .I2(\mon_word_reg[1] [9]),
        .I3(\s2_fb_ign_reg[15]_0 [3]),
        .I4(s2_fext[7]),
        .I5(fext[7]),
        .O(\stop_cause[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_6 
       (.I0(\s2_s_ign_reg_n_0_[11] ),
        .I1(\mon_word_reg[1] [10]),
        .I2(\s2_s_reg[12]_0 [10]),
        .I3(\s2_fb_ign_reg[15]_0 [0]),
        .I4(p_2_in[0]),
        .I5(prog_step_match_i_8_1),
        .O(\stop_cause[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAABE)) 
    \stop_cause[3]_i_7 
       (.I0(\stop_cause[3]_i_9_n_0 ),
        .I1(\s2_s_reg[12]_0 [0]),
        .I2(\mon_word_reg[1] [0]),
        .I3(\s2_s_ign_reg_n_0_[1] ),
        .I4(\stop_cause[3]_i_10_n_0 ),
        .I5(\stop_cause[3]_i_11_n_0 ),
        .O(\stop_cause[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stop_cause[3]_i_8 
       (.I0(\stop_cause[3]_i_12_n_0 ),
        .I1(\stop_cause[3]_i_13_n_0 ),
        .I2(\stop_cause[3]_i_14_n_0 ),
        .I3(\stop_cause[3]_i_15_n_0 ),
        .O(\stop_cause[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[3]_i_9 
       (.I0(\s2_s_ign_reg_n_0_[3] ),
        .I1(\s2_s_reg[12]_0 [2]),
        .I2(\mon_word_reg[1] [2]),
        .I3(\s2_fb_ign_reg[15]_0 [5]),
        .I4(mnhsbf_i_4_0[4]),
        .I5(p_2_in[7]),
        .O(\stop_cause[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0008)) 
    \stop_cause[4]_i_1 
       (.I0(\stop_conds_reg[9]_0 [4]),
        .I1(w_match),
        .I2(proceed_req),
        .I3(proceeding),
        .I4(stop_cause[4]),
        .O(\stop_conds_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_10 
       (.I0(\w_comp_val_ign_reg_n_0_[11] ),
        .I1(\stop_cause[4]_i_2_0 [10]),
        .I2(\w_comp_val_reg[16]_0 [10]),
        .I3(\w_comp_par_ign_reg[1]_0 [1]),
        .I4(wp[0]),
        .I5(p_14_in),
        .O(\stop_cause[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_11 
       (.I0(\w_comp_par_ign_reg[1]_0 [2]),
        .I1(wp[1]),
        .I2(\w_comp_par_ign_reg[1]_0 [0]),
        .I3(\w_comp_val_ign_reg[16]_0 [2]),
        .I4(\w_comp_val_reg[16]_0 [3]),
        .I5(\stop_cause[4]_i_2_0 [3]),
        .O(\stop_cause[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_12 
       (.I0(\w_comp_val_ign_reg[16]_0 [7]),
        .I1(\w_comp_val_reg[16]_0 [8]),
        .I2(\stop_cause[4]_i_2_0 [8]),
        .I3(\w_comp_val_ign_reg_n_0_[1] ),
        .I4(\w_comp_val_reg[16]_0 [0]),
        .I5(\stop_cause[4]_i_2_0 [0]),
        .O(\stop_cause[4]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \stop_cause[4]_i_2 
       (.I0(\stop_cause[4]_i_3_n_0 ),
        .I1(\stop_cause[4]_i_4_n_0 ),
        .I2(\stop_cause[4]_i_5_n_0 ),
        .I3(\stop_cause[4]_i_6_n_0 ),
        .O(w_match));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_3 
       (.I0(\w_comp_val_ign_reg[16]_0 [13]),
        .I1(\w_comp_val_reg[16]_0 [15]),
        .I2(\stop_cause[4]_i_2_0 [15]),
        .I3(\w_comp_val_ign_reg[16]_0 [10]),
        .I4(\w_comp_val_reg[16]_0 [12]),
        .I5(\stop_cause[4]_i_2_0 [12]),
        .O(\stop_cause[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_4 
       (.I0(\w_comp_val_ign_reg[16]_0 [4]),
        .I1(\stop_cause[4]_i_2_0 [5]),
        .I2(\w_comp_val_reg[16]_0 [5]),
        .I3(\w_comp_val_ign_reg[16]_0 [8]),
        .I4(\stop_cause[4]_i_2_0 [9]),
        .I5(\w_comp_val_reg[16]_0 [9]),
        .O(\stop_cause[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F900F900F9F9)) 
    \stop_cause[4]_i_5 
       (.I0(\stop_cause[4]_i_2_0 [4]),
        .I1(\w_comp_val_reg[16]_0 [4]),
        .I2(\w_comp_val_ign_reg[16]_0 [3]),
        .I3(\w_comp_val_ign_reg[16]_0 [6]),
        .I4(\stop_cause[4]_i_2_0 [7]),
        .I5(\w_comp_val_reg[16]_0 [7]),
        .O(\stop_cause[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stop_cause[4]_i_6 
       (.I0(\stop_cause[4]_i_7_n_0 ),
        .I1(\stop_cause[4]_i_8_n_0 ),
        .I2(\stop_cause[4]_i_9_n_0 ),
        .I3(\stop_cause[4]_i_10_n_0 ),
        .I4(\stop_cause[4]_i_11_n_0 ),
        .I5(\stop_cause[4]_i_12_n_0 ),
        .O(\stop_cause[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_7 
       (.I0(\w_comp_val_ign_reg[16]_0 [11]),
        .I1(\stop_cause[4]_i_2_0 [13]),
        .I2(\w_comp_val_reg[16]_0 [13]),
        .I3(\w_comp_val_ign_reg[16]_0 [9]),
        .I4(\w_comp_val_reg[16]_0 [11]),
        .I5(\stop_cause[4]_i_2_0 [11]),
        .O(\stop_cause[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_8 
       (.I0(\w_comp_val_ign_reg[16]_0 [1]),
        .I1(\stop_cause[4]_i_2_0 [2]),
        .I2(\w_comp_val_reg[16]_0 [2]),
        .I3(\w_comp_val_ign_reg[16]_0 [0]),
        .I4(\stop_cause[4]_i_2_0 [1]),
        .I5(\w_comp_val_reg[16]_0 [1]),
        .O(\stop_cause[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[4]_i_9 
       (.I0(\w_comp_val_ign_reg[16]_0 [12]),
        .I1(\stop_cause[4]_i_2_0 [14]),
        .I2(\w_comp_val_reg[16]_0 [14]),
        .I3(\w_comp_val_ign_reg[16]_0 [5]),
        .I4(\w_comp_val_reg[16]_0 [6]),
        .I5(\stop_cause[4]_i_2_0 [6]),
        .O(\stop_cause[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    \stop_cause[5]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(\strt_stp/p_0_in [5]),
        .I3(stop_cause[5]),
        .O(proceed_req_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \stop_cause[5]_i_2 
       (.I0(\stop_conds_reg[9]_0 [5]),
        .I1(s2_match),
        .I2(stop_s1_s2),
        .I3(s1_match),
        .I4(w_match),
        .O(\strt_stp/p_0_in [5]));
  LUT4 #(
    .INIT(16'h5510)) 
    \stop_cause[6]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(\strt_stp/p_0_in [6]),
        .I3(stop_cause[6]),
        .O(proceed_req_reg_2));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \stop_cause[6]_i_2 
       (.I0(\stop_conds_reg[9]_0 [6]),
        .I1(s2_match),
        .I2(stop_s1_s2),
        .I3(s1_match),
        .I4(i_match),
        .O(\strt_stp/p_0_in [6]));
  LUT6 #(
    .INIT(64'h5555555510000000)) 
    \stop_cause[7]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(\stop_conds_reg[9]_0 [7]),
        .I3(\strt_stp/s_match ),
        .I4(stop_cause1),
        .I5(stop_cause[7]),
        .O(proceed_req_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stop_cause[7]_i_2 
       (.I0(s2_match),
        .I1(stop_s1_s2),
        .I2(s1_match),
        .O(\strt_stp/s_match ));
  LUT5 #(
    .INIT(32'h55550010)) 
    \stop_cause[8]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(\stop_conds_reg[9]_0 [8]),
        .I3(mpal_n_IBUF),
        .I4(stop_cause[8]),
        .O(proceed_req_reg_4));
  LUT5 #(
    .INIT(32'h0F0F0008)) 
    \stop_cause[9]_i_1 
       (.I0(\stop_conds_reg[9]_0 [9]),
        .I1(i_match),
        .I2(proceed_req),
        .I3(proceeding),
        .I4(stop_cause[9]),
        .O(\stop_conds_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[9]_i_10 
       (.I0(\i_comp_val_ign_reg[12]_0 [5]),
        .I1(i[1]),
        .I2(\i_comp_val_reg[12]_0 [4]),
        .I3(\i_comp_val_ign_reg[12]_0 [3]),
        .I4(\i_comp_val_reg[12]_0 [2]),
        .I5(\stop_cause[9]_i_6_0 [4]),
        .O(\stop_cause[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[9]_i_11 
       (.I0(\i_comp_val_ign_reg_n_0_[11] ),
        .I1(i[3]),
        .I2(\i_comp_val_reg_n_0_[11] ),
        .I3(\i_comp_val_ign_reg[12]_0 [6]),
        .I4(i[2]),
        .I5(\i_comp_val_reg[12]_0 [5]),
        .O(\stop_cause[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[9]_i_12 
       (.I0(\i_comp_val_ign_reg_n_0_[6] ),
        .I1(\stop_cause[9]_i_6_0 [5]),
        .I2(\i_comp_val_reg_n_0_[6] ),
        .I3(\i_comp_val_ign_reg_n_0_[1] ),
        .I4(\i_comp_val_reg_n_0_[1] ),
        .I5(\stop_cause[9]_i_6_0 [0]),
        .O(\stop_cause[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[9]_i_13 
       (.I0(\i_comp_stat_ign_reg[6]_0 [4]),
        .I1(minhl_db),
        .I2(\i_comp_stat_ign_reg[6]_0 [0]),
        .I3(\i_comp_val_ign_reg[12]_0 [0]),
        .I4(\stop_cause[9]_i_6_0 [1]),
        .I5(\i_comp_val_reg[12]_0 [0]),
        .O(\stop_cause[9]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \stop_cause[9]_i_2 
       (.I0(\stop_cause[9]_i_3_n_0 ),
        .I1(\stop_cause[9]_i_4_n_0 ),
        .I2(\stop_cause[9]_i_5_n_0 ),
        .I3(\stop_cause[9]_i_6_n_0 ),
        .O(i_match));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF06)) 
    \stop_cause[9]_i_3 
       (.I0(\stop_cause[9]_i_6_0 [3]),
        .I1(\i_comp_val_reg_n_0_[4] ),
        .I2(\i_comp_val_ign_reg[12]_0 [2]),
        .I3(\stop_cause[9]_i_7_n_0 ),
        .I4(\stop_cause[9]_i_8_n_0 ),
        .I5(\stop_cause[9]_i_9_n_0 ),
        .O(\stop_cause[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEBEBEB00EB00EBEB)) 
    \stop_cause[9]_i_4 
       (.I0(\i_comp_stat_ign_reg[6]_0 [5]),
        .I1(\i_comp_stat_ign_reg[6]_0 [1]),
        .I2(minkl_db),
        .I3(\i_comp_val_ign_reg_n_0_[7] ),
        .I4(\i_comp_val_reg_n_0_[7] ),
        .I5(msqext_db),
        .O(\stop_cause[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[9]_i_5 
       (.I0(\i_comp_val_ign_reg[12]_0 [4]),
        .I1(i[0]),
        .I2(\i_comp_val_reg[12]_0 [3]),
        .I3(\i_comp_val_ign_reg[12]_0 [1]),
        .I4(\stop_cause[9]_i_6_0 [2]),
        .I5(\i_comp_val_reg[12]_0 [1]),
        .O(\stop_cause[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stop_cause[9]_i_6 
       (.I0(\stop_cause[9]_i_10_n_0 ),
        .I1(\stop_cause[9]_i_11_n_0 ),
        .I2(\stop_cause[9]_i_12_n_0 ),
        .I3(\stop_cause[9]_i_13_n_0 ),
        .O(\stop_cause[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \stop_cause[9]_i_7 
       (.I0(\i_comp_stat_ign_reg[6]_0 [6]),
        .I1(\i_comp_stat_ign_reg[6]_0 [2]),
        .I2(\i_comp_stat_ign_reg[6]_0 [8]),
        .I3(p_11_in[6]),
        .O(\stop_cause[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \stop_cause[9]_i_8 
       (.I0(p_11_in[10]),
        .I1(p_11_in[3]),
        .I2(\i_comp_stat_ign_reg[6]_0 [7]),
        .I3(p_11_in[5]),
        .O(\stop_cause[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    \stop_cause[9]_i_9 
       (.I0(\i_comp_stat_ign_reg[6]_0 [3]),
        .I1(miip_db),
        .I2(p_11_in[0]),
        .I3(\i_comp_val_ign_reg[12]_0 [7]),
        .I4(\i_comp_val_reg[12]_0 [6]),
        .I5(i[4]),
        .O(\stop_cause[9]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stop_conds[10]_i_2 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  LUT1 #(
    .INIT(2'h1)) 
    \stop_conds[5]_i_1 
       (.I0(rst_n_IBUF),
        .O(\stop_conds[5]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\stop_conds_reg[9]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(stop_conds));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\stop_conds_reg[9]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\stop_conds_reg[9]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\stop_conds_reg[9]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\stop_conds_reg[9]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\stop_conds_reg[9]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\stop_conds_reg[9]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\stop_conds_reg[9]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\stop_conds_reg[9]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_conds_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\stop_conds_reg[9]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    stop_s1_s2_reg
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(stop_s1_s2));
  LUT6 #(
    .INIT(64'h000088A8AAAAAAAA)) 
    \val[16]_i_1 
       (.I0(\val_reg[1] ),
        .I1(\val[16]_i_4_n_0 ),
        .I2(\val[16]_i_5_n_0 ),
        .I3(\w_mode_reg[2]_0 [0]),
        .I4(\val_reg[1]_0 ),
        .I5(\val[16]_i_7_n_0 ),
        .O(\w_mode_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \val[16]_i_11 
       (.I0(\w_mode_reg[2]_0 [2]),
        .I1(\stop_cause[9]_i_3_n_0 ),
        .I2(\stop_cause[9]_i_4_n_0 ),
        .I3(\stop_cause[9]_i_5_n_0 ),
        .I4(\stop_cause[9]_i_6_n_0 ),
        .I5(\w_mode_reg[2]_0 [1]),
        .O(\val[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000444)) 
    \val[16]_i_12 
       (.I0(\val[16]_i_19_n_0 ),
        .I1(\val[16]_i_7_0 ),
        .I2(\val[16]_i_7_1 ),
        .I3(\w_pulses_reg[11]_0 [6]),
        .I4(\val[16]_i_20_n_0 ),
        .I5(\val[16]_i_7_2 ),
        .O(\val[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF44F4)) 
    \val[16]_i_18 
       (.I0(\val[16]_i_7_1 ),
        .I1(\w_pulses_reg[11]_0 [6]),
        .I2(w_times[2]),
        .I3(\stop_cause_reg[0] [1]),
        .I4(\w_pulses_reg[11]_0 [10]),
        .I5(\w_pulses_reg[11]_0 [11]),
        .O(\w_pulses_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \val[16]_i_19 
       (.I0(\val[16]_i_23_n_0 ),
        .I1(\w_pulses_reg[11]_0 [4]),
        .I2(mrchg),
        .I3(\w_pulses_reg[11]_0 [7]),
        .I4(\val[16]_i_12_0 ),
        .I5(\val[16]_i_24_n_0 ),
        .O(\val[16]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \val[16]_i_20 
       (.I0(\val[16]_i_12_1 ),
        .I1(\w_pulses_reg[11]_0 [8]),
        .I2(\val[16]_i_12_2 ),
        .I3(\w_pulses_reg[11]_0 [1]),
        .I4(\val[16]_i_25_n_0 ),
        .O(\val[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \val[16]_i_23 
       (.I0(\w_pulses_reg[11]_0 [9]),
        .I1(mrulog_db),
        .I2(\val[16]_i_19_0 ),
        .I3(\w_pulses_reg[11]_0 [3]),
        .I4(w_times[1]),
        .I5(\stop_cause_reg[0] [0]),
        .O(\val[16]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \val[16]_i_24 
       (.I0(\w_mode_reg[2]_0 [1]),
        .I1(\w_mode_reg[2]_0 [0]),
        .I2(\w_pulses_reg[11]_0 [5]),
        .I3(mwch_db),
        .I4(monwt_db),
        .O(\val[16]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \val[16]_i_25 
       (.I0(\w_pulses_reg[11]_0 [2]),
        .I1(\val[16]_i_20_0 ),
        .I2(\w_pulses_reg[11]_0 [0]),
        .I3(\val[16]_i_20_1 ),
        .O(\val[16]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \val[16]_i_4 
       (.I0(\w_mode_reg[2]_0 [0]),
        .I1(i_match),
        .I2(\w_mode_reg[2]_0 [1]),
        .O(\val[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \val[16]_i_5 
       (.I0(s2_match),
        .I1(w_s1_s2),
        .I2(s1_match),
        .O(\val[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \val[16]_i_7 
       (.I0(\val[16]_i_11_n_0 ),
        .I1(\w_mode_reg[2]_0 [0]),
        .I2(s1_match),
        .I3(w_s1_s2),
        .I4(s2_match),
        .I5(\val[16]_i_12_n_0 ),
        .O(\val[16]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_par_ign_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_par_ign_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\w_comp_par_ign_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_par_ign_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_par_ign_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\w_comp_par_ign_reg[1]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_par_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_par_ign_reg[0]_0 ),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(p_14_in));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_par_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_par_ign_reg[0]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\w_comp_par_ign_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\w_comp_val_ign_reg[16]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\w_comp_val_ign_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\w_comp_val_ign_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(\w_comp_val_ign_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(\w_comp_val_ign_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\w_comp_val_ign_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(Q[15]),
        .Q(\w_comp_val_ign_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\w_comp_val_ign_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\w_comp_val_ign_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\w_comp_val_ign_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\w_comp_val_ign_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\w_comp_val_ign_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\w_comp_val_ign_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\w_comp_val_ign_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\w_comp_val_ign_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_ign_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_ign_reg[16]_2 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\w_comp_val_ign_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\w_comp_val_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\w_comp_val_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\w_comp_val_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[12]),
        .Q(\w_comp_val_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[13]),
        .Q(\w_comp_val_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\crs_bank_en_reg[14]_0 ),
        .D(Q[14]),
        .Q(\w_comp_val_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\w_comp_val_ign_reg[16]_1 ),
        .D(Q[15]),
        .Q(\w_comp_val_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\ldrd_s1_s2_reg[0]_0 ),
        .D(Q[0]),
        .Q(\w_comp_val_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\w_comp_val_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\w_comp_val_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\w_comp_val_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\w_comp_val_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\w_comp_val_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\w_comp_val_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\w_comp_val_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \w_comp_val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_comp_val_reg[16]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\w_comp_val_reg[16]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \w_mode_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_mode_reg[2]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\w_mode_reg[2]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \w_mode_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_mode_reg[2]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\w_mode_reg[2]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \w_mode_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_mode_reg[2]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\w_mode_reg[2]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\w_pulses_reg[11]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(\w_pulses_reg[11]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(\w_pulses_reg[11]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\w_pulses_reg[11]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\w_pulses_reg[11]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\w_pulses_reg[11]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\w_pulses_reg[11]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\w_pulses_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(\w_pulses_reg[11]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(\w_pulses_reg[11]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(\w_pulses_reg[11]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \w_pulses_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_pulses_reg[11]_1 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(\w_pulses_reg[11]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    w_s1_s2_reg
       (.C(clk_IBUF_BUFG),
        .CE(\w_mode_reg[2]_2 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(w_s1_s2));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[9]),
        .Q(w_times[10]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[10]),
        .Q(w_times[11]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[11]),
        .Q(w_times[12]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[0]),
        .Q(w_times[1]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[1]),
        .Q(w_times[2]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[2]),
        .Q(w_times[3]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[3]),
        .Q(w_times[4]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[4]),
        .Q(w_times[5]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(\stop_conds[5]_i_1_n_0 ),
        .D(Q[5]),
        .Q(w_times[6]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[6]),
        .Q(w_times[7]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[7]),
        .Q(w_times[8]));
  FDCE #(
    .INIT(1'b0)) 
    \w_times_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\w_times_reg[12]_0 ),
        .CLR(rst_n),
        .D(Q[8]),
        .Q(w_times[9]));
  FDCE #(
    .INIT(1'b0)) 
    write_done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(write_done_reg_0),
        .D(write_done20_out),
        .Q(ctrl_write_done));
endmodule

module core_rope_sim
   (douta,
    read_done,
    mnhsbf_reg_0,
    \mdt_TRI[12] ,
    \mdt_TRI[11] ,
    \mon_word_reg[16]_0 ,
    clk_IBUF_BUFG,
    ena,
    wea,
    Q,
    addra,
    addrb,
    crs_read_en,
    \mon_word_reg[15]_0 ,
    \mdt_OBUFT[11]_inst_i_1_0 ,
    mdt_periph,
    mrsc_db,
    mwg_db,
    \mdt_OBUFT[12]_inst_i_1_0 ,
    mnhsbf_reg_1,
    mnhsbf_reg_2,
    mnhsbf_reg_3,
    \mon_word_reg[1]_0 ,
    E,
    \mon_word_reg[16]_1 ,
    \mon_word_reg[11]_0 ,
    \mon_word_reg[3]_0 );
  output [15:0]douta;
  output read_done;
  output mnhsbf_reg_0;
  output \mdt_TRI[12] ;
  output \mdt_TRI[11] ;
  output [13:0]\mon_word_reg[16]_0 ;
  input clk_IBUF_BUFG;
  input ena;
  input [0:0]wea;
  input [30:0]Q;
  input [0:0]addra;
  input [15:0]addrb;
  input crs_read_en;
  input \mon_word_reg[15]_0 ;
  input \mdt_OBUFT[11]_inst_i_1_0 ;
  input [1:0]mdt_periph;
  input mrsc_db;
  input mwg_db;
  input \mdt_OBUFT[12]_inst_i_1_0 ;
  input [1:0]mnhsbf_reg_1;
  input mnhsbf_reg_2;
  input mnhsbf_reg_3;
  input \mon_word_reg[1]_0 ;
  input [0:0]E;
  input \mon_word_reg[16]_1 ;
  input \mon_word_reg[11]_0 ;
  input \mon_word_reg[3]_0 ;

  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]addra;
  wire [15:0]addrb;
  wire clk_IBUF_BUFG;
  wire crs_read_en;
  wire [15:0]douta;
  wire ena;
  wire [16:1]fixed_data;
  wire \mdt_OBUFT[11]_inst_i_1_0 ;
  wire \mdt_OBUFT[11]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[12]_inst_i_1_0 ;
  wire \mdt_OBUFT[12]_inst_i_2_n_0 ;
  wire \mdt_TRI[11] ;
  wire \mdt_TRI[12] ;
  wire [1:0]mdt_periph;
  wire mnhsbf_i_1_n_0;
  wire mnhsbf_reg_0;
  wire [1:0]mnhsbf_reg_1;
  wire mnhsbf_reg_2;
  wire mnhsbf_reg_3;
  wire \mon_word_reg[11]_0 ;
  wire \mon_word_reg[15]_0 ;
  wire [13:0]\mon_word_reg[16]_0 ;
  wire \mon_word_reg[16]_1 ;
  wire \mon_word_reg[1]_0 ;
  wire \mon_word_reg[3]_0 ;
  wire \mon_word_reg_n_0_[12] ;
  wire \mon_word_reg_n_0_[13] ;
  wire mrsc_db;
  wire mwg_db;
  wire read_done;
  wire [0:0]wea;

  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[11]_inst_i_1 
       (.I0(\mdt_OBUFT[11]_inst_i_2_n_0 ),
        .O(\mdt_TRI[11] ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \mdt_OBUFT[11]_inst_i_2 
       (.I0(\mdt_OBUFT[11]_inst_i_1_0 ),
        .I1(mdt_periph[0]),
        .I2(mnhsbf_reg_0),
        .I3(mrsc_db),
        .I4(mwg_db),
        .I5(\mon_word_reg_n_0_[12] ),
        .O(\mdt_OBUFT[11]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[12]_inst_i_1 
       (.I0(\mdt_OBUFT[12]_inst_i_2_n_0 ),
        .O(\mdt_TRI[12] ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \mdt_OBUFT[12]_inst_i_2 
       (.I0(\mdt_OBUFT[12]_inst_i_1_0 ),
        .I1(mdt_periph[1]),
        .I2(mnhsbf_reg_0),
        .I3(mrsc_db),
        .I4(mwg_db),
        .I5(\mon_word_reg_n_0_[13] ),
        .O(\mdt_OBUFT[12]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44447444)) 
    mnhsbf_i_1
       (.I0(mnhsbf_reg_1[1]),
        .I1(mnhsbf_reg_0),
        .I2(mnhsbf_reg_1[0]),
        .I3(mnhsbf_reg_2),
        .I4(mnhsbf_reg_3),
        .O(mnhsbf_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    mnhsbf_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\mon_word_reg[1]_0 ),
        .D(mnhsbf_i_1_n_0),
        .Q(mnhsbf_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[10]),
        .Q(\mon_word_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[11]),
        .Q(\mon_word_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[1]_0 ),
        .D(fixed_data[12]),
        .Q(\mon_word_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[1]_0 ),
        .D(fixed_data[13]),
        .Q(\mon_word_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[15]_0 ),
        .D(fixed_data[14]),
        .Q(\mon_word_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[15]_0 ),
        .D(fixed_data[15]),
        .Q(\mon_word_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[16]_1 ),
        .D(fixed_data[16]),
        .Q(\mon_word_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[1]_0 ),
        .D(fixed_data[1]),
        .Q(\mon_word_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[3]_0 ),
        .D(fixed_data[2]),
        .Q(\mon_word_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[3]_0 ),
        .D(fixed_data[3]),
        .Q(\mon_word_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[3]_0 ),
        .D(fixed_data[4]),
        .Q(\mon_word_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[5]),
        .Q(\mon_word_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[6]),
        .Q(\mon_word_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[7]),
        .Q(\mon_word_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[8]),
        .Q(\mon_word_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mon_word_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\mon_word_reg[11]_0 ),
        .D(fixed_data[9]),
        .Q(\mon_word_reg[16]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\mon_word_reg[15]_0 ),
        .D(crs_read_en),
        .Q(read_done));
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  rope_sim_mem rope_mem
       (.addra({Q[30:16],addra}),
        .addrb(addrb),
        .clka(clk_IBUF_BUFG),
        .clkb(clk_IBUF_BUFG),
        .dina(Q[15:0]),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(fixed_data),
        .ena(ena),
        .wea(wea),
        .web(1'b0));
endmodule

module debounce
   (mstpit_n_db,
    \out_reg[1]_0 ,
    mstpit_n_IBUF,
    clk_IBUF_BUFG,
    \in_sr1_reg[0]_0 ,
    \out_reg[1]_1 );
  output mstpit_n_db;
  output [0:0]\out_reg[1]_0 ;
  input mstpit_n_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[0]_0 ;
  input \out_reg[1]_1 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[1]_i_1_n_0 ;
  wire \counter[2]_i_1_n_0 ;
  wire \counter[3]_i_1_n_0 ;
  wire \counter[3]_i_2_n_0 ;
  wire [3:0]counter_reg__0;
  wire in_sr1;
  wire \in_sr1_reg[0]_0 ;
  wire in_sr2;
  wire mstpit_n_IBUF;
  wire mstpit_n_db;
  wire \out[1]_i_1_n_0 ;
  wire \out[1]_i_2_n_0 ;
  wire [0:0]\out_reg[1]_0 ;
  wire \out_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1 
       (.I0(in_sr1),
        .I1(in_sr2),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1 
       (.I0(in_sr1),
        .I1(in_sr2),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(in_sr1),
        .I4(in_sr2),
        .O(\counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(in_sr2),
        .I5(in_sr1),
        .O(\counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(in_sr1),
        .I5(in_sr2),
        .O(\counter[3]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1_n_0 ),
        .D(\counter[0]_i_1_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1_n_0 ),
        .D(\counter[1]_i_1_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[2]_i_1_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[3]_i_2_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(mstpit_n_IBUF),
        .Q(in_sr1));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(in_sr1),
        .Q(in_sr2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \leds_OBUF[1]_inst_i_1 
       (.I0(mstpit_n_db),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1 
       (.I0(in_sr2),
        .I1(\out[1]_i_2_n_0 ),
        .I2(mstpit_n_db),
        .O(\out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2 
       (.I0(in_sr1),
        .I1(in_sr2),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_1 ),
        .D(\out[1]_i_1_n_0 ),
        .Q(mstpit_n_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_10
   (mwebg_db,
    mwebg_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 );
  output mwebg_db;
  input mwebg_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__9_n_0 ;
  wire \counter[1]_i_1__13_n_0 ;
  wire \counter[2]_i_1__13_n_0 ;
  wire \counter[3]_i_1__13_n_0 ;
  wire \counter[3]_i_2__13_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwebg_IBUF;
  wire mwebg_db;
  wire \out[1]_i_1__9_n_0 ;
  wire \out[1]_i_2__9_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__9 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__13 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__13 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__13 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__13 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__13_n_0 ),
        .D(\counter[0]_i_1__9_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__13_n_0 ),
        .D(\counter[1]_i_1__13_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__13_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__13_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__13_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__13_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mwebg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__9 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__9_n_0 ),
        .I2(mwebg_db),
        .O(\out[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__9 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__9_n_0 ),
        .Q(mwebg_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_11
   (mwfbg_db,
    mwfbg_IBUF,
    clk_IBUF_BUFG,
    \in_sr1_reg[0]_0 ,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_0 );
  output mwfbg_db;
  input mwfbg_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[0]_0 ;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__10_n_0 ;
  wire \counter[1]_i_1__14_n_0 ;
  wire \counter[2]_i_1__14_n_0 ;
  wire \counter[3]_i_1__14_n_0 ;
  wire \counter[3]_i_2__14_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg[0]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwfbg_IBUF;
  wire mwfbg_db;
  wire \out[1]_i_1__10_n_0 ;
  wire \out[1]_i_2__10_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__10 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__14 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__14 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__14 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__14 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__14_n_0 ),
        .D(\counter[0]_i_1__10_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__14_n_0 ),
        .D(\counter[1]_i_1__14_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__14_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__14_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__14_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__14_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(mwfbg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__10 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__10_n_0 ),
        .I2(mwfbg_db),
        .O(\out[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__10 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__10_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__10_n_0 ),
        .Q(mwfbg_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_12
   (mwbbeg_db,
    mwbbeg_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 );
  output mwbbeg_db;
  input mwbbeg_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__11_n_0 ;
  wire \counter[1]_i_1__15_n_0 ;
  wire \counter[2]_i_1__15_n_0 ;
  wire \counter[3]_i_1__15_n_0 ;
  wire \counter[3]_i_2__15_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwbbeg_IBUF;
  wire mwbbeg_db;
  wire \out[1]_i_1__11_n_0 ;
  wire \out[1]_i_2__11_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__11 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__15 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__15 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__15 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__15 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__15_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__15_n_0 ),
        .D(\counter[0]_i_1__11_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__15_n_0 ),
        .D(\counter[1]_i_1__15_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__15_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__15_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__15_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__15_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mwbbeg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__11 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__11_n_0 ),
        .I2(mwbbeg_db),
        .O(\out[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__11 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__11_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__11_n_0 ),
        .Q(mwbbeg_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_13
   (mwzg_db,
    mwzg_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_0 );
  output mwzg_db;
  input mwzg_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__12_n_0 ;
  wire \counter[1]_i_1__16_n_0 ;
  wire \counter[2]_i_1__16_n_0 ;
  wire \counter[3]_i_1__16_n_0 ;
  wire \counter[3]_i_2__16_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwzg_IBUF;
  wire mwzg_db;
  wire \out[1]_i_1__12_n_0 ;
  wire \out[1]_i_2__12_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__12 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__16 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__16 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__16 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__16 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__16_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__16_n_0 ),
        .D(\counter[0]_i_1__12_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__16_n_0 ),
        .D(\counter[1]_i_1__16_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__16_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__16_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__16_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__16_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(mwzg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__12 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__12_n_0 ),
        .I2(mwzg_db),
        .O(\out[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__12 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__12_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__12_n_0 ),
        .Q(mwzg_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_14
   (\out_reg[1]_0 ,
    \out_reg[1]_1 ,
    mdt1,
    \out_reg[1]_2 ,
    \out_reg[1]_3 ,
    \out_reg[1]_4 ,
    \out_reg[1]_5 ,
    \out_reg[1]_6 ,
    \out_reg[1]_7 ,
    \out_reg[1]_8 ,
    \out_reg[1]_9 ,
    \out_reg[1]_10 ,
    monwt_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \out_reg[1]_11 ,
    mstp_TRI,
    mrch_db,
    chan772,
    \chan77_reg[1] ,
    mpal_n_IBUF,
    Q,
    chan77,
    mtcal_n_IBUF,
    mrptal_n_IBUF,
    mwatch_n_IBUF,
    leds_OBUF,
    mctral_n_IBUF,
    mscafl_n_IBUF,
    mscdbl_n_IBUF);
  output \out_reg[1]_0 ;
  output [0:0]\out_reg[1]_1 ;
  output mdt1;
  output \out_reg[1]_2 ;
  output \out_reg[1]_3 ;
  output \out_reg[1]_4 ;
  output \out_reg[1]_5 ;
  output \out_reg[1]_6 ;
  output \out_reg[1]_7 ;
  output \out_reg[1]_8 ;
  output \out_reg[1]_9 ;
  output \out_reg[1]_10 ;
  input monwt_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input \out_reg[1]_11 ;
  input mstp_TRI;
  input mrch_db;
  input chan772;
  input \chan77_reg[1] ;
  input mpal_n_IBUF;
  input [0:0]Q;
  input [9:1]chan77;
  input mtcal_n_IBUF;
  input mrptal_n_IBUF;
  input mwatch_n_IBUF;
  input [0:0]leds_OBUF;
  input mctral_n_IBUF;
  input mscafl_n_IBUF;
  input mscdbl_n_IBUF;

  wire [0:0]Q;
  wire [9:1]chan77;
  wire chan772;
  wire \chan77_reg[1] ;
  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__0_n_0 ;
  wire \counter[1]_i_1__0_n_0 ;
  wire \counter[2]_i_1__0_n_0 ;
  wire \counter[3]_i_1__0_n_0 ;
  wire \counter[3]_i_2__0_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire [0:0]leds_OBUF;
  wire mctral_n_IBUF;
  wire mdt1;
  wire monwt_IBUF;
  wire mpal_n_IBUF;
  wire mrch_db;
  wire mrptal_n_IBUF;
  wire mscafl_n_IBUF;
  wire mscdbl_n_IBUF;
  wire mstp_TRI;
  wire mtcal_n_IBUF;
  wire mwatch_n_IBUF;
  wire \out[1]_i_1__0_n_0 ;
  wire \out[1]_i_2__0_n_0 ;
  wire \out_reg[1]_0 ;
  wire [0:0]\out_reg[1]_1 ;
  wire \out_reg[1]_10 ;
  wire \out_reg[1]_11 ;
  wire \out_reg[1]_2 ;
  wire \out_reg[1]_3 ;
  wire \out_reg[1]_4 ;
  wire \out_reg[1]_5 ;
  wire \out_reg[1]_6 ;
  wire \out_reg[1]_7 ;
  wire \out_reg[1]_8 ;
  wire \out_reg[1]_9 ;

  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[1]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mpal_n_IBUF),
        .I4(chan77[1]),
        .O(\out_reg[1]_10 ));
  LUT6 #(
    .INIT(64'h7F7F7F7F007F0000)) 
    \chan77[2]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mpal_n_IBUF),
        .I4(Q),
        .I5(chan77[2]),
        .O(\out_reg[1]_2 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[3]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mtcal_n_IBUF),
        .I4(chan77[3]),
        .O(\out_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[4]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mrptal_n_IBUF),
        .I4(chan77[4]),
        .O(\out_reg[1]_4 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[5]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mwatch_n_IBUF),
        .I4(chan77[5]),
        .O(\out_reg[1]_5 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[6]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(leds_OBUF),
        .I4(chan77[6]),
        .O(\out_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[7]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mctral_n_IBUF),
        .I4(chan77[7]),
        .O(\out_reg[1]_7 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[8]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mscafl_n_IBUF),
        .I4(chan77[8]),
        .O(\out_reg[1]_8 ));
  LUT5 #(
    .INIT(32'h7F7F007F)) 
    \chan77[9]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(\chan77_reg[1] ),
        .I2(chan772),
        .I3(mscdbl_n_IBUF),
        .I4(chan77[9]),
        .O(\out_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__0 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__0 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__0 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__0 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__0 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__0_n_0 ),
        .D(\counter[0]_i_1__0_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__0_n_0 ),
        .D(\counter[1]_i_1__0_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__0_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__0_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__0_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__0_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(monwt_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'h80)) 
    \mdt_OBUFT[9]_inst_i_3 
       (.I0(\out_reg[1]_0 ),
        .I1(mrch_db),
        .I2(chan772),
        .O(mdt1));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__0 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__0_n_0 ),
        .I2(\out_reg[1]_0 ),
        .O(\out[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__0 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_11 ),
        .D(\out[1]_i_1__0_n_0 ),
        .Q(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sq[15]_i_1 
       (.I0(\out_reg[1]_0 ),
        .I1(mstp_TRI),
        .O(\out_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_15
   (\out_reg[1]_0 ,
    \out_reg[1]_1 ,
    mwbg_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \val[16]_i_16 ,
    Q,
    \val[16]_i_16_0 );
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  input mwbg_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input [0:0]\val[16]_i_16 ;
  input [0:0]Q;
  input [0:0]\val[16]_i_16_0 ;

  wire [0:0]Q;
  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__13_n_0 ;
  wire \counter[1]_i_1__17_n_0 ;
  wire \counter[2]_i_1__17_n_0 ;
  wire \counter[3]_i_1__17_n_0 ;
  wire \counter[3]_i_2__17_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwbg_IBUF;
  wire \out[1]_i_1__13_n_0 ;
  wire \out[1]_i_2__13_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire [0:0]\val[16]_i_16 ;
  wire [0:0]\val[16]_i_16_0 ;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__13 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__17 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__17 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__17 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__17 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__17_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__17_n_0 ),
        .D(\counter[0]_i_1__13_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__17_n_0 ),
        .D(\counter[1]_i_1__17_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__17_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__17_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__17_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__17_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mwbg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__13 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__13_n_0 ),
        .I2(\out_reg[1]_0 ),
        .O(\out[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__13 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__13_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__13_n_0 ),
        .Q(\out_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \val[16]_i_22 
       (.I0(\out_reg[1]_0 ),
        .I1(\val[16]_i_16 ),
        .I2(Q),
        .I3(\val[16]_i_16_0 ),
        .O(\out_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_16
   (mwsg_db,
    mwsg_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_0 );
  output mwsg_db;
  input mwsg_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__14_n_0 ;
  wire \counter[1]_i_1__18_n_0 ;
  wire \counter[2]_i_1__18_n_0 ;
  wire \counter[3]_i_1__18_n_0 ;
  wire \counter[3]_i_2__18_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwsg_IBUF;
  wire mwsg_db;
  wire \out[1]_i_1__14_n_0 ;
  wire \out[1]_i_2__14_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__14 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__18 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__18 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__18 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__18 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__18_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__18_n_0 ),
        .D(\counter[0]_i_1__14_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__18_n_0 ),
        .D(\counter[1]_i_1__18_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__18_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__18_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__18_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__18_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(mwsg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__14 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__14_n_0 ),
        .I2(mwsg_db),
        .O(\out[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__14 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__14_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__14_n_0 ),
        .Q(mwsg_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_17
   (\out_reg[1]_0 ,
    \out_reg[1]_1 ,
    mwg_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    mrsc_db,
    mnhsbf_crs);
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  input mwg_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input mrsc_db;
  input mnhsbf_crs;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__15_n_0 ;
  wire \counter[1]_i_1__19_n_0 ;
  wire \counter[2]_i_1__19_n_0 ;
  wire \counter[3]_i_1__19_n_0 ;
  wire \counter[3]_i_2__19_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mnhsbf_crs;
  wire mrsc_db;
  wire mwg_IBUF;
  wire \out[1]_i_1__15_n_0 ;
  wire \out[1]_i_2__15_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__15 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__19 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__19 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__19 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__19 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__19_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__19_n_0 ),
        .D(\counter[0]_i_1__15_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__19_n_0 ),
        .D(\counter[1]_i_1__19_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__19_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__19_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__19_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__19_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mwg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mdt_OBUFT[16]_inst_i_6 
       (.I0(\out_reg[1]_0 ),
        .I1(mrsc_db),
        .I2(mnhsbf_crs),
        .O(\out_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__15 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__15_n_0 ),
        .I2(\out_reg[1]_0 ),
        .O(\out[1]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__15 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__15_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__15_n_0 ),
        .Q(\out_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_18
   (mwyg_db,
    mwyg_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_0 );
  output mwyg_db;
  input mwyg_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__16_n_0 ;
  wire \counter[1]_i_1__20_n_0 ;
  wire \counter[2]_i_1__20_n_0 ;
  wire \counter[3]_i_1__20_n_0 ;
  wire \counter[3]_i_2__20_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwyg_IBUF;
  wire mwyg_db;
  wire \out[1]_i_1__16_n_0 ;
  wire \out[1]_i_2__16_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__16 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__20 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__20 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__20 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__20 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__20_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__20_n_0 ),
        .D(\counter[0]_i_1__16_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__20_n_0 ),
        .D(\counter[1]_i_1__20_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__20_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__20_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__20_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__20_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(mwyg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__16 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__16_n_0 ),
        .I2(mwyg_db),
        .O(\out[1]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__16 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__16_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__16_n_0 ),
        .Q(mwyg_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_19
   (mrulog_db,
    \w_pulses_reg[9] ,
    mrulog_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \val[16]_i_9 ,
    mwag_db,
    \val[16]_i_9_0 );
  output mrulog_db;
  output \w_pulses_reg[9] ;
  input mrulog_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input [1:0]\val[16]_i_9 ;
  input mwag_db;
  input \val[16]_i_9_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__17_n_0 ;
  wire \counter[1]_i_1__21_n_0 ;
  wire \counter[2]_i_1__21_n_0 ;
  wire \counter[3]_i_1__21_n_0 ;
  wire \counter[3]_i_2__21_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mrulog_IBUF;
  wire mrulog_db;
  wire mwag_db;
  wire \out[1]_i_1__17_n_0 ;
  wire \out[1]_i_2__17_n_0 ;
  wire [1:0]\val[16]_i_9 ;
  wire \val[16]_i_9_0 ;
  wire \w_pulses_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__17 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__21 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__21 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__21 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__21 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__21_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__21_n_0 ),
        .D(\counter[0]_i_1__17_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__21_n_0 ),
        .D(\counter[1]_i_1__21_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__21_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__21_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__21_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__21_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mrulog_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__17 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__17_n_0 ),
        .I2(mrulog_db),
        .O(\out[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__17 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__17_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__17_n_0 ),
        .Q(mrulog_db));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \val[16]_i_16 
       (.I0(\val[16]_i_9 [1]),
        .I1(mrulog_db),
        .I2(\val[16]_i_9 [0]),
        .I3(mwag_db),
        .I4(\val[16]_i_9_0 ),
        .O(\w_pulses_reg[9] ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_20
   (\out_reg[1]_0 ,
    E,
    mrgg_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_1 ,
    mwg_db);
  output \out_reg[1]_0 ;
  output [0:0]E;
  input mrgg_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_1 ;
  input mwg_db;

  wire [0:0]E;
  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__18_n_0 ;
  wire \counter[1]_i_1__22_n_0 ;
  wire \counter[2]_i_1__22_n_0 ;
  wire \counter[3]_i_1__22_n_0 ;
  wire \counter[3]_i_2__22_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mrgg_IBUF;
  wire mwg_db;
  wire \out[1]_i_1__18_n_0 ;
  wire \out[1]_i_2__18_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__18 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__22 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__22 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__22 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__22 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__22_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__22_n_0 ),
        .D(\counter[0]_i_1__18_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__22_n_0 ),
        .D(\counter[1]_i_1__22_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__22_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__22_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__22_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__22_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(mrgg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__18 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__18_n_0 ),
        .I2(\out_reg[1]_0 ),
        .O(\out[1]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__18 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__18_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_1 ),
        .D(\out[1]_i_1__18_n_0 ),
        .Q(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[16]_i_1__6 
       (.I0(\out_reg[1]_0 ),
        .I1(mwg_db),
        .O(E));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_21
   (mrch_db,
    stop_cause1,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    mrchg,
    mrch_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \val_reg[15] ,
    \val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[15]_2 ,
    \val_reg[15]_3 ,
    \val_reg[15]_4 );
  output mrch_db;
  output stop_cause1;
  output [0:0]\out_reg[1]_0 ;
  output [0:0]\out_reg[1]_1 ;
  output mrchg;
  input mrch_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input \val_reg[15] ;
  input \val_reg[15]_0 ;
  input \val_reg[15]_1 ;
  input \val_reg[15]_2 ;
  input [1:0]\val_reg[15]_3 ;
  input \val_reg[15]_4 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__19_n_0 ;
  wire \counter[1]_i_1__23_n_0 ;
  wire \counter[2]_i_1__23_n_0 ;
  wire \counter[3]_i_1__23_n_0 ;
  wire \counter[3]_i_2__23_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mrch_IBUF;
  wire mrch_db;
  wire mrchg;
  wire \out[1]_i_1__19_n_0 ;
  wire \out[1]_i_2__19_n_0 ;
  wire [0:0]\out_reg[1]_0 ;
  wire [0:0]\out_reg[1]_1 ;
  wire stop_cause1;
  wire \val_reg[15] ;
  wire \val_reg[15]_0 ;
  wire \val_reg[15]_1 ;
  wire \val_reg[15]_2 ;
  wire [1:0]\val_reg[15]_3 ;
  wire \val_reg[15]_4 ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ch15_read_sr[0]_i_4 
       (.I0(mrch_db),
        .I1(\val_reg[15] ),
        .O(mrchg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__19 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__23 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__23 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__23 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__23 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__23_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__23_n_0 ),
        .D(\counter[0]_i_1__19_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__23_n_0 ),
        .D(\counter[1]_i_1__23_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__23_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__23_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__23_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__23_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mrch_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__19 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__19_n_0 ),
        .I2(mrch_db),
        .O(\out[1]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__19 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__19_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__19_n_0 ),
        .Q(mrch_db));
  LUT3 #(
    .INIT(8'hC8)) 
    \stop_cause[7]_i_3 
       (.I0(mrch_db),
        .I1(\val_reg[15] ),
        .I2(\val_reg[15]_0 ),
        .O(stop_cause1));
  LUT6 #(
    .INIT(64'h000000C800000000)) 
    \val[15]_i_1__19 
       (.I0(mrch_db),
        .I1(\val_reg[15] ),
        .I2(\val_reg[15]_0 ),
        .I3(\val_reg[15]_1 ),
        .I4(\val_reg[15]_4 ),
        .I5(\val_reg[15]_3 [0]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h000000C800000000)) 
    \val[15]_i_1__8 
       (.I0(mrch_db),
        .I1(\val_reg[15] ),
        .I2(\val_reg[15]_0 ),
        .I3(\val_reg[15]_1 ),
        .I4(\val_reg[15]_2 ),
        .I5(\val_reg[15]_3 [1]),
        .O(\out_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_22
   (\out_reg[1]_0 ,
    \out_reg[1]_1 ,
    mwch_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_2 ,
    \val_reg[1] ,
    mrch_db);
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  input mwch_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_2 ;
  input \val_reg[1] ;
  input mrch_db;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__20_n_0 ;
  wire \counter[1]_i_1__24_n_0 ;
  wire \counter[2]_i_1__24_n_0 ;
  wire \counter[3]_i_1__24_n_0 ;
  wire \counter[3]_i_2__24_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mrch_db;
  wire mwch_IBUF;
  wire \out[1]_i_1__20_n_0 ;
  wire \out[1]_i_2__20_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[1]_2 ;
  wire \val_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__20 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__24 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__24 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__24 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__24 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__24_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__24_n_0 ),
        .D(\counter[0]_i_1__20_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__24_n_0 ),
        .D(\counter[1]_i_1__24_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__24_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__24_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__24_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__24_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(mwch_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__20 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__20_n_0 ),
        .I2(\out_reg[1]_0 ),
        .O(\out[1]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__20 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__20_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_2 ),
        .D(\out[1]_i_1__20_n_0 ),
        .Q(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \val[15]_i_3 
       (.I0(\out_reg[1]_0 ),
        .I1(\val_reg[1] ),
        .I2(mrch_db),
        .O(\out_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_23
   (mnisq_db,
    mnisq_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \out_reg[1]_0 );
  output mnisq_db;
  input mnisq_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__21_n_0 ;
  wire \counter[1]_i_1__25_n_0 ;
  wire \counter[2]_i_1__25_n_0 ;
  wire \counter[3]_i_1__25_n_0 ;
  wire \counter[3]_i_2__25_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mnisq_IBUF;
  wire mnisq_db;
  wire \out[1]_i_1__21_n_0 ;
  wire \out[1]_i_2__21_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__21 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__25 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__25_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__25 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__25 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__25 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__25_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__25_n_0 ),
        .D(\counter[0]_i_1__21_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__25_n_0 ),
        .D(\counter[1]_i_1__25_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__25_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__25_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__25_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__25_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mnisq_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__21 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__21_n_0 ),
        .I2(mnisq_db),
        .O(\out[1]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__21 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__21_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__21_n_0 ),
        .Q(mnisq_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_24
   (msp_db,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    msp_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_2 ,
    \gp_reg[1] ,
    \wp_reg[1] ,
    wp,
    data12);
  output msp_db;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  input msp_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_2 ;
  input \gp_reg[1] ;
  input [0:0]\wp_reg[1] ;
  input [0:0]wp;
  input [0:0]data12;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__22_n_0 ;
  wire \counter[1]_i_1__26_n_0 ;
  wire \counter[2]_i_1__26_n_0 ;
  wire \counter[3]_i_1__26_n_0 ;
  wire \counter[3]_i_2__26_n_0 ;
  wire [3:0]counter_reg__0;
  wire [0:0]data12;
  wire \gp_reg[1] ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire msp_IBUF;
  wire msp_db;
  wire \out[1]_i_1__22_n_0 ;
  wire \out[1]_i_2__22_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[1]_2 ;
  wire [0:0]wp;
  wire [0:0]\wp_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__22 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__26 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__26 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__26 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__26_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__26 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__26_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__26_n_0 ),
        .D(\counter[0]_i_1__22_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__26_n_0 ),
        .D(\counter[1]_i_1__26_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__26_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__26_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__26_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__26_n_0 ),
        .Q(counter_reg__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gp[1]_i_1 
       (.I0(msp_db),
        .I1(\gp_reg[1] ),
        .I2(data12),
        .O(\out_reg[1]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(msp_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__22 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__22_n_0 ),
        .I2(msp_db),
        .O(\out[1]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__22 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__22_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_2 ),
        .D(\out[1]_i_1__22_n_0 ),
        .Q(msp_db));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \wp[1]_i_1 
       (.I0(msp_db),
        .I1(\gp_reg[1] ),
        .I2(\wp_reg[1] ),
        .I3(wp),
        .O(\out_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_25
   (\out_reg[1]_0 ,
    \out_reg[1]_1 ,
    dinb,
    mgp_n_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \wp_reg[0] ,
    \wp_reg[0]_0 ,
    wp,
    data12);
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output [0:0]dinb;
  input mgp_n_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input \wp_reg[0] ;
  input [0:0]\wp_reg[0]_0 ;
  input [0:0]wp;
  input [0:0]data12;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__23_n_0 ;
  wire \counter[1]_i_1__27_n_0 ;
  wire \counter[2]_i_1__27_n_0 ;
  wire \counter[3]_i_1__27_n_0 ;
  wire \counter[3]_i_2__27_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire [0:0]data12;
  wire [0:0]dinb;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mgp_n_IBUF;
  wire mgp_n_db;
  wire \out[1]_i_1__23_n_0 ;
  wire \out[1]_i_2__23_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire [0:0]wp;
  wire \wp_reg[0] ;
  wire [0:0]\wp_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    core_mem_i_15
       (.I0(mgp_n_db),
        .O(dinb));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__23 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__27 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__27_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__27 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__27 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__27 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__27_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__27_n_0 ),
        .D(\counter[0]_i_1__23_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__27_n_0 ),
        .D(\counter[1]_i_1__27_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__27_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__27_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__27_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__27_n_0 ),
        .Q(counter_reg__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gp[0]_i_1 
       (.I0(mgp_n_db),
        .I1(\wp_reg[0] ),
        .I2(data12),
        .O(\out_reg[1]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mgp_n_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__23 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__23_n_0 ),
        .I2(mgp_n_db),
        .O(\out[1]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__23 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__23_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__23_n_0 ),
        .Q(mgp_n_db));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \wp[0]_i_1 
       (.I0(mgp_n_db),
        .I1(\wp_reg[0] ),
        .I2(\wp_reg[0]_0 ),
        .I3(wp),
        .O(\out_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_26
   (mreqin_db,
    \out_reg[1]_0 ,
    mreqin_IBUF,
    clk_IBUF_BUFG,
    \in_sr2_reg[0]_0 ,
    \out_reg[1]_1 );
  output mreqin_db;
  output [0:0]\out_reg[1]_0 ;
  input mreqin_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr2_reg[0]_0 ;
  input \out_reg[1]_1 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__24_n_0 ;
  wire \counter[1]_i_1__28_n_0 ;
  wire \counter[2]_i_1__28_n_0 ;
  wire \counter[3]_i_1__28_n_0 ;
  wire \counter[3]_i_2__28_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg[0]_0 ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mreqin_IBUF;
  wire mreqin_db;
  wire \out[1]_i_1__24_n_0 ;
  wire \out[1]_i_2__24_n_0 ;
  wire [0:0]\out_reg[1]_0 ;
  wire \out_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__24 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__28 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__28_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__28 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__28 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__28 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__28_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__28_n_0 ),
        .D(\counter[0]_i_1__24_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__28_n_0 ),
        .D(\counter[1]_i_1__28_n_0 ),
        .PRE(\in_sr2_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__28_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[2]_i_1__28_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__28_n_0 ),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\counter[3]_i_2__28_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(mreqin_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr2_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \leds_OBUF[3]_inst_i_1 
       (.I0(mreqin_db),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__24 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__24_n_0 ),
        .I2(mreqin_db),
        .O(\out[1]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__24 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__24_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_1 ),
        .D(\out[1]_i_1__24_n_0 ),
        .Q(mreqin_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_27
   (mtcsa_n_db,
    mtcsa_n_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 );
  output mtcsa_n_db;
  input mtcsa_n_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__25_n_0 ;
  wire \counter[1]_i_1__29_n_0 ;
  wire \counter[2]_i_1__29_n_0 ;
  wire \counter[3]_i_1__29_n_0 ;
  wire \counter[3]_i_2__29_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mtcsa_n_IBUF;
  wire mtcsa_n_db;
  wire \out[1]_i_1__25_n_0 ;
  wire \out[1]_i_2__25_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__25 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__29 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__29_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__29 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__29 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__29 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__29_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__29_n_0 ),
        .D(\counter[0]_i_1__25_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__29_n_0 ),
        .D(\counter[1]_i_1__29_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__29_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__29_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__29_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__29_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mtcsa_n_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__25 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__25_n_0 ),
        .I2(mtcsa_n_db),
        .O(\out[1]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__25 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__25_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__25_n_0 ),
        .Q(mtcsa_n_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_28
   (miip_db,
    miip_IBUF,
    clk_IBUF_BUFG,
    \in_sr1_reg[0]_0 ,
    \out_reg[1]_0 );
  output miip_db;
  input miip_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__1_n_0 ;
  wire \counter[1]_i_1__3_n_0 ;
  wire \counter[2]_i_1__3_n_0 ;
  wire \counter[3]_i_1__3_n_0 ;
  wire \counter[3]_i_2__3_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg[0]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire miip_IBUF;
  wire miip_db;
  wire \out[1]_i_1__1_n_0 ;
  wire \out[1]_i_2__1_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__1 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__3 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__3 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__3 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__3 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__3_n_0 ),
        .D(\counter[0]_i_1__1_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__3_n_0 ),
        .D(\counter[1]_i_1__3_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__3_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[2]_i_1__3_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__3_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[3]_i_2__3_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(miip_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__1 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__1_n_0 ),
        .I2(miip_db),
        .O(\out[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__1 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__1_n_0 ),
        .Q(miip_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_29
   (minhl_db,
    minhl_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 );
  output minhl_db;
  input minhl_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__2_n_0 ;
  wire \counter[1]_i_1__4_n_0 ;
  wire \counter[2]_i_1__4_n_0 ;
  wire \counter[3]_i_1__4_n_0 ;
  wire \counter[3]_i_2__4_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire minhl_IBUF;
  wire minhl_db;
  wire \out[1]_i_1__2_n_0 ;
  wire \out[1]_i_2__2_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__2 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__4 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__4 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__4 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__4 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__4_n_0 ),
        .D(\counter[0]_i_1__2_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__4_n_0 ),
        .D(\counter[1]_i_1__4_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__4_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__4_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__4_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__4_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(minhl_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__2 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__2_n_0 ),
        .I2(minhl_db),
        .O(\out[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__2 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__2_n_0 ),
        .Q(minhl_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_30
   (minkl_db,
    minkl_IBUF,
    clk_IBUF_BUFG,
    \in_sr1_reg[0]_0 ,
    \out_reg[1]_0 );
  output minkl_db;
  input minkl_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__3_n_0 ;
  wire \counter[1]_i_1__5_n_0 ;
  wire \counter[2]_i_1__5_n_0 ;
  wire \counter[3]_i_1__5_n_0 ;
  wire \counter[3]_i_2__5_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg[0]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire minkl_IBUF;
  wire minkl_db;
  wire \out[1]_i_1__3_n_0 ;
  wire \out[1]_i_2__3_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__3 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__5 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__5 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__5 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__5 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__5_n_0 ),
        .D(\counter[0]_i_1__3_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__5_n_0 ),
        .D(\counter[1]_i_1__5_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__5_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[2]_i_1__5_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__5_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[3]_i_2__5_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(minkl_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__3 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__3_n_0 ),
        .I2(minkl_db),
        .O(\out[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__3 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__3_n_0 ),
        .Q(minkl_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_31
   (msqext_db,
    msqext_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \out_reg[1]_0 );
  output msqext_db;
  input msqext_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__4_n_0 ;
  wire \counter[1]_i_1__6_n_0 ;
  wire \counter[2]_i_1__6_n_0 ;
  wire \counter[3]_i_1__6_n_0 ;
  wire \counter[3]_i_2__6_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire msqext_IBUF;
  wire msqext_db;
  wire \out[1]_i_1__4_n_0 ;
  wire \out[1]_i_2__4_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__4 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__6 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__6 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__6 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__6 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__6_n_0 ),
        .D(\counter[0]_i_1__4_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__6_n_0 ),
        .D(\counter[1]_i_1__6_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__6_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__6_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__6_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__6_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(msqext_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__4 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__4_n_0 ),
        .I2(msqext_db),
        .O(\out[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__4 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__4_n_0 ),
        .Q(msqext_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_6
   (mrsc_db,
    mrsc_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 );
  output mrsc_db;
  input mrsc_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__5_n_0 ;
  wire \counter[1]_i_1__9_n_0 ;
  wire \counter[2]_i_1__9_n_0 ;
  wire \counter[3]_i_1__9_n_0 ;
  wire \counter[3]_i_2__9_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mrsc_IBUF;
  wire mrsc_db;
  wire \out[1]_i_1__5_n_0 ;
  wire \out[1]_i_2__5_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__5 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__9 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__9 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__9 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__9 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__9_n_0 ),
        .D(\counter[0]_i_1__5_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__9_n_0 ),
        .D(\counter[1]_i_1__9_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__9_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__9_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__9_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__9_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mrsc_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__5 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__5_n_0 ),
        .I2(mrsc_db),
        .O(\out[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__5 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__5_n_0 ),
        .Q(mrsc_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_7
   (mwag_db,
    mwag_IBUF,
    clk_IBUF_BUFG,
    \in_sr1_reg[0]_0 ,
    \out_reg[1]_0 );
  output mwag_db;
  input mwag_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[0]_0 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__6_n_0 ;
  wire \counter[1]_i_1__10_n_0 ;
  wire \counter[2]_i_1__10_n_0 ;
  wire \counter[3]_i_1__10_n_0 ;
  wire \counter[3]_i_2__10_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg[0]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwag_IBUF;
  wire mwag_db;
  wire \out[1]_i_1__6_n_0 ;
  wire \out[1]_i_2__6_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__6 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__10 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__10 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__10 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__10 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__10_n_0 ),
        .D(\counter[0]_i_1__6_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__10_n_0 ),
        .D(\counter[1]_i_1__10_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__10_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[2]_i_1__10_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__10_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[3]_i_2__10_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(mwag_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__6 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__6_n_0 ),
        .I2(mwag_db),
        .O(\out[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__6 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1__6_n_0 ),
        .Q(mwag_db));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_8
   (mwlg_db,
    \out_reg[1]_0 ,
    mwlg_IBUF,
    clk_IBUF_BUFG,
    \counter_reg[0]_0 ,
    \val[16]_i_9 ,
    Q,
    \val[16]_i_9_0 );
  output mwlg_db;
  output \out_reg[1]_0 ;
  input mwlg_IBUF;
  input clk_IBUF_BUFG;
  input \counter_reg[0]_0 ;
  input [0:0]\val[16]_i_9 ;
  input [0:0]Q;
  input [0:0]\val[16]_i_9_0 ;

  wire [0:0]Q;
  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__7_n_0 ;
  wire \counter[1]_i_1__11_n_0 ;
  wire \counter[2]_i_1__11_n_0 ;
  wire \counter[3]_i_1__11_n_0 ;
  wire \counter[3]_i_2__11_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwlg_IBUF;
  wire mwlg_db;
  wire \out[1]_i_1__7_n_0 ;
  wire \out[1]_i_2__7_n_0 ;
  wire \out_reg[1]_0 ;
  wire [0:0]\val[16]_i_9 ;
  wire [0:0]\val[16]_i_9_0 ;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__7 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__11 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__11 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__11 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__11 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__11_n_0 ),
        .D(\counter[0]_i_1__7_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__11_n_0 ),
        .D(\counter[1]_i_1__11_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__11_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__11_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__11_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__11_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(mwlg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__7 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__7_n_0 ),
        .I2(mwlg_db),
        .O(\out[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__7 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\counter_reg[0]_0 ),
        .D(\out[1]_i_1__7_n_0 ),
        .Q(mwlg_db));
  LUT4 #(
    .INIT(16'h4F44)) 
    \val[16]_i_15 
       (.I0(mwlg_db),
        .I1(\val[16]_i_9 ),
        .I2(Q),
        .I3(\val[16]_i_9_0 ),
        .O(\out_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_9
   (mwqg_db,
    \out_reg[1]_0 ,
    mwqg_IBUF,
    clk_IBUF_BUFG,
    \in_sr1_reg[0]_0 ,
    \out_reg[1]_1 ,
    \val[16]_i_8 ,
    mwyg_db);
  output mwqg_db;
  output \out_reg[1]_0 ;
  input mwqg_IBUF;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[0]_0 ;
  input \out_reg[1]_1 ;
  input [1:0]\val[16]_i_8 ;
  input mwyg_db;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__8_n_0 ;
  wire \counter[1]_i_1__12_n_0 ;
  wire \counter[2]_i_1__12_n_0 ;
  wire \counter[3]_i_1__12_n_0 ;
  wire \counter[3]_i_2__12_n_0 ;
  wire [3:0]counter_reg__0;
  wire \in_sr1_reg[0]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire mwqg_IBUF;
  wire mwqg_db;
  wire mwyg_db;
  wire \out[1]_i_1__8_n_0 ;
  wire \out[1]_i_2__8_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire [1:0]\val[16]_i_8 ;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \counter[0]_i_1__8 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hF66F)) 
    \counter[1]_i_1__12 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hA90000A9)) 
    \counter[2]_i_1__12 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(\in_sr2_reg_n_0_[0] ),
        .O(\counter[2]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \counter[3]_i_1__12 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\in_sr2_reg_n_0_[0] ),
        .I5(\in_sr1_reg_n_0_[0] ),
        .O(\counter[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA900000000AAA9)) 
    \counter[3]_i_2__12 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\in_sr1_reg_n_0_[0] ),
        .I5(\in_sr2_reg_n_0_[0] ),
        .O(\counter[3]_i_2__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__12_n_0 ),
        .D(\counter[0]_i_1__8_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__12_n_0 ),
        .D(\counter[1]_i_1__12_n_0 ),
        .PRE(\in_sr1_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__12_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[2]_i_1__12_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__12_n_0 ),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\counter[3]_i_2__12_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(mwqg_IBUF),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[0]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1__8 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[1]_i_2__8_n_0 ),
        .I2(mwqg_db),
        .O(\out[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \out[1]_i_2__8 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[1]_i_2__8_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_1 ),
        .D(\out[1]_i_1__8_n_0 ),
        .Q(mwqg_db));
  LUT4 #(
    .INIT(16'h4F44)) 
    \val[16]_i_13 
       (.I0(mwqg_db),
        .I1(\val[16]_i_8 [0]),
        .I2(mwyg_db),
        .I3(\val[16]_i_8 [1]),
        .O(\out_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce__parameterized0
   (rst_n,
    s_only_reg,
    Q,
    \w_mode_reg[0] ,
    \out_reg[4]_0 ,
    \out_reg[8]_0 ,
    \state_reg[1] ,
    \req_bb_reg[15] ,
    \state_reg[3] ,
    \out_reg[2]_0 ,
    \w_times_reg[1] ,
    \w_times_reg[1]_0 ,
    rst_n_IBUF,
    s_only,
    \val_reg[3] ,
    mwbbeg_db,
    mwebg_db,
    \val_reg[1] ,
    \br[2]_i_2_0 ,
    mwzg_db,
    \val[16]_i_10_0 ,
    \val[16]_i_3_0 ,
    \val[16]_i_3_1 ,
    \val[16]_i_3_2 ,
    \val[16]_i_3_3 ,
    mrch_db,
    \val[16]_i_14_0 ,
    \val[16]_i_10_1 ,
    \mdt_OBUFT[14]_inst_i_5 ,
    \mdt_OBUFT[14]_inst_i_5_0 ,
    \mdt_OBUFT[14]_inst_i_5_1 ,
    \mdt_OBUFT[15]_inst_i_2 ,
    mbr_db,
    i,
    D,
    clk_IBUF_BUFG,
    \in_sr1_reg[11]_0 ,
    \counter_reg[0]_0 );
  output rst_n;
  output s_only_reg;
  output [9:0]Q;
  output \w_mode_reg[0] ;
  output \out_reg[4]_0 ;
  output \out_reg[8]_0 ;
  output \state_reg[1] ;
  output \req_bb_reg[15] ;
  output \state_reg[3] ;
  output \out_reg[2]_0 ;
  output \w_times_reg[1] ;
  output \w_times_reg[1]_0 ;
  input rst_n_IBUF;
  input s_only;
  input \val_reg[3] ;
  input mwbbeg_db;
  input mwebg_db;
  input [2:0]\val_reg[1] ;
  input [11:0]\br[2]_i_2_0 ;
  input mwzg_db;
  input [2:0]\val[16]_i_10_0 ;
  input \val[16]_i_3_0 ;
  input \val[16]_i_3_1 ;
  input \val[16]_i_3_2 ;
  input \val[16]_i_3_3 ;
  input mrch_db;
  input \val[16]_i_14_0 ;
  input \val[16]_i_10_1 ;
  input \mdt_OBUFT[14]_inst_i_5 ;
  input [2:0]\mdt_OBUFT[14]_inst_i_5_0 ;
  input \mdt_OBUFT[14]_inst_i_5_1 ;
  input [0:0]\mdt_OBUFT[15]_inst_i_2 ;
  input [2:1]mbr_db;
  input [1:0]i;
  input [11:0]D;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[11]_0 ;
  input \counter_reg[0]_0 ;

  wire [11:0]D;
  wire [9:0]Q;
  wire [11:0]\br[2]_i_2_0 ;
  wire \br[2]_i_4_n_0 ;
  wire \br[2]_i_5_n_0 ;
  wire \br[2]_i_6_n_0 ;
  wire \br[2]_i_7_n_0 ;
  wire clk_IBUF_BUFG;
  wire counter1_carry_i_1_n_0;
  wire counter1_carry_i_2_n_0;
  wire counter1_carry_i_3_n_0;
  wire counter1_carry_i_4_n_0;
  wire counter1_carry_n_0;
  wire counter1_carry_n_1;
  wire counter1_carry_n_2;
  wire counter1_carry_n_3;
  wire \counter[0]_i_1__28_n_0 ;
  wire \counter[1]_i_1__1_n_0 ;
  wire \counter[2]_i_1__1_n_0 ;
  wire \counter[3]_i_1__1_n_0 ;
  wire \counter[3]_i_2__1_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire [1:0]i;
  wire \in_sr1_reg[11]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr1_reg_n_0_[10] ;
  wire \in_sr1_reg_n_0_[11] ;
  wire \in_sr1_reg_n_0_[1] ;
  wire \in_sr1_reg_n_0_[2] ;
  wire \in_sr1_reg_n_0_[3] ;
  wire \in_sr1_reg_n_0_[4] ;
  wire \in_sr1_reg_n_0_[5] ;
  wire \in_sr1_reg_n_0_[6] ;
  wire \in_sr1_reg_n_0_[7] ;
  wire \in_sr1_reg_n_0_[8] ;
  wire \in_sr1_reg_n_0_[9] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[10] ;
  wire \in_sr2_reg_n_0_[11] ;
  wire \in_sr2_reg_n_0_[1] ;
  wire \in_sr2_reg_n_0_[2] ;
  wire \in_sr2_reg_n_0_[3] ;
  wire \in_sr2_reg_n_0_[4] ;
  wire \in_sr2_reg_n_0_[5] ;
  wire \in_sr2_reg_n_0_[6] ;
  wire \in_sr2_reg_n_0_[7] ;
  wire \in_sr2_reg_n_0_[8] ;
  wire \in_sr2_reg_n_0_[9] ;
  wire [2:1]mbr_db;
  wire \mdt_OBUFT[14]_inst_i_5 ;
  wire [2:0]\mdt_OBUFT[14]_inst_i_5_0 ;
  wire \mdt_OBUFT[14]_inst_i_5_1 ;
  wire [0:0]\mdt_OBUFT[15]_inst_i_2 ;
  wire mrch_db;
  wire [6:4]mt_db;
  wire mwbbeg_db;
  wire mwebg_db;
  wire mwzg_db;
  wire \out[12]_i_1_n_0 ;
  wire \out_reg[2]_0 ;
  wire \out_reg[4]_0 ;
  wire \out_reg[8]_0 ;
  wire \req_bb_reg[15] ;
  wire rst_n;
  wire rst_n_IBUF;
  wire s_only;
  wire s_only_reg;
  wire \state_reg[1] ;
  wire \state_reg[3] ;
  wire [2:0]\val[16]_i_10_0 ;
  wire \val[16]_i_10_1 ;
  wire \val[16]_i_10_n_0 ;
  wire \val[16]_i_14_0 ;
  wire \val[16]_i_14_n_0 ;
  wire \val[16]_i_17_n_0 ;
  wire \val[16]_i_21_n_0 ;
  wire \val[16]_i_3_0 ;
  wire \val[16]_i_3_1 ;
  wire \val[16]_i_3_2 ;
  wire \val[16]_i_3_3 ;
  wire \val[16]_i_8_n_0 ;
  wire \val[16]_i_9_n_0 ;
  wire [2:0]\val_reg[1] ;
  wire \val_reg[3] ;
  wire \w_mode_reg[0] ;
  wire \w_times_reg[1] ;
  wire \w_times_reg[1]_0 ;
  wire [3:0]NLW_counter1_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFF0444FBBB0000)) 
    \br[1]_i_1 
       (.I0(\out_reg[8]_0 ),
        .I1(\out_reg[4]_0 ),
        .I2(\br[2]_i_2_0 [0]),
        .I3(Q[0]),
        .I4(mbr_db[1]),
        .I5(i[0]),
        .O(\w_times_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0444FBBB0000)) 
    \br[2]_i_1 
       (.I0(\out_reg[8]_0 ),
        .I1(\out_reg[4]_0 ),
        .I2(\br[2]_i_2_0 [0]),
        .I3(Q[0]),
        .I4(mbr_db[2]),
        .I5(i[1]),
        .O(\w_times_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \br[2]_i_2 
       (.I0(\br[2]_i_4_n_0 ),
        .I1(\br[2]_i_5_n_0 ),
        .I2(\br[2]_i_6_n_0 ),
        .I3(\br[2]_i_7_n_0 ),
        .O(\out_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \br[2]_i_3 
       (.I0(mt_db[4]),
        .I1(\br[2]_i_2_0 [3]),
        .I2(\br[2]_i_2_0 [1]),
        .I3(Q[1]),
        .I4(\br[2]_i_2_0 [2]),
        .I5(Q[2]),
        .O(\out_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \br[2]_i_4 
       (.I0(Q[5]),
        .I1(\br[2]_i_2_0 [7]),
        .I2(Q[4]),
        .I3(\br[2]_i_2_0 [6]),
        .O(\br[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \br[2]_i_5 
       (.I0(mt_db[6]),
        .I1(\br[2]_i_2_0 [5]),
        .I2(Q[3]),
        .I3(\br[2]_i_2_0 [4]),
        .O(\br[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \br[2]_i_6 
       (.I0(Q[8]),
        .I1(\br[2]_i_2_0 [10]),
        .I2(\br[2]_i_2_0 [11]),
        .I3(Q[9]),
        .O(\br[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \br[2]_i_7 
       (.I0(Q[6]),
        .I1(\br[2]_i_2_0 [8]),
        .I2(Q[7]),
        .I3(\br[2]_i_2_0 [9]),
        .O(\br[2]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \chan77[9]_i_2 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  CARRY4 counter1_carry
       (.CI(1'b0),
        .CO({counter1_carry_n_0,counter1_carry_n_1,counter1_carry_n_2,counter1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_counter1_carry_O_UNCONNECTED[3:0]),
        .S({counter1_carry_i_1_n_0,counter1_carry_i_2_n_0,counter1_carry_i_3_n_0,counter1_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_1
       (.I0(\in_sr1_reg_n_0_[9] ),
        .I1(\in_sr2_reg_n_0_[9] ),
        .I2(\in_sr2_reg_n_0_[11] ),
        .I3(\in_sr1_reg_n_0_[11] ),
        .I4(\in_sr2_reg_n_0_[10] ),
        .I5(\in_sr1_reg_n_0_[10] ),
        .O(counter1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_2
       (.I0(\in_sr1_reg_n_0_[6] ),
        .I1(\in_sr2_reg_n_0_[6] ),
        .I2(\in_sr2_reg_n_0_[8] ),
        .I3(\in_sr1_reg_n_0_[8] ),
        .I4(\in_sr2_reg_n_0_[7] ),
        .I5(\in_sr1_reg_n_0_[7] ),
        .O(counter1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_3
       (.I0(\in_sr1_reg_n_0_[3] ),
        .I1(\in_sr2_reg_n_0_[3] ),
        .I2(\in_sr2_reg_n_0_[5] ),
        .I3(\in_sr1_reg_n_0_[5] ),
        .I4(\in_sr2_reg_n_0_[4] ),
        .I5(\in_sr1_reg_n_0_[4] ),
        .O(counter1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_4
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(\in_sr2_reg_n_0_[2] ),
        .I3(\in_sr1_reg_n_0_[2] ),
        .I4(\in_sr2_reg_n_0_[1] ),
        .I5(\in_sr1_reg_n_0_[1] ),
        .O(counter1_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \counter[0]_i_1__28 
       (.I0(counter1_carry_n_0),
        .I1(counter_reg__0[0]),
        .O(\counter[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \counter[1]_i_1__1 
       (.I0(counter1_carry_n_0),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .O(\counter[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00A9)) 
    \counter[2]_i_1__1 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(counter1_carry_n_0),
        .O(\counter[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[3]_i_1__1 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(counter1_carry_n_0),
        .O(\counter[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \counter[3]_i_2__1 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(counter1_carry_n_0),
        .O(\counter[3]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__1_n_0 ),
        .D(\counter[0]_i_1__28_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__1_n_0 ),
        .D(\counter[1]_i_1__1_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__1_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__1_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__1_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__1_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[0]),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[10]),
        .Q(\in_sr1_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[11]),
        .Q(\in_sr1_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[1]),
        .Q(\in_sr1_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[2]),
        .Q(\in_sr1_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[3]),
        .Q(\in_sr1_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[4]),
        .Q(\in_sr1_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[5]),
        .Q(\in_sr1_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[6]),
        .Q(\in_sr1_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[7]),
        .Q(\in_sr1_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[8]),
        .Q(\in_sr1_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(D[9]),
        .Q(\in_sr1_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[10] ),
        .Q(\in_sr2_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[11] ),
        .Q(\in_sr2_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[1] ),
        .Q(\in_sr2_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[2] ),
        .Q(\in_sr2_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[3] ),
        .Q(\in_sr2_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[4] ),
        .Q(\in_sr2_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[5] ),
        .Q(\in_sr2_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[6] ),
        .Q(\in_sr2_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[7] ),
        .Q(\in_sr2_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[8] ),
        .Q(\in_sr2_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[11]_0 ),
        .D(\in_sr1_reg_n_0_[9] ),
        .Q(\in_sr2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mdt_OBUFT[16]_inst_i_12 
       (.I0(\mdt_OBUFT[14]_inst_i_5_1 ),
        .I1(\mdt_OBUFT[14]_inst_i_5_0 [2]),
        .I2(\mdt_OBUFT[14]_inst_i_5_0 [1]),
        .I3(\mdt_OBUFT[14]_inst_i_5_0 [0]),
        .I4(Q[5]),
        .I5(mt_db[4]),
        .O(\state_reg[3] ));
  LUT6 #(
    .INIT(64'hA2A2A28080808080)) 
    \mdt_OBUFT[16]_inst_i_4 
       (.I0(\mdt_OBUFT[14]_inst_i_5 ),
        .I1(\mdt_OBUFT[14]_inst_i_5_0 [0]),
        .I2(Q[4]),
        .I3(mt_db[4]),
        .I4(Q[6]),
        .I5(\mdt_OBUFT[14]_inst_i_5_1 ),
        .O(\state_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mdt_OBUFT[16]_inst_i_5 
       (.I0(\state_reg[3] ),
        .I1(\mdt_OBUFT[15]_inst_i_2 ),
        .O(\req_bb_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mdt_OBUFT[5]_inst_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\out_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \out[12]_i_1 
       (.I0(counter1_carry_n_0),
        .I1(counter_reg__0[3]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[2]),
        .O(\out[12]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[9] ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[10] ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[11] ),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[3] ),
        .Q(mt_db[4]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[4] ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[5] ),
        .Q(mt_db[6]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[6] ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[7] ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[12]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[8] ),
        .Q(Q[6]));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \val[16]_i_10 
       (.I0(\val[16]_i_17_n_0 ),
        .I1(\br[2]_i_2_0 [7]),
        .I2(Q[5]),
        .I3(mwzg_db),
        .I4(\val[16]_i_10_0 [0]),
        .I5(\val[16]_i_3_0 ),
        .O(\val[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \val[16]_i_14 
       (.I0(\val[16]_i_21_n_0 ),
        .I1(\br[2]_i_2_0 [8]),
        .I2(Q[6]),
        .I3(\br[2]_i_2_0 [9]),
        .I4(Q[7]),
        .O(\val[16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \val[16]_i_17 
       (.I0(mt_db[4]),
        .I1(\br[2]_i_2_0 [3]),
        .I2(\val[16]_i_10_1 ),
        .I3(\val[16]_i_14_0 ),
        .I4(\val[16]_i_10_0 [2]),
        .O(\val[16]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \val[16]_i_21 
       (.I0(Q[8]),
        .I1(\br[2]_i_2_0 [10]),
        .I2(mrch_db),
        .I3(\val[16]_i_14_0 ),
        .I4(\val[16]_i_10_0 [1]),
        .O(\val[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h10101010101010FF)) 
    \val[16]_i_3 
       (.I0(\val[16]_i_8_n_0 ),
        .I1(\val[16]_i_9_n_0 ),
        .I2(\val[16]_i_10_n_0 ),
        .I3(\val_reg[1] [0]),
        .I4(\val_reg[1] [1]),
        .I5(\val_reg[1] [2]),
        .O(\w_mode_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \val[16]_i_8 
       (.I0(\val[16]_i_3_3 ),
        .I1(Q[9]),
        .I2(\br[2]_i_2_0 [11]),
        .I3(Q[0]),
        .I4(\br[2]_i_2_0 [0]),
        .I5(\val[16]_i_14_n_0 ),
        .O(\val[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \val[16]_i_9 
       (.I0(\val[16]_i_3_1 ),
        .I1(mt_db[6]),
        .I2(\br[2]_i_2_0 [5]),
        .I3(Q[3]),
        .I4(\br[2]_i_2_0 [4]),
        .I5(\val[16]_i_3_2 ),
        .O(\val[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \val[3]_i_3 
       (.I0(s_only),
        .I1(\val_reg[3] ),
        .I2(Q[7]),
        .I3(mwbbeg_db),
        .I4(mwebg_db),
        .O(s_only_reg));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce__parameterized1
   (rst_n,
    \out_reg[6]_0 ,
    Q,
    \out_reg[16]_0 ,
    \out_reg[5]_0 ,
    \out_reg[14]_0 ,
    \out_reg[12]_0 ,
    \out_reg[13]_0 ,
    \out_reg[11]_0 ,
    \out_reg[12]_1 ,
    \out_reg[2]_0 ,
    \out_reg[11]_1 ,
    \out_reg[3]_0 ,
    \out_reg[10]_0 ,
    \out_reg[2]_1 ,
    \out_reg[7]_0 ,
    mgojam,
    \out_reg[3]_1 ,
    \out_reg[2]_2 ,
    \out_reg[1]_0 ,
    rst_n_IBUF,
    \val_reg[8] ,
    mgojam_IBUF,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    state,
    mwbg_db,
    \FSM_sequential_state[2]_i_3_0 ,
    \FSM_sequential_state[2]_i_7_0 ,
    miip_db,
    ct,
    mwebg_db,
    \val_reg[3] ,
    eb,
    \in_sr1_reg[15]_0 ,
    clk_IBUF_BUFG);
  output rst_n;
  output \out_reg[6]_0 ;
  output [15:0]Q;
  output \out_reg[16]_0 ;
  output \out_reg[5]_0 ;
  output \out_reg[14]_0 ;
  output \out_reg[12]_0 ;
  output \out_reg[13]_0 ;
  output \out_reg[11]_0 ;
  output \out_reg[12]_1 ;
  output \out_reg[2]_0 ;
  output \out_reg[11]_1 ;
  output \out_reg[3]_0 ;
  output \out_reg[10]_0 ;
  output \out_reg[2]_1 ;
  output \out_reg[7]_0 ;
  output mgojam;
  output \out_reg[3]_1 ;
  output \out_reg[2]_2 ;
  output \out_reg[1]_0 ;
  input rst_n_IBUF;
  input [1:0]\val_reg[8] ;
  input mgojam_IBUF;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [1:0]state;
  input mwbg_db;
  input \FSM_sequential_state[2]_i_3_0 ;
  input [0:0]\FSM_sequential_state[2]_i_7_0 ;
  input miip_db;
  input ct;
  input mwebg_db;
  input \val_reg[3] ;
  input [11:9]eb;
  input [15:0]\in_sr1_reg[15]_0 ;
  input clk_IBUF_BUFG;

  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_11_n_0 ;
  wire \FSM_sequential_state[2]_i_3_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire [0:0]\FSM_sequential_state[2]_i_7_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [15:0]Q;
  wire clk_IBUF_BUFG;
  wire counter1_carry__0_i_1_n_0;
  wire counter1_carry__0_i_2_n_0;
  wire counter1_carry__0_n_2;
  wire counter1_carry__0_n_3;
  wire counter1_carry_i_1__0_n_0;
  wire counter1_carry_i_2__0_n_0;
  wire counter1_carry_i_3__0_n_0;
  wire counter1_carry_i_4__0_n_0;
  wire counter1_carry_n_0;
  wire counter1_carry_n_1;
  wire counter1_carry_n_2;
  wire counter1_carry_n_3;
  wire \counter[0]_i_1__29_n_0 ;
  wire \counter[1]_i_1__2_n_0 ;
  wire \counter[2]_i_1__2_n_0 ;
  wire \counter[3]_i_1__2_n_0 ;
  wire \counter[3]_i_2__2_n_0 ;
  wire [3:0]counter_reg__0;
  wire ct;
  wire [11:9]eb;
  wire [15:0]\in_sr1_reg[15]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr1_reg_n_0_[10] ;
  wire \in_sr1_reg_n_0_[11] ;
  wire \in_sr1_reg_n_0_[12] ;
  wire \in_sr1_reg_n_0_[13] ;
  wire \in_sr1_reg_n_0_[14] ;
  wire \in_sr1_reg_n_0_[15] ;
  wire \in_sr1_reg_n_0_[1] ;
  wire \in_sr1_reg_n_0_[2] ;
  wire \in_sr1_reg_n_0_[3] ;
  wire \in_sr1_reg_n_0_[4] ;
  wire \in_sr1_reg_n_0_[5] ;
  wire \in_sr1_reg_n_0_[6] ;
  wire \in_sr1_reg_n_0_[7] ;
  wire \in_sr1_reg_n_0_[8] ;
  wire \in_sr1_reg_n_0_[9] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[10] ;
  wire \in_sr2_reg_n_0_[11] ;
  wire \in_sr2_reg_n_0_[12] ;
  wire \in_sr2_reg_n_0_[13] ;
  wire \in_sr2_reg_n_0_[14] ;
  wire \in_sr2_reg_n_0_[15] ;
  wire \in_sr2_reg_n_0_[1] ;
  wire \in_sr2_reg_n_0_[2] ;
  wire \in_sr2_reg_n_0_[3] ;
  wire \in_sr2_reg_n_0_[4] ;
  wire \in_sr2_reg_n_0_[5] ;
  wire \in_sr2_reg_n_0_[6] ;
  wire \in_sr2_reg_n_0_[7] ;
  wire \in_sr2_reg_n_0_[8] ;
  wire \in_sr2_reg_n_0_[9] ;
  wire mgojam;
  wire mgojam_IBUF;
  wire miip_db;
  wire mwbg_db;
  wire mwebg_db;
  wire \out[16]_i_1_n_0 ;
  wire \out_reg[10]_0 ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12]_0 ;
  wire \out_reg[12]_1 ;
  wire \out_reg[13]_0 ;
  wire \out_reg[14]_0 ;
  wire \out_reg[16]_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[2]_0 ;
  wire \out_reg[2]_1 ;
  wire \out_reg[2]_2 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[5]_0 ;
  wire \out_reg[6]_0 ;
  wire \out_reg[7]_0 ;
  wire rst_n;
  wire rst_n_IBUF;
  wire [1:0]state;
  wire \val_reg[3] ;
  wire [1:0]\val_reg[8] ;
  wire [3:0]NLW_counter1_carry_O_UNCONNECTED;
  wire [3:2]NLW_counter1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_counter1_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[15]),
        .I3(Q[13]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_state[2]_i_11 
       (.I0(Q[12]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(\FSM_sequential_state[2]_i_7_0 ),
        .O(\FSM_sequential_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABAAAA)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(mgojam_IBUF),
        .I1(\FSM_sequential_state_reg[0] ),
        .I2(\FSM_sequential_state[2]_i_6_n_0 ),
        .I3(\FSM_sequential_state[2]_i_7_n_0 ),
        .I4(\FSM_sequential_state[2]_i_8_n_0 ),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(mgojam));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(Q[4]),
        .I1(miip_db),
        .I2(Q[10]),
        .I3(Q[6]),
        .I4(\FSM_sequential_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(\FSM_sequential_state[2]_i_3_0 ),
        .I1(Q[0]),
        .I2(Q[8]),
        .I3(Q[11]),
        .I4(\FSM_sequential_state[2]_i_11_n_0 ),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(mwbg_db),
        .I3(Q[2]),
        .I4(Q[7]),
        .I5(Q[14]),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  CARRY4 counter1_carry
       (.CI(1'b0),
        .CO({counter1_carry_n_0,counter1_carry_n_1,counter1_carry_n_2,counter1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_counter1_carry_O_UNCONNECTED[3:0]),
        .S({counter1_carry_i_1__0_n_0,counter1_carry_i_2__0_n_0,counter1_carry_i_3__0_n_0,counter1_carry_i_4__0_n_0}));
  CARRY4 counter1_carry__0
       (.CI(counter1_carry_n_0),
        .CO({NLW_counter1_carry__0_CO_UNCONNECTED[3:2],counter1_carry__0_n_2,counter1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_counter1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,counter1_carry__0_i_1_n_0,counter1_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    counter1_carry__0_i_1
       (.I0(\in_sr2_reg_n_0_[15] ),
        .I1(\in_sr1_reg_n_0_[15] ),
        .O(counter1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry__0_i_2
       (.I0(\in_sr1_reg_n_0_[12] ),
        .I1(\in_sr2_reg_n_0_[12] ),
        .I2(\in_sr2_reg_n_0_[14] ),
        .I3(\in_sr1_reg_n_0_[14] ),
        .I4(\in_sr2_reg_n_0_[13] ),
        .I5(\in_sr1_reg_n_0_[13] ),
        .O(counter1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_1__0
       (.I0(\in_sr1_reg_n_0_[9] ),
        .I1(\in_sr2_reg_n_0_[9] ),
        .I2(\in_sr2_reg_n_0_[11] ),
        .I3(\in_sr1_reg_n_0_[11] ),
        .I4(\in_sr2_reg_n_0_[10] ),
        .I5(\in_sr1_reg_n_0_[10] ),
        .O(counter1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_2__0
       (.I0(\in_sr1_reg_n_0_[6] ),
        .I1(\in_sr2_reg_n_0_[6] ),
        .I2(\in_sr2_reg_n_0_[8] ),
        .I3(\in_sr1_reg_n_0_[8] ),
        .I4(\in_sr2_reg_n_0_[7] ),
        .I5(\in_sr1_reg_n_0_[7] ),
        .O(counter1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_3__0
       (.I0(\in_sr1_reg_n_0_[3] ),
        .I1(\in_sr2_reg_n_0_[3] ),
        .I2(\in_sr2_reg_n_0_[5] ),
        .I3(\in_sr1_reg_n_0_[5] ),
        .I4(\in_sr2_reg_n_0_[4] ),
        .I5(\in_sr1_reg_n_0_[4] ),
        .O(counter1_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    counter1_carry_i_4__0
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(\in_sr2_reg_n_0_[2] ),
        .I3(\in_sr1_reg_n_0_[2] ),
        .I4(\in_sr2_reg_n_0_[1] ),
        .I5(\in_sr1_reg_n_0_[1] ),
        .O(counter1_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \counter[0]_i_1__29 
       (.I0(counter1_carry__0_n_2),
        .I1(counter_reg__0[0]),
        .O(\counter[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \counter[1]_i_1__2 
       (.I0(counter1_carry__0_n_2),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .O(\counter[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00A9)) 
    \counter[2]_i_1__2 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(counter1_carry__0_n_2),
        .O(\counter[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[3]_i_1__2 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(counter1_carry__0_n_2),
        .O(\counter[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \counter[3]_i_2__2 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(counter1_carry__0_n_2),
        .O(\counter[3]_i_2__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__2_n_0 ),
        .D(\counter[0]_i_1__29_n_0 ),
        .PRE(rst_n),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__2_n_0 ),
        .D(\counter[1]_i_1__2_n_0 ),
        .PRE(rst_n),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__2_n_0 ),
        .CLR(rst_n),
        .D(\counter[2]_i_1__2_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__2_n_0 ),
        .CLR(rst_n),
        .D(\counter[3]_i_2__2_n_0 ),
        .Q(counter_reg__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \in_sr1[0]_i_1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [0]),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [10]),
        .Q(\in_sr1_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [11]),
        .Q(\in_sr1_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [12]),
        .Q(\in_sr1_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [13]),
        .Q(\in_sr1_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [14]),
        .Q(\in_sr1_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [15]),
        .Q(\in_sr1_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [1]),
        .Q(\in_sr1_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [2]),
        .Q(\in_sr1_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [3]),
        .Q(\in_sr1_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [4]),
        .Q(\in_sr1_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [5]),
        .Q(\in_sr1_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [6]),
        .Q(\in_sr1_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [7]),
        .Q(\in_sr1_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [8]),
        .Q(\in_sr1_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg[15]_0 [9]),
        .Q(\in_sr1_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[10] ),
        .Q(\in_sr2_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[11] ),
        .Q(\in_sr2_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[12] ),
        .Q(\in_sr2_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[13] ),
        .Q(\in_sr2_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[14] ),
        .Q(\in_sr2_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[15] ),
        .Q(\in_sr2_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[1] ),
        .Q(\in_sr2_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[2] ),
        .Q(\in_sr2_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[3] ),
        .Q(\in_sr2_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[4] ),
        .Q(\in_sr2_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[5] ),
        .Q(\in_sr2_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[6] ),
        .Q(\in_sr2_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[7] ),
        .Q(\in_sr2_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[8] ),
        .Q(\in_sr2_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\in_sr1_reg_n_0_[9] ),
        .Q(\in_sr2_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \out[16]_i_1 
       (.I0(counter1_carry__0_n_2),
        .I1(counter_reg__0[3]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[2]),
        .O(\out[16]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[9] ),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[10] ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[11] ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[12] ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[13] ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[14] ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[15] ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[3] ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[4] ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[5] ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[6] ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[7] ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[16]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\in_sr2_reg_n_0_[8] ),
        .Q(Q[8]));
  LUT6 #(
    .INIT(64'hFD5DFFFFFC0C0000)) 
    \reg_eb/val[1]_i_1 
       (.I0(ct),
        .I1(Q[0]),
        .I2(mwebg_db),
        .I3(Q[8]),
        .I4(\val_reg[3] ),
        .I5(eb[9]),
        .O(\out_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFD5DFFFFFC0C0000)) 
    \reg_eb/val[2]_i_1 
       (.I0(ct),
        .I1(Q[1]),
        .I2(mwebg_db),
        .I3(Q[9]),
        .I4(\val_reg[3] ),
        .I5(eb[10]),
        .O(\out_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFD5DFFFFFC0C0000)) 
    \reg_eb/val[3]_i_1 
       (.I0(ct),
        .I1(Q[2]),
        .I2(mwebg_db),
        .I3(Q[10]),
        .I4(\val_reg[3] ),
        .I5(eb[11]),
        .O(\out_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF535)) 
    \val[10]_i_2 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\val_reg[8] [1]),
        .I3(\val_reg[8] [0]),
        .O(\out_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF535)) 
    \val[11]_i_2 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(\val_reg[8] [1]),
        .I3(\val_reg[8] [0]),
        .O(\out_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF535)) 
    \val[12]_i_2__0 
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(\val_reg[8] [1]),
        .I3(\val_reg[8] [0]),
        .O(\out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF535)) 
    \val[13]_i_2 
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(\val_reg[8] [1]),
        .I3(\val_reg[8] [0]),
        .O(\out_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF535)) 
    \val[14]_i_2 
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(\val_reg[8] [1]),
        .I3(\val_reg[8] [0]),
        .O(\out_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h30553F55)) 
    \val[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(\val_reg[8] [0]),
        .I3(\val_reg[8] [1]),
        .I4(Q[15]),
        .O(\out_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h30553F55)) 
    \val[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[8]),
        .I2(\val_reg[8] [0]),
        .I3(\val_reg[8] [1]),
        .I4(Q[0]),
        .O(\out_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h10D01FDF)) 
    \val[3]_i_2__1 
       (.I0(Q[1]),
        .I1(\val_reg[8] [0]),
        .I2(\val_reg[8] [1]),
        .I3(Q[9]),
        .I4(Q[3]),
        .O(\out_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h535303F3)) 
    \val[4]_i_2 
       (.I0(Q[10]),
        .I1(Q[4]),
        .I2(\val_reg[8] [1]),
        .I3(Q[2]),
        .I4(\val_reg[8] [0]),
        .O(\out_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h535303F3)) 
    \val[5]_i_2__0 
       (.I0(Q[11]),
        .I1(Q[5]),
        .I2(\val_reg[8] [1]),
        .I3(Q[3]),
        .I4(\val_reg[8] [0]),
        .O(\out_reg[12]_0 ));
  LUT5 #(
    .INIT(32'h10D01FDF)) 
    \val[6]_i_2 
       (.I0(Q[4]),
        .I1(\val_reg[8] [0]),
        .I2(\val_reg[8] [1]),
        .I3(Q[12]),
        .I4(Q[6]),
        .O(\out_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h10D01FDF)) 
    \val[7]_i_2 
       (.I0(Q[5]),
        .I1(\val_reg[8] [0]),
        .I2(\val_reg[8] [1]),
        .I3(Q[13]),
        .I4(Q[7]),
        .O(\out_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hD0DF)) 
    \val[8]_i_2 
       (.I0(Q[6]),
        .I1(\val_reg[8] [0]),
        .I2(\val_reg[8] [1]),
        .I3(Q[8]),
        .O(\out_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF535)) 
    \val[9]_i_2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\val_reg[8] [1]),
        .I3(\val_reg[8] [0]),
        .O(\out_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce__parameterized2
   (dv137642,
    \out_reg[6]_0 ,
    \out_reg[1]_0 ,
    \in_sr1_reg[5]_0 ,
    clk_IBUF_BUFG,
    \in_sr1_reg[5]_1 ,
    \out_reg[1]_1 ,
    \counter_reg[0]_0 );
  output dv137642;
  output [5:0]\out_reg[6]_0 ;
  output \out_reg[1]_0 ;
  input [5:0]\in_sr1_reg[5]_0 ;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[5]_1 ;
  input \out_reg[1]_1 ;
  input \counter_reg[0]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__30_n_0 ;
  wire \counter[1]_i_1__30_n_0 ;
  wire \counter[2]_i_1__30_n_0 ;
  wire \counter[3]_i_1__30_n_0 ;
  wire \counter[3]_i_2__30_n_0 ;
  wire \counter_reg[0]_0 ;
  wire [3:0]counter_reg__0;
  wire dv137642;
  wire [5:0]\in_sr1_reg[5]_0 ;
  wire \in_sr1_reg[5]_1 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr1_reg_n_0_[1] ;
  wire \in_sr1_reg_n_0_[2] ;
  wire \in_sr1_reg_n_0_[3] ;
  wire \in_sr1_reg_n_0_[4] ;
  wire \in_sr1_reg_n_0_[5] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[1] ;
  wire \in_sr2_reg_n_0_[2] ;
  wire \in_sr2_reg_n_0_[3] ;
  wire \in_sr2_reg_n_0_[4] ;
  wire \in_sr2_reg_n_0_[5] ;
  wire \out[6]_i_1_n_0 ;
  wire \out[6]_i_2_n_0 ;
  wire \out[6]_i_3_n_0 ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire [5:0]\out_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \counter[0]_i_1__30 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .I2(counter_reg__0[0]),
        .O(\counter[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFEEF)) 
    \counter[1]_i_1__30 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .I2(counter_reg__0[1]),
        .I3(counter_reg__0[0]),
        .O(\counter[1]_i_1__30_n_0 ));
  LUT5 #(
    .INIT(32'h10101001)) 
    \counter[2]_i_1__30 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .I2(counter_reg__0[2]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .O(\counter[2]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter[3]_i_1__30 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\counter[3]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010101001)) 
    \counter[3]_i_2__30 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[0]),
        .I5(counter_reg__0[2]),
        .O(\counter[3]_i_2__30_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__30_n_0 ),
        .D(\counter[0]_i_1__30_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__30_n_0 ),
        .D(\counter[1]_i_1__30_n_0 ),
        .PRE(\counter_reg[0]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__30_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[2]_i_1__30_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__30_n_0 ),
        .CLR(\counter_reg[0]_0 ),
        .D(\counter[3]_i_2__30_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg[5]_0 [0]),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg[5]_0 [1]),
        .Q(\in_sr1_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg[5]_0 [2]),
        .Q(\in_sr1_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg[5]_0 [3]),
        .Q(\in_sr1_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg[5]_0 [4]),
        .Q(\in_sr1_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg[5]_0 [5]),
        .Q(\in_sr1_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg_n_0_[1] ),
        .Q(\in_sr2_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg_n_0_[2] ),
        .Q(\in_sr2_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg_n_0_[3] ),
        .Q(\in_sr2_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg_n_0_[4] ),
        .Q(\in_sr2_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[5]_1 ),
        .D(\in_sr1_reg_n_0_[5] ),
        .Q(\in_sr2_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \out[6]_i_1 
       (.I0(\out[6]_i_2_n_0 ),
        .I1(\out[6]_i_3_n_0 ),
        .I2(counter_reg__0[3]),
        .I3(counter_reg__0[0]),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[2]),
        .O(\out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \out[6]_i_2 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(\in_sr2_reg_n_0_[2] ),
        .I3(\in_sr1_reg_n_0_[2] ),
        .I4(\in_sr2_reg_n_0_[1] ),
        .I5(\in_sr1_reg_n_0_[1] ),
        .O(\out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \out[6]_i_3 
       (.I0(\in_sr1_reg_n_0_[3] ),
        .I1(\in_sr2_reg_n_0_[3] ),
        .I2(\in_sr2_reg_n_0_[5] ),
        .I3(\in_sr1_reg_n_0_[5] ),
        .I4(\in_sr2_reg_n_0_[4] ),
        .I5(\in_sr1_reg_n_0_[4] ),
        .O(\out[6]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[6]_i_1_n_0 ),
        .CLR(\out_reg[1]_1 ),
        .D(\in_sr2_reg_n_0_[0] ),
        .Q(\out_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[6]_i_1_n_0 ),
        .CLR(\out_reg[1]_1 ),
        .D(\in_sr2_reg_n_0_[1] ),
        .Q(\out_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[6]_i_1_n_0 ),
        .CLR(\out_reg[1]_1 ),
        .D(\in_sr2_reg_n_0_[2] ),
        .Q(\out_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[6]_i_1_n_0 ),
        .CLR(\out_reg[1]_1 ),
        .D(\in_sr2_reg_n_0_[3] ),
        .Q(\out_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[6]_i_1_n_0 ),
        .CLR(\out_reg[1]_1 ),
        .D(\in_sr2_reg_n_0_[4] ),
        .Q(\out_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\out[6]_i_1_n_0 ),
        .CLR(\out_reg[1]_1 ),
        .D(\in_sr2_reg_n_0_[5] ),
        .Q(\out_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'h000000000000007F)) 
    \read_word[16]_i_3 
       (.I0(\out_reg[6]_0 [0]),
        .I1(\out_reg[6]_0 [1]),
        .I2(\out_reg[6]_0 [2]),
        .I3(\out_reg[6]_0 [5]),
        .I4(\out_reg[6]_0 [3]),
        .I5(\out_reg[6]_0 [4]),
        .O(\out_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \read_word[16]_i_8 
       (.I0(\out_reg[6]_0 [3]),
        .I1(\out_reg[6]_0 [1]),
        .I2(\out_reg[6]_0 [2]),
        .I3(\out_reg[6]_0 [4]),
        .I4(\out_reg[6]_0 [5]),
        .O(dv137642));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce__parameterized3
   (\out_reg[3]_0 ,
    \out_reg[2]_0 ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[1]_2 ,
    \out_reg[11] ,
    \state_reg[1] ,
    \out_reg[3]_1 ,
    \out_reg[3]_2 ,
    \out_reg[3]_3 ,
    Q,
    i,
    mwsg_db,
    \mdt_OBUFT[12]_inst_i_8 ,
    \val_reg[12] ,
    msp_db,
    read_parity_reg,
    periph_read_parity,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    dv137642,
    msqext_db,
    state,
    \in_sr1_reg[2]_0 ,
    clk_IBUF_BUFG,
    \out_reg[3]_4 ,
    \counter_reg[2]_0 );
  output \out_reg[3]_0 ;
  output \out_reg[2]_0 ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[1]_2 ;
  output \out_reg[11] ;
  output \state_reg[1] ;
  output \out_reg[3]_1 ;
  output \out_reg[3]_2 ;
  output \out_reg[3]_3 ;
  input [4:0]Q;
  input [2:0]i;
  input mwsg_db;
  input [1:0]\mdt_OBUFT[12]_inst_i_8 ;
  input \val_reg[12] ;
  input msp_db;
  input read_parity_reg;
  input periph_read_parity;
  input \state_reg[0] ;
  input \state_reg[0]_0 ;
  input dv137642;
  input msqext_db;
  input [1:0]state;
  input [2:0]\in_sr1_reg[2]_0 ;
  input clk_IBUF_BUFG;
  input \out_reg[3]_4 ;
  input \counter_reg[2]_0 ;

  wire [4:0]Q;
  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__26_n_0 ;
  wire \counter[1]_i_1__7_n_0 ;
  wire \counter[2]_i_1__7_n_0 ;
  wire \counter[3]_i_1__7_n_0 ;
  wire \counter[3]_i_2__7_n_0 ;
  wire \counter[3]_i_3_n_0 ;
  wire \counter_reg[2]_0 ;
  wire [3:0]counter_reg__0;
  wire dv137642;
  wire [2:0]i;
  wire [2:0]\in_sr1_reg[2]_0 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr1_reg_n_0_[1] ;
  wire \in_sr1_reg_n_0_[2] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[1] ;
  wire \in_sr2_reg_n_0_[2] ;
  wire [1:0]\mdt_OBUFT[12]_inst_i_8 ;
  wire msp_db;
  wire msqext_db;
  wire [3:1]mst_db;
  wire mwsg_db;
  wire \out[1]_i_1_n_0 ;
  wire \out[2]_i_1_n_0 ;
  wire \out[3]_i_1_n_0 ;
  wire \out[3]_i_2_n_0 ;
  wire \out_reg[11] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[1]_2 ;
  wire \out_reg[2]_0 ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[3]_2 ;
  wire \out_reg[3]_3 ;
  wire \out_reg[3]_4 ;
  wire periph_read_parity;
  wire read_parity_reg;
  wire [1:0]state;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \val[12]_i_5_n_0 ;
  wire \val_reg[12] ;

  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \FSM_sequential_state[2]_i_13 
       (.I0(mst_db[3]),
        .I1(state[0]),
        .I2(mst_db[2]),
        .I3(Q[0]),
        .I4(state[1]),
        .I5(mst_db[1]),
        .O(\out_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \counter[0]_i_1__26 
       (.I0(\counter[3]_i_3_n_0 ),
        .I1(counter_reg__0[0]),
        .O(\counter[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \counter[1]_i_1__7 
       (.I0(\counter[3]_i_3_n_0 ),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .O(\counter[1]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h00A9)) 
    \counter[2]_i_1__7 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\counter[3]_i_3_n_0 ),
        .O(\counter[2]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[3]_i_1__7 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\counter[3]_i_3_n_0 ),
        .O(\counter[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \counter[3]_i_2__7 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\counter[3]_i_3_n_0 ),
        .O(\counter[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \counter[3]_i_3 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(\in_sr2_reg_n_0_[2] ),
        .I3(\in_sr1_reg_n_0_[2] ),
        .I4(\in_sr2_reg_n_0_[1] ),
        .I5(\in_sr1_reg_n_0_[1] ),
        .O(\counter[3]_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__7_n_0 ),
        .D(\counter[0]_i_1__26_n_0 ),
        .PRE(\counter_reg[2]_0 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__7_n_0 ),
        .D(\counter[1]_i_1__7_n_0 ),
        .PRE(\counter_reg[2]_0 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__7_n_0 ),
        .CLR(\counter_reg[2]_0 ),
        .D(\counter[2]_i_1__7_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__7_n_0 ),
        .CLR(\counter_reg[2]_0 ),
        .D(\counter[3]_i_2__7_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\in_sr1_reg[2]_0 [0]),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\in_sr1_reg[2]_0 [1]),
        .Q(\in_sr1_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\in_sr1_reg[2]_0 [2]),
        .Q(\in_sr1_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\in_sr1_reg_n_0_[1] ),
        .Q(\in_sr2_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\in_sr1_reg_n_0_[2] ),
        .Q(\in_sr2_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \mdt_OBUFT[12]_inst_i_11 
       (.I0(\mdt_OBUFT[12]_inst_i_8 [0]),
        .I1(Q[2]),
        .I2(\mdt_OBUFT[12]_inst_i_8 [1]),
        .I3(mst_db[1]),
        .I4(mst_db[2]),
        .I5(mst_db[3]),
        .O(\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[3]_i_2_n_0 ),
        .I2(mst_db[1]),
        .O(\out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1 
       (.I0(\in_sr2_reg_n_0_[1] ),
        .I1(\out[3]_i_2_n_0 ),
        .I2(mst_db[2]),
        .O(\out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[3]_i_1 
       (.I0(\in_sr2_reg_n_0_[2] ),
        .I1(\out[3]_i_2_n_0 ),
        .I2(mst_db[3]),
        .O(\out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \out[3]_i_2 
       (.I0(\counter[3]_i_3_n_0 ),
        .I1(counter_reg__0[3]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[2]),
        .O(\out[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\out[1]_i_1_n_0 ),
        .Q(mst_db[1]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\out[2]_i_1_n_0 ),
        .Q(mst_db[2]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[3]_4 ),
        .D(\out[3]_i_1_n_0 ),
        .Q(mst_db[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \read_data[16]_i_3 
       (.I0(mst_db[3]),
        .I1(mst_db[2]),
        .I2(mst_db[1]),
        .O(\out_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    read_parity_i_1
       (.I0(msp_db),
        .I1(read_parity_reg),
        .I2(mst_db[1]),
        .I3(mst_db[2]),
        .I4(mst_db[3]),
        .I5(periph_read_parity),
        .O(\out_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hE000FFFF)) 
    \read_word[16]_i_4 
       (.I0(mst_db[3]),
        .I1(mst_db[1]),
        .I2(dv137642),
        .I3(msqext_db),
        .I4(Q[1]),
        .O(\out_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \st[1]_i_1 
       (.I0(mst_db[1]),
        .I1(Q[4]),
        .I2(i[0]),
        .O(\out_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \st[2]_i_1 
       (.I0(mst_db[2]),
        .I1(Q[4]),
        .I2(i[1]),
        .O(\out_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \st[3]_i_1 
       (.I0(mst_db[3]),
        .I1(Q[4]),
        .I2(i[2]),
        .O(\out_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \state[3]_i_4__0 
       (.I0(\state_reg[0] ),
        .I1(\state_reg[0]_0 ),
        .I2(Q[3]),
        .I3(mst_db[1]),
        .I4(mst_db[3]),
        .I5(mst_db[2]),
        .O(\out_reg[11] ));
  LUT6 #(
    .INIT(64'h2AAA20AA2AAA2AAA)) 
    \val[12]_i_3 
       (.I0(mwsg_db),
        .I1(Q[2]),
        .I2(\mdt_OBUFT[12]_inst_i_8 [0]),
        .I3(\val_reg[12] ),
        .I4(\val[12]_i_5_n_0 ),
        .I5(mst_db[1]),
        .O(\out_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[12]_i_5 
       (.I0(mst_db[2]),
        .I1(mst_db[3]),
        .O(\val[12]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce__parameterized4
   (mbr_db,
    \in_sr1_reg[1]_0 ,
    clk_IBUF_BUFG,
    \in_sr1_reg[1]_1 ,
    \out_reg[1]_0 );
  output [2:1]mbr_db;
  input [1:0]\in_sr1_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input \in_sr1_reg[1]_1 ;
  input \out_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire \counter[0]_i_1__27_n_0 ;
  wire \counter[1]_i_1__8_n_0 ;
  wire \counter[2]_i_1__8_n_0 ;
  wire \counter[3]_i_1__8_n_0 ;
  wire \counter[3]_i_2__8_n_0 ;
  wire \counter[3]_i_3__0_n_0 ;
  wire [3:0]counter_reg__0;
  wire [1:0]\in_sr1_reg[1]_0 ;
  wire \in_sr1_reg[1]_1 ;
  wire \in_sr1_reg_n_0_[0] ;
  wire \in_sr1_reg_n_0_[1] ;
  wire \in_sr2_reg_n_0_[0] ;
  wire \in_sr2_reg_n_0_[1] ;
  wire [2:1]mbr_db;
  wire \out[1]_i_1_n_0 ;
  wire \out[2]_i_1_n_0 ;
  wire \out[2]_i_2_n_0 ;
  wire \out_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h6FF6FFFF)) 
    \counter[0]_i_1__27 
       (.I0(\in_sr2_reg_n_0_[1] ),
        .I1(\in_sr1_reg_n_0_[1] ),
        .I2(\in_sr2_reg_n_0_[0] ),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(counter_reg__0[0]),
        .O(\counter[0]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6FF66FF6FFFF)) 
    \counter[1]_i_1__8 
       (.I0(\in_sr2_reg_n_0_[1] ),
        .I1(\in_sr1_reg_n_0_[1] ),
        .I2(\in_sr2_reg_n_0_[0] ),
        .I3(\in_sr1_reg_n_0_[0] ),
        .I4(counter_reg__0[1]),
        .I5(counter_reg__0[0]),
        .O(\counter[1]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h00A9)) 
    \counter[2]_i_1__8 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[0]),
        .I2(counter_reg__0[1]),
        .I3(\counter[3]_i_3__0_n_0 ),
        .O(\counter[2]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[3]_i_1__8 
       (.I0(counter_reg__0[2]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[3]),
        .I4(\counter[3]_i_3__0_n_0 ),
        .O(\counter[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \counter[3]_i_2__8 
       (.I0(counter_reg__0[3]),
        .I1(counter_reg__0[1]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[2]),
        .I4(\counter[3]_i_3__0_n_0 ),
        .O(\counter[3]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \counter[3]_i_3__0 
       (.I0(\in_sr1_reg_n_0_[0] ),
        .I1(\in_sr2_reg_n_0_[0] ),
        .I2(\in_sr1_reg_n_0_[1] ),
        .I3(\in_sr2_reg_n_0_[1] ),
        .O(\counter[3]_i_3__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__8_n_0 ),
        .D(\counter[0]_i_1__27_n_0 ),
        .PRE(\in_sr1_reg[1]_1 ),
        .Q(counter_reg__0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__8_n_0 ),
        .D(\counter[1]_i_1__8_n_0 ),
        .PRE(\in_sr1_reg[1]_1 ),
        .Q(counter_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__8_n_0 ),
        .CLR(\in_sr1_reg[1]_1 ),
        .D(\counter[2]_i_1__8_n_0 ),
        .Q(counter_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\counter[3]_i_1__8_n_0 ),
        .CLR(\in_sr1_reg[1]_1 ),
        .D(\counter[3]_i_2__8_n_0 ),
        .Q(counter_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[1]_1 ),
        .D(\in_sr1_reg[1]_0 [0]),
        .Q(\in_sr1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[1]_1 ),
        .D(\in_sr1_reg[1]_0 [1]),
        .Q(\in_sr1_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[1]_1 ),
        .D(\in_sr1_reg_n_0_[0] ),
        .Q(\in_sr2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \in_sr2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\in_sr1_reg[1]_1 ),
        .D(\in_sr1_reg_n_0_[1] ),
        .Q(\in_sr2_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[1]_i_1 
       (.I0(\in_sr2_reg_n_0_[0] ),
        .I1(\out[2]_i_2_n_0 ),
        .I2(mbr_db[1]),
        .O(\out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out[2]_i_1 
       (.I0(\in_sr2_reg_n_0_[1] ),
        .I1(\out[2]_i_2_n_0 ),
        .I2(mbr_db[2]),
        .O(\out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \out[2]_i_2 
       (.I0(\counter[3]_i_3__0_n_0 ),
        .I1(counter_reg__0[3]),
        .I2(counter_reg__0[0]),
        .I3(counter_reg__0[1]),
        .I4(counter_reg__0[2]),
        .O(\out[2]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[1]_i_1_n_0 ),
        .Q(mbr_db[1]));
  FDCE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\out_reg[1]_0 ),
        .D(\out[2]_i_1_n_0 ),
        .Q(mbr_db[2]));
endmodule

module edit
   (D,
    \s_mct_reg[10]_0 ,
    \s_mct_reg[2]_0 ,
    \val_reg[16] ,
    Q,
    \val_reg[16]_0 ,
    \val_reg[14] ,
    \val_reg[13] ,
    \val_reg[12] ,
    \val_reg[11] ,
    \val_reg[10] ,
    \val_reg[9] ,
    \val_reg[8] ,
    \val_reg[6] ,
    \val_reg[4] ,
    \val_reg[3] ,
    \val_reg[1] ,
    mwg_db,
    \s_mct_reg[1]_0 ,
    \s_mct_reg[12]_0 ,
    clk_IBUF_BUFG,
    \s_mct_reg[3]_0 );
  output [12:0]D;
  output \s_mct_reg[10]_0 ;
  output [1:0]\s_mct_reg[2]_0 ;
  input [12:0]\val_reg[16] ;
  input [12:0]Q;
  input \val_reg[16]_0 ;
  input \val_reg[14] ;
  input \val_reg[13] ;
  input \val_reg[12] ;
  input \val_reg[11] ;
  input \val_reg[10] ;
  input \val_reg[9] ;
  input \val_reg[8] ;
  input \val_reg[6] ;
  input \val_reg[4] ;
  input \val_reg[3] ;
  input \val_reg[1] ;
  input mwg_db;
  input [0:0]\s_mct_reg[1]_0 ;
  input [11:0]\s_mct_reg[12]_0 ;
  input clk_IBUF_BUFG;
  input \s_mct_reg[3]_0 ;

  wire [12:0]D;
  wire [12:0]Q;
  wire clk_IBUF_BUFG;
  wire mwg_db;
  wire [12:3]s_mct;
  wire \s_mct_reg[10]_0 ;
  wire [11:0]\s_mct_reg[12]_0 ;
  wire [0:0]\s_mct_reg[1]_0 ;
  wire [1:0]\s_mct_reg[2]_0 ;
  wire \s_mct_reg[3]_0 ;
  wire \val[16]_i_4__0_n_0 ;
  wire \val[16]_i_5__0_n_0 ;
  wire \val[16]_i_6_n_0 ;
  wire \val_reg[10] ;
  wire \val_reg[11] ;
  wire \val_reg[12] ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire [12:0]\val_reg[16] ;
  wire \val_reg[16]_0 ;
  wire \val_reg[1] ;
  wire \val_reg[3] ;
  wire \val_reg[4] ;
  wire \val_reg[6] ;
  wire \val_reg[8] ;
  wire \val_reg[9] ;

  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [9]),
        .Q(s_mct[10]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [10]),
        .Q(s_mct[11]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [11]),
        .Q(s_mct[12]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [0]),
        .Q(\s_mct_reg[2]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [1]),
        .Q(\s_mct_reg[2]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [2]),
        .Q(s_mct[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [3]),
        .Q(s_mct[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [4]),
        .Q(s_mct[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [5]),
        .Q(s_mct[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [6]),
        .Q(s_mct[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [7]),
        .Q(s_mct[8]));
  FDCE #(
    .INIT(1'b0)) 
    \s_mct_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\s_mct_reg[1]_0 ),
        .CLR(\s_mct_reg[3]_0 ),
        .D(\s_mct_reg[12]_0 [8]),
        .Q(s_mct[9]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[10]_i_1__7 
       (.I0(\val_reg[16] [6]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[10] ),
        .I3(Q[6]),
        .I4(\val_reg[16]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[11]_i_1__7 
       (.I0(\val_reg[16] [7]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[11] ),
        .I3(Q[7]),
        .I4(\val_reg[16]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[12]_i_1__6 
       (.I0(\val_reg[16] [8]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[12] ),
        .I3(Q[8]),
        .I4(\val_reg[16]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[13]_i_1__6 
       (.I0(\val_reg[16] [9]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[13] ),
        .I3(Q[9]),
        .I4(\val_reg[16]_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[14]_i_1__6 
       (.I0(\val_reg[16] [10]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[14] ),
        .I3(Q[10]),
        .I4(\val_reg[16]_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \val[15]_i_1__6 
       (.I0(\val[16]_i_4__0_n_0 ),
        .I1(\val_reg[16] [11]),
        .I2(\s_mct_reg[10]_0 ),
        .I3(Q[11]),
        .I4(\val_reg[16]_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \val[16]_i_2__0 
       (.I0(\s_mct_reg[10]_0 ),
        .I1(\val_reg[16] [12]),
        .I2(\val[16]_i_4__0_n_0 ),
        .I3(Q[12]),
        .I4(\val_reg[16]_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \val[16]_i_3__0 
       (.I0(s_mct[10]),
        .I1(s_mct[5]),
        .I2(s_mct[9]),
        .I3(\val[16]_i_5__0_n_0 ),
        .I4(\val[16]_i_6_n_0 ),
        .O(\s_mct_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \val[16]_i_4__0 
       (.I0(\s_mct_reg[10]_0 ),
        .I1(\val_reg[16] [0]),
        .I2(\s_mct_reg[2]_0 [1]),
        .I3(\val_reg[16] [10]),
        .I4(\s_mct_reg[2]_0 [0]),
        .I5(\val_reg[16] [12]),
        .O(\val[16]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \val[16]_i_5__0 
       (.I0(mwg_db),
        .I1(s_mct[6]),
        .I2(s_mct[8]),
        .I3(s_mct[7]),
        .O(\val[16]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \val[16]_i_6 
       (.I0(s_mct[4]),
        .I1(s_mct[3]),
        .I2(s_mct[12]),
        .I3(s_mct[11]),
        .O(\val[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5C5CFF5C)) 
    \val[1]_i_1__8 
       (.I0(\val_reg[1] ),
        .I1(\val_reg[16] [0]),
        .I2(\s_mct_reg[10]_0 ),
        .I3(Q[0]),
        .I4(\val_reg[16]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[3]_i_1__8 
       (.I0(\val_reg[16] [1]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[3] ),
        .I3(Q[1]),
        .I4(\val_reg[16]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[4]_i_1__8 
       (.I0(\val_reg[16] [2]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[4] ),
        .I3(Q[2]),
        .I4(\val_reg[16]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[6]_i_1__7 
       (.I0(\val_reg[16] [3]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[6] ),
        .I3(Q[3]),
        .I4(\val_reg[16]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[8]_i_1__7 
       (.I0(\val_reg[16] [4]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[8] ),
        .I3(Q[4]),
        .I4(\val_reg[16]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h2E2EFF2E)) 
    \val[9]_i_1__7 
       (.I0(\val_reg[16] [5]),
        .I1(\s_mct_reg[10]_0 ),
        .I2(\val_reg[9] ),
        .I3(Q[5]),
        .I4(\val_reg[16]_0 ),
        .O(D[5]));
endmodule

module erasable_mem_sim
   (douta,
    read_done,
    state,
    mamu_pp,
    \read_word_reg[15]_0 ,
    mdt_wg1,
    \read_word_reg[16]_0 ,
    mdt_rg1,
    \read_word_reg[4]_0 ,
    \read_word_reg[2]_0 ,
    \read_word_reg[3]_0 ,
    \read_word_reg[5]_0 ,
    \read_word_reg[6]_0 ,
    \read_word_reg[16]_1 ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    mamu_TRI,
    \mdt_TRI[16] ,
    \mdt_TRI[15] ,
    \mdt_TRI[13] ,
    \FSM_sequential_state_reg[0]_0 ,
    clk_IBUF_BUFG,
    \read_word_reg[16]_2 ,
    \read_word_reg[16]_3 ,
    Q,
    addra,
    dinb,
    ems_read_en,
    read_done_reg_0,
    mrgg_db,
    \read_word_reg[14]_0 ,
    \read_word_reg[16]_4 ,
    \read_word_reg[16]_5 ,
    \read_word_reg[16]_6 ,
    \read_word_reg[16]_7 ,
    \FSM_sequential_state_reg[1]_0 ,
    \mdt_OBUFT[1]_inst_i_4 ,
    mrsc_db,
    mwg_db,
    \mdt_OBUFT[13]_inst_i_1_0 ,
    \mdt_OBUFT[13]_inst_i_1_1 ,
    \mdt_OBUFT[16]_inst_i_1_0 ,
    \mdt_OBUFT[16]_inst_i_1_1 ,
    \mdt_OBUFT[15]_inst_i_1_0 ,
    \mdt_OBUFT[15]_inst_i_1_1 ,
    \mdt_OBUFT[15]_inst_i_1_2 ,
    \mdt_OBUFT[16]_inst_i_1_2 ,
    alarms,
    \read_data_reg[1] ,
    E,
    \read_word_reg[13]_0 ,
    D,
    \writeback_eaddr_reg[1]_0 );
  output [15:0]douta;
  output read_done;
  output [1:0]state;
  output mamu_pp;
  output [5:0]\read_word_reg[15]_0 ;
  output mdt_wg1;
  output [4:0]\read_word_reg[16]_0 ;
  output mdt_rg1;
  output [2:0]\read_word_reg[4]_0 ;
  output \read_word_reg[2]_0 ;
  output \read_word_reg[3]_0 ;
  output \read_word_reg[5]_0 ;
  output \read_word_reg[6]_0 ;
  output \read_word_reg[16]_1 ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output mamu_TRI;
  output \mdt_TRI[16] ;
  output \mdt_TRI[15] ;
  output \mdt_TRI[13] ;
  output \FSM_sequential_state_reg[0]_0 ;
  input clk_IBUF_BUFG;
  input \read_word_reg[16]_2 ;
  input [0:0]\read_word_reg[16]_3 ;
  input [25:0]Q;
  input [0:0]addra;
  input [15:0]dinb;
  input ems_read_en;
  input read_done_reg_0;
  input mrgg_db;
  input \read_word_reg[14]_0 ;
  input [9:0]\read_word_reg[16]_4 ;
  input \read_word_reg[16]_5 ;
  input \read_word_reg[16]_6 ;
  input \read_word_reg[16]_7 ;
  input [3:0]\FSM_sequential_state_reg[1]_0 ;
  input \mdt_OBUFT[1]_inst_i_4 ;
  input mrsc_db;
  input mwg_db;
  input \mdt_OBUFT[13]_inst_i_1_0 ;
  input \mdt_OBUFT[13]_inst_i_1_1 ;
  input \mdt_OBUFT[16]_inst_i_1_0 ;
  input [1:0]\mdt_OBUFT[16]_inst_i_1_1 ;
  input \mdt_OBUFT[15]_inst_i_1_0 ;
  input \mdt_OBUFT[15]_inst_i_1_1 ;
  input \mdt_OBUFT[15]_inst_i_1_2 ;
  input [0:0]\mdt_OBUFT[16]_inst_i_1_2 ;
  input [0:0]alarms;
  input \read_data_reg[1] ;
  input [0:0]E;
  input \read_word_reg[13]_0 ;
  input [2:0]D;
  input \writeback_eaddr_reg[1]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]\FSM_sequential_state_reg[1]_0 ;
  wire [25:0]Q;
  wire [0:0]addra;
  wire [11:1]agc_addr;
  wire [16:1]agc_data_out;
  wire agc_write_en;
  wire [0:0]alarms;
  wire clk_IBUF_BUFG;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire ems_read_en;
  wire mamu_OBUFT_inst_i_2_n_0;
  wire mamu_TRI;
  wire mamu_pp;
  wire \mdt_OBUFT[10]_inst_i_5_n_0 ;
  wire \mdt_OBUFT[13]_inst_i_1_0 ;
  wire \mdt_OBUFT[13]_inst_i_1_1 ;
  wire \mdt_OBUFT[13]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[13]_inst_i_5_n_0 ;
  wire \mdt_OBUFT[14]_inst_i_6_n_0 ;
  wire \mdt_OBUFT[15]_inst_i_1_0 ;
  wire \mdt_OBUFT[15]_inst_i_1_1 ;
  wire \mdt_OBUFT[15]_inst_i_1_2 ;
  wire \mdt_OBUFT[15]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[16]_inst_i_1_0 ;
  wire [1:0]\mdt_OBUFT[16]_inst_i_1_1 ;
  wire [0:0]\mdt_OBUFT[16]_inst_i_1_2 ;
  wire \mdt_OBUFT[16]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[1]_inst_i_4 ;
  wire \mdt_TRI[13] ;
  wire \mdt_TRI[15] ;
  wire \mdt_TRI[16] ;
  wire [13:13]mdt_ems;
  wire mdt_rg1;
  wire mdt_wg1;
  wire mrgg_db;
  wire mrgg_p;
  wire mrsc_db;
  wire mwg_db;
  wire [14:1]mwl;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \read_data_reg[1] ;
  wire read_done;
  wire read_done_reg_0;
  wire \read_word_reg[13]_0 ;
  wire \read_word_reg[14]_0 ;
  wire [5:0]\read_word_reg[15]_0 ;
  wire [4:0]\read_word_reg[16]_0 ;
  wire \read_word_reg[16]_1 ;
  wire \read_word_reg[16]_2 ;
  wire [0:0]\read_word_reg[16]_3 ;
  wire [9:0]\read_word_reg[16]_4 ;
  wire \read_word_reg[16]_5 ;
  wire \read_word_reg[16]_6 ;
  wire \read_word_reg[16]_7 ;
  wire \read_word_reg[2]_0 ;
  wire \read_word_reg[3]_0 ;
  wire [2:0]\read_word_reg[4]_0 ;
  wire \read_word_reg[5]_0 ;
  wire \read_word_reg[6]_0 ;
  wire [1:0]state;
  wire [7:4]unedited;
  wire [11:1]writeback_eaddr;
  wire \writeback_eaddr_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h501A501A500A501A)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(E),
        .I1(\FSM_sequential_state_reg[1]_0 [3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(mrgg_p),
        .I5(mrgg_db),
        .O(\FSM_sequential_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5100510051F05100)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(E),
        .I1(\FSM_sequential_state_reg[1]_0 [3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(mrgg_p),
        .I5(mrgg_db),
        .O(\FSM_sequential_state[1]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "ACTIVE:01,IDLE:00,COMPLETE:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\read_word_reg[14]_0 ),
        .D(\FSM_sequential_state[0]_i_1__2_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ACTIVE:01,IDLE:00,COMPLETE:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\read_word_reg[13]_0 ),
        .D(\FSM_sequential_state[1]_i_1__2_n_0 ),
        .Q(state[1]));
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  erasable_sim_mem core_mem
       (.addra({Q[25:16],addra}),
        .addrb(agc_addr),
        .clka(clk_IBUF_BUFG),
        .clkb(clk_IBUF_BUFG),
        .dina(Q[15:0]),
        .dinb(dinb),
        .douta(douta),
        .doutb(agc_data_out),
        .ena(\read_word_reg[16]_2 ),
        .wea(\read_word_reg[16]_3 ),
        .web(agc_write_en));
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_10
       (.I0(writeback_eaddr[5]),
        .I1(\read_word_reg[16]_4 [4]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_11
       (.I0(writeback_eaddr[4]),
        .I1(\read_word_reg[16]_4 [3]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_12
       (.I0(writeback_eaddr[3]),
        .I1(\read_word_reg[16]_4 [2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_13
       (.I0(writeback_eaddr[2]),
        .I1(\read_word_reg[16]_4 [1]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[2]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_14
       (.I0(writeback_eaddr[1]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    core_mem_i_3
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\FSM_sequential_state_reg[1]_0 [2]),
        .O(agc_write_en));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAC000)) 
    core_mem_i_4
       (.I0(writeback_eaddr[11]),
        .I1(\read_word_reg[16]_7 ),
        .I2(\read_word_reg[16]_4 [9]),
        .I3(\read_word_reg[16]_4 [8]),
        .I4(state[0]),
        .I5(state[1]),
        .O(agc_addr[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACC0C)) 
    core_mem_i_5
       (.I0(writeback_eaddr[10]),
        .I1(\read_word_reg[16]_4 [9]),
        .I2(\read_word_reg[16]_4 [8]),
        .I3(\read_word_reg[16]_6 ),
        .I4(state[0]),
        .I5(state[1]),
        .O(agc_addr[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACC0C)) 
    core_mem_i_6
       (.I0(writeback_eaddr[9]),
        .I1(\read_word_reg[16]_4 [8]),
        .I2(\read_word_reg[16]_4 [9]),
        .I3(\read_word_reg[16]_5 ),
        .I4(state[0]),
        .I5(state[1]),
        .O(agc_addr[9]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_7
       (.I0(writeback_eaddr[8]),
        .I1(\read_word_reg[16]_4 [7]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_8
       (.I0(writeback_eaddr[7]),
        .I1(\read_word_reg[16]_4 [6]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[7]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    core_mem_i_9
       (.I0(writeback_eaddr[6]),
        .I1(\read_word_reg[16]_4 [5]),
        .I2(state[0]),
        .I3(state[1]),
        .O(agc_addr[6]));
  LUT1 #(
    .INIT(2'h1)) 
    mamu_OBUFT_inst_i_1
       (.I0(mamu_OBUFT_inst_i_2_n_0),
        .O(mamu_TRI));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mamu_OBUFT_inst_i_2
       (.I0(state[1]),
        .I1(state[0]),
        .O(mamu_OBUFT_inst_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \mdt_OBUFT[10]_inst_i_3 
       (.I0(\mdt_OBUFT[1]_inst_i_4 ),
        .I1(\mdt_OBUFT[10]_inst_i_5_n_0 ),
        .I2(mdt_wg1),
        .I3(mwl[10]),
        .I4(mdt_rg1),
        .O(\read_word_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[10]_inst_i_5 
       (.I0(mwl[3]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(\read_word_reg[16]_0 [2]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(\read_word_reg[16]_0 [1]),
        .O(\mdt_OBUFT[10]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[11]_inst_i_5 
       (.I0(mwl[4]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(\read_word_reg[16]_0 [3]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(mwl[10]),
        .O(\read_word_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[12]_inst_i_6 
       (.I0(mwl[5]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(mwl[13]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(\read_word_reg[16]_0 [2]),
        .O(\read_word_reg[6]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[13]_inst_i_1 
       (.I0(\mdt_OBUFT[13]_inst_i_2_n_0 ),
        .O(\mdt_TRI[13] ));
  LUT5 #(
    .INIT(32'h00001115)) 
    \mdt_OBUFT[13]_inst_i_2 
       (.I0(mdt_ems),
        .I1(\mdt_OBUFT[13]_inst_i_1_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\FSM_sequential_state_reg[1]_0 [0]),
        .I4(\mdt_OBUFT[13]_inst_i_1_1 ),
        .O(\mdt_OBUFT[13]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \mdt_OBUFT[13]_inst_i_3 
       (.I0(\mdt_OBUFT[1]_inst_i_4 ),
        .I1(\mdt_OBUFT[13]_inst_i_5_n_0 ),
        .I2(mdt_wg1),
        .I3(mwl[13]),
        .I4(mdt_rg1),
        .O(mdt_ems));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[13]_inst_i_5 
       (.I0(mwl[6]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(mwl[14]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(\read_word_reg[16]_0 [3]),
        .O(\mdt_OBUFT[13]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \mdt_OBUFT[14]_inst_i_3 
       (.I0(\mdt_OBUFT[1]_inst_i_4 ),
        .I1(\mdt_OBUFT[14]_inst_i_6_n_0 ),
        .I2(mdt_wg1),
        .I3(mwl[14]),
        .I4(mdt_rg1),
        .O(\read_word_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[14]_inst_i_6 
       (.I0(mwl[7]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(\read_word_reg[16]_0 [4]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(mwl[13]),
        .O(\mdt_OBUFT[14]_inst_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[15]_inst_i_1 
       (.I0(\mdt_OBUFT[15]_inst_i_2_n_0 ),
        .O(\mdt_TRI[15] ));
  LUT6 #(
    .INIT(64'h0000001500150015)) 
    \mdt_OBUFT[15]_inst_i_2 
       (.I0(\mdt_OBUFT[16]_inst_i_1_0 ),
        .I1(\mdt_OBUFT[16]_inst_i_1_1 [0]),
        .I2(\mdt_OBUFT[15]_inst_i_1_0 ),
        .I3(\mdt_OBUFT[15]_inst_i_1_1 ),
        .I4(\mdt_OBUFT[15]_inst_i_1_2 ),
        .I5(\mdt_OBUFT[16]_inst_i_1_2 ),
        .O(\mdt_OBUFT[15]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[16]_inst_i_1 
       (.I0(\mdt_OBUFT[16]_inst_i_2_n_0 ),
        .O(\mdt_TRI[16] ));
  LUT6 #(
    .INIT(64'h0000001500150015)) 
    \mdt_OBUFT[16]_inst_i_2 
       (.I0(\mdt_OBUFT[16]_inst_i_1_0 ),
        .I1(\mdt_OBUFT[16]_inst_i_1_1 [1]),
        .I2(\mdt_OBUFT[15]_inst_i_1_0 ),
        .I3(\mdt_OBUFT[15]_inst_i_1_1 ),
        .I4(\mdt_OBUFT[15]_inst_i_1_2 ),
        .I5(\mdt_OBUFT[16]_inst_i_1_2 ),
        .O(\mdt_OBUFT[16]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mdt_OBUFT[16]_inst_i_7 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(mrgg_db),
        .O(mdt_rg1));
  LUT4 #(
    .INIT(16'h4000)) 
    \mdt_OBUFT[16]_inst_i_8 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(mrsc_db),
        .I3(mwg_db),
        .O(mdt_wg1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mdt_OBUFT[16]_inst_i_9 
       (.I0(\read_word_reg[16]_0 [4]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(mwl[1]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(mwl[14]),
        .O(\read_word_reg[16]_1 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mdt_OBUFT[1]_inst_i_5 
       (.I0(mrgg_db),
        .I1(state[0]),
        .I2(state[1]),
        .I3(mwl[1]),
        .O(\out_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mdt_OBUFT[1]_inst_i_6 
       (.I0(mwl[1]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_0 [4]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(mwl[2]),
        .I5(\read_word_reg[16]_4 [0]),
        .O(\read_word_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mdt_OBUFT[2]_inst_i_5 
       (.I0(mrgg_db),
        .I1(state[0]),
        .I2(state[1]),
        .I3(mwl[2]),
        .O(\out_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \mdt_OBUFT[2]_inst_i_6 
       (.I0(mwl[2]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_4 [0]),
        .I3(mwl[3]),
        .I4(\read_word_reg[16]_4 [1]),
        .I5(mwl[1]),
        .O(\read_word_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mdt_OBUFT[3]_inst_i_5 
       (.I0(mrgg_db),
        .I1(state[0]),
        .I2(state[1]),
        .I3(mwl[3]),
        .O(\out_reg[1] ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \mdt_OBUFT[3]_inst_i_6 
       (.I0(mwl[3]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_4 [0]),
        .I3(mwl[4]),
        .I4(\read_word_reg[16]_4 [1]),
        .I5(mwl[2]),
        .O(\read_word_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \mdt_OBUFT[4]_inst_i_5 
       (.I0(unedited[4]),
        .I1(mdt_wg1),
        .I2(mwl[4]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(mrgg_db),
        .O(\read_word_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \mdt_OBUFT[4]_inst_i_7 
       (.I0(mwl[4]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_4 [0]),
        .I3(mwl[5]),
        .I4(\read_word_reg[16]_4 [1]),
        .I5(mwl[3]),
        .O(unedited[4]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \mdt_OBUFT[5]_inst_i_5 
       (.I0(unedited[5]),
        .I1(mdt_wg1),
        .I2(mwl[5]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(mrgg_db),
        .O(\read_word_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \mdt_OBUFT[5]_inst_i_7 
       (.I0(mwl[5]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_4 [0]),
        .I3(mwl[6]),
        .I4(\read_word_reg[16]_4 [1]),
        .I5(mwl[4]),
        .O(unedited[5]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \mdt_OBUFT[6]_inst_i_4 
       (.I0(unedited[6]),
        .I1(mdt_wg1),
        .I2(mwl[6]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(mrgg_db),
        .O(\read_word_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \mdt_OBUFT[6]_inst_i_5 
       (.I0(mwl[6]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_4 [0]),
        .I3(mwl[7]),
        .I4(\read_word_reg[16]_4 [1]),
        .I5(mwl[5]),
        .O(unedited[6]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \mdt_OBUFT[7]_inst_i_4 
       (.I0(unedited[7]),
        .I1(mdt_wg1),
        .I2(mwl[7]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(mrgg_db),
        .O(\read_word_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \mdt_OBUFT[7]_inst_i_5 
       (.I0(mwl[7]),
        .I1(\mdt_OBUFT[1]_inst_i_4 ),
        .I2(\read_word_reg[16]_4 [0]),
        .I3(\read_word_reg[16]_0 [0]),
        .I4(\read_word_reg[16]_4 [1]),
        .I5(mwl[6]),
        .O(unedited[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[8]_inst_i_5 
       (.I0(mwl[1]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(\read_word_reg[16]_0 [1]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(mwl[7]),
        .O(\read_word_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mdt_OBUFT[9]_inst_i_6 
       (.I0(mwl[2]),
        .I1(\read_word_reg[16]_4 [0]),
        .I2(mwl[10]),
        .I3(\read_word_reg[16]_4 [1]),
        .I4(\read_word_reg[16]_0 [0]),
        .O(\read_word_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    mrgg_p_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\read_word_reg[14]_0 ),
        .D(mrgg_db),
        .Q(mrgg_p));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h0000EEF0)) 
    \read_data[1]_i_4__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(alarms),
        .I3(\read_data_reg[1] ),
        .I4(Q[19]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(read_done_reg_0),
        .D(ems_read_en),
        .Q(read_done));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_word[16]_i_6 
       (.I0(state[0]),
        .I1(state[1]),
        .O(mamu_pp));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[10]),
        .Q(\read_word_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[11]),
        .Q(mwl[10]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[12]),
        .Q(\read_word_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[13]),
        .Q(\read_word_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[14]_0 ),
        .D(agc_data_out[14]),
        .Q(mwl[13]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[14]_0 ),
        .D(agc_data_out[15]),
        .Q(mwl[14]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[14]_0 ),
        .D(agc_data_out[16]),
        .Q(\read_word_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[2]),
        .Q(mwl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[3]),
        .Q(mwl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[4]),
        .Q(mwl[3]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[5]),
        .Q(mwl[4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[6]),
        .Q(mwl[5]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[7]),
        .Q(mwl[6]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[8]),
        .Q(mwl[7]));
  FDCE #(
    .INIT(1'b0)) 
    \read_word_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[13]_0 ),
        .D(agc_data_out[9]),
        .Q(\read_word_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[14]_0 ),
        .D(D[1]),
        .Q(writeback_eaddr[10]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[14]_0 ),
        .D(D[2]),
        .Q(writeback_eaddr[11]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [0]),
        .Q(writeback_eaddr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [1]),
        .Q(writeback_eaddr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [2]),
        .Q(writeback_eaddr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [3]),
        .Q(writeback_eaddr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [4]),
        .Q(writeback_eaddr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [5]),
        .Q(writeback_eaddr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [6]),
        .Q(writeback_eaddr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\writeback_eaddr_reg[1]_0 ),
        .D(\read_word_reg[16]_4 [7]),
        .Q(writeback_eaddr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \writeback_eaddr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_word_reg[14]_0 ),
        .D(D[0]),
        .Q(writeback_eaddr[9]));
endmodule

(* CHECK_LICENSE_TYPE = "erasable_sim_mem,blk_mem_gen_v8_4_2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module erasable_sim_mem
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    web,
    addrb,
    dinb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [15:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [10:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [15:0]dinb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [15:0]doutb;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "1" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.349 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "erasable_sim_mem.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  erasable_sim_mem_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

module io_circuits
   (rst_n,
    mstpit_n_db,
    monwt_db,
    miip_db,
    minhl_db,
    minkl_db,
    msqext_db,
    mrsc_db,
    mwag_db,
    mwlg_db,
    mwqg_db,
    mwfbg_db,
    mwzg_db,
    mwbg_db,
    mwg_db,
    mwyg_db,
    mrulog_db,
    mrgg_db,
    mwch_db,
    mnisq_db,
    mreqin_db,
    mtcsa_n_db,
    stop_cause1,
    \out_reg[3] ,
    Q,
    \out_reg[2] ,
    \out_reg[1] ,
    \out_reg[1]_0 ,
    \out_reg[1]_1 ,
    \out_reg[1]_2 ,
    \out_reg[1]_3 ,
    \out_reg[1]_4 ,
    \w_mode_reg[0] ,
    E,
    \out_reg[6] ,
    \out_reg[16] ,
    \out_reg[16]_0 ,
    \out_reg[5] ,
    \out_reg[14] ,
    \out_reg[12] ,
    \out_reg[13] ,
    \out_reg[11] ,
    \out_reg[12]_0 ,
    \out_reg[2]_0 ,
    \out_reg[11]_0 ,
    \out_reg[3]_0 ,
    \out_reg[10] ,
    \out_reg[2]_1 ,
    \out_reg[7] ,
    \out_reg[4] ,
    \out_reg[8] ,
    \out_reg[1]_5 ,
    dinb,
    \out_reg[1]_6 ,
    \out_reg[1]_7 ,
    \out_reg[1]_8 ,
    mrchg,
    mdt1,
    \out_reg[1]_9 ,
    \out_reg[11]_1 ,
    \state_reg[1] ,
    \out_reg[3]_1 ,
    \req_bb_reg[15] ,
    \state_reg[3] ,
    \state_reg[1]_0 ,
    \out_reg[1]_10 ,
    \out_reg[6]_0 ,
    \out_reg[1]_11 ,
    \out_reg[3]_2 ,
    mgojam,
    \out_reg[3]_3 ,
    \out_reg[2]_2 ,
    \w_times_reg[1] ,
    \w_times_reg[1]_0 ,
    \out_reg[1]_12 ,
    \out_reg[1]_13 ,
    \out_reg[1]_14 ,
    \out_reg[1]_15 ,
    \out_reg[1]_16 ,
    \out_reg[1]_17 ,
    \out_reg[1]_18 ,
    \out_reg[1]_19 ,
    \out_reg[1]_20 ,
    \out_reg[3]_4 ,
    \out_reg[2]_3 ,
    \out_reg[1]_21 ,
    \out_reg[1]_22 ,
    mstpit_n_IBUF,
    clk_IBUF_BUFG,
    monwt_IBUF,
    \counter_reg[0] ,
    miip_IBUF,
    minhl_IBUF,
    minkl_IBUF,
    msqext_IBUF,
    mrsc_IBUF,
    mwag_IBUF,
    mwlg_IBUF,
    mwqg_IBUF,
    mwebg_IBUF,
    mwfbg_IBUF,
    \in_sr2_reg[0] ,
    mwbbeg_IBUF,
    mwzg_IBUF,
    mwbg_IBUF,
    mwsg_IBUF,
    mwg_IBUF,
    mwyg_IBUF,
    mrulog_IBUF,
    mrgg_IBUF,
    mrch_IBUF,
    mwch_IBUF,
    mnisq_IBUF,
    msp_IBUF,
    mgp_n_IBUF,
    \counter_reg[0]_0 ,
    mreqin_IBUF,
    mtcsa_n_IBUF,
    rst_n_IBUF,
    i,
    \val[16]_i_9 ,
    wp,
    data12,
    s_only,
    \val_reg[3] ,
    \mdt_OBUFT[12]_inst_i_8 ,
    \val_reg[12] ,
    \val_reg[1] ,
    \br[2]_i_2 ,
    \val[16]_i_3 ,
    \val_reg[8] ,
    mstp_TRI,
    \val_reg[15] ,
    \val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[15]_2 ,
    chan772,
    read_parity_reg,
    periph_read_parity,
    \state_reg[0] ,
    \mdt_OBUFT[14]_inst_i_5 ,
    \mdt_OBUFT[15]_inst_i_2 ,
    mnhsbf_crs,
    mgojam_IBUF,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    state,
    mpal_n_IBUF,
    chan77,
    mtcal_n_IBUF,
    mrptal_n_IBUF,
    mwatch_n_IBUF,
    leds_OBUF,
    mctral_n_IBUF,
    mscafl_n_IBUF,
    mscdbl_n_IBUF,
    ct,
    eb,
    D,
    \in_sr1_reg[15] ,
    \in_sr1_reg[5] ,
    \in_sr1_reg[2] ,
    \in_sr1_reg[1] );
  output rst_n;
  output mstpit_n_db;
  output monwt_db;
  output miip_db;
  output minhl_db;
  output minkl_db;
  output msqext_db;
  output mrsc_db;
  output mwag_db;
  output mwlg_db;
  output mwqg_db;
  output mwfbg_db;
  output mwzg_db;
  output mwbg_db;
  output mwg_db;
  output mwyg_db;
  output mrulog_db;
  output mrgg_db;
  output mwch_db;
  output mnisq_db;
  output mreqin_db;
  output mtcsa_n_db;
  output stop_cause1;
  output \out_reg[3] ;
  output [8:0]Q;
  output \out_reg[2] ;
  output \out_reg[1] ;
  output \out_reg[1]_0 ;
  output \out_reg[1]_1 ;
  output \out_reg[1]_2 ;
  output \out_reg[1]_3 ;
  output \out_reg[1]_4 ;
  output \w_mode_reg[0] ;
  output [0:0]E;
  output \out_reg[6] ;
  output [15:0]\out_reg[16] ;
  output \out_reg[16]_0 ;
  output \out_reg[5] ;
  output \out_reg[14] ;
  output \out_reg[12] ;
  output \out_reg[13] ;
  output \out_reg[11] ;
  output \out_reg[12]_0 ;
  output \out_reg[2]_0 ;
  output \out_reg[11]_0 ;
  output \out_reg[3]_0 ;
  output \out_reg[10] ;
  output \out_reg[2]_1 ;
  output \out_reg[7] ;
  output \out_reg[4] ;
  output \out_reg[8] ;
  output [0:0]\out_reg[1]_5 ;
  output [0:0]dinb;
  output [0:0]\out_reg[1]_6 ;
  output [0:0]\out_reg[1]_7 ;
  output \out_reg[1]_8 ;
  output mrchg;
  output mdt1;
  output \out_reg[1]_9 ;
  output \out_reg[11]_1 ;
  output \state_reg[1] ;
  output \out_reg[3]_1 ;
  output \req_bb_reg[15] ;
  output \state_reg[3] ;
  output \state_reg[1]_0 ;
  output \out_reg[1]_10 ;
  output [5:0]\out_reg[6]_0 ;
  output \out_reg[1]_11 ;
  output \out_reg[3]_2 ;
  output mgojam;
  output \out_reg[3]_3 ;
  output \out_reg[2]_2 ;
  output \w_times_reg[1] ;
  output \w_times_reg[1]_0 ;
  output \out_reg[1]_12 ;
  output \out_reg[1]_13 ;
  output \out_reg[1]_14 ;
  output \out_reg[1]_15 ;
  output \out_reg[1]_16 ;
  output \out_reg[1]_17 ;
  output \out_reg[1]_18 ;
  output \out_reg[1]_19 ;
  output \out_reg[1]_20 ;
  output \out_reg[3]_4 ;
  output \out_reg[2]_3 ;
  output \out_reg[1]_21 ;
  output [1:0]\out_reg[1]_22 ;
  input mstpit_n_IBUF;
  input clk_IBUF_BUFG;
  input monwt_IBUF;
  input \counter_reg[0] ;
  input miip_IBUF;
  input minhl_IBUF;
  input minkl_IBUF;
  input msqext_IBUF;
  input mrsc_IBUF;
  input mwag_IBUF;
  input mwlg_IBUF;
  input mwqg_IBUF;
  input mwebg_IBUF;
  input mwfbg_IBUF;
  input \in_sr2_reg[0] ;
  input mwbbeg_IBUF;
  input mwzg_IBUF;
  input mwbg_IBUF;
  input mwsg_IBUF;
  input mwg_IBUF;
  input mwyg_IBUF;
  input mrulog_IBUF;
  input mrgg_IBUF;
  input mrch_IBUF;
  input mwch_IBUF;
  input mnisq_IBUF;
  input msp_IBUF;
  input mgp_n_IBUF;
  input \counter_reg[0]_0 ;
  input mreqin_IBUF;
  input mtcsa_n_IBUF;
  input rst_n_IBUF;
  input [4:0]i;
  input [9:0]\val[16]_i_9 ;
  input [1:0]wp;
  input [1:0]data12;
  input s_only;
  input \val_reg[3] ;
  input [2:0]\mdt_OBUFT[12]_inst_i_8 ;
  input \val_reg[12] ;
  input [2:0]\val_reg[1] ;
  input [11:0]\br[2]_i_2 ;
  input \val[16]_i_3 ;
  input [1:0]\val_reg[8] ;
  input mstp_TRI;
  input \val_reg[15] ;
  input \val_reg[15]_0 ;
  input [1:0]\val_reg[15]_1 ;
  input \val_reg[15]_2 ;
  input chan772;
  input read_parity_reg;
  input periph_read_parity;
  input \state_reg[0] ;
  input \mdt_OBUFT[14]_inst_i_5 ;
  input [0:0]\mdt_OBUFT[15]_inst_i_2 ;
  input mnhsbf_crs;
  input mgojam_IBUF;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [1:0]state;
  input mpal_n_IBUF;
  input [9:1]chan77;
  input mtcal_n_IBUF;
  input mrptal_n_IBUF;
  input mwatch_n_IBUF;
  input [0:0]leds_OBUF;
  input mctral_n_IBUF;
  input mscafl_n_IBUF;
  input mscdbl_n_IBUF;
  input ct;
  input [11:9]eb;
  input [11:0]D;
  input [15:0]\in_sr1_reg[15] ;
  input [5:0]\in_sr1_reg[5] ;
  input [2:0]\in_sr1_reg[2] ;
  input [1:0]\in_sr1_reg[1] ;

  wire [11:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [8:0]Q;
  wire [11:0]\br[2]_i_2 ;
  wire [9:1]chan77;
  wire chan772;
  wire clk_IBUF_BUFG;
  wire \counter_reg[0] ;
  wire \counter_reg[0]_0 ;
  wire ct;
  wire [1:0]data12;
  wire db14_n_1;
  wire db15_n_1;
  wire db20_n_1;
  wire db24_n_1;
  wire db3_n_1;
  wire db4_n_0;
  wire [0:0]dinb;
  wire [11:9]eb;
  wire [4:0]i;
  wire [15:0]\in_sr1_reg[15] ;
  wire [1:0]\in_sr1_reg[1] ;
  wire [2:0]\in_sr1_reg[2] ;
  wire [5:0]\in_sr1_reg[5] ;
  wire \in_sr2_reg[0] ;
  wire [0:0]leds_OBUF;
  wire [2:1]mbr_db;
  wire mctral_n_IBUF;
  wire mdt1;
  wire [2:0]\mdt_OBUFT[12]_inst_i_8 ;
  wire \mdt_OBUFT[14]_inst_i_5 ;
  wire [0:0]\mdt_OBUFT[15]_inst_i_2 ;
  wire mgojam;
  wire mgojam_IBUF;
  wire mgp_n_IBUF;
  wire miip_IBUF;
  wire miip_db;
  wire minhl_IBUF;
  wire minhl_db;
  wire minkl_IBUF;
  wire minkl_db;
  wire mnhsbf_crs;
  wire mnisq_IBUF;
  wire mnisq_db;
  wire \mon/ems/dv137642 ;
  wire monwt_IBUF;
  wire monwt_db;
  wire mpal_n_IBUF;
  wire mrch_IBUF;
  wire mrch_db;
  wire mrchg;
  wire mreqin_IBUF;
  wire mreqin_db;
  wire mrgg_IBUF;
  wire mrgg_db;
  wire mrptal_n_IBUF;
  wire mrsc_IBUF;
  wire mrsc_db;
  wire mrulog_IBUF;
  wire mrulog_db;
  wire mscafl_n_IBUF;
  wire mscdbl_n_IBUF;
  wire msp_IBUF;
  wire msp_db;
  wire msqext_IBUF;
  wire msqext_db;
  wire mstp_TRI;
  wire mstpit_n_IBUF;
  wire mstpit_n_db;
  wire [3:3]mt_db;
  wire mtcal_n_IBUF;
  wire mtcsa_n_IBUF;
  wire mtcsa_n_db;
  wire mwag_IBUF;
  wire mwag_db;
  wire mwatch_n_IBUF;
  wire mwbbeg_IBUF;
  wire mwbbeg_db;
  wire mwbg_IBUF;
  wire mwbg_db;
  wire mwch_IBUF;
  wire mwch_db;
  wire mwebg_IBUF;
  wire mwebg_db;
  wire mwfbg_IBUF;
  wire mwfbg_db;
  wire mwg_IBUF;
  wire mwg_db;
  wire mwlg_IBUF;
  wire mwlg_db;
  wire mwqg_IBUF;
  wire mwqg_db;
  wire mwsg_IBUF;
  wire mwsg_db;
  wire mwyg_IBUF;
  wire mwyg_db;
  wire mwzg_IBUF;
  wire mwzg_db;
  wire \out_reg[10] ;
  wire \out_reg[11] ;
  wire \out_reg[11]_0 ;
  wire \out_reg[11]_1 ;
  wire \out_reg[12] ;
  wire \out_reg[12]_0 ;
  wire \out_reg[13] ;
  wire \out_reg[14] ;
  wire [15:0]\out_reg[16] ;
  wire \out_reg[16]_0 ;
  wire \out_reg[1] ;
  wire \out_reg[1]_0 ;
  wire \out_reg[1]_1 ;
  wire \out_reg[1]_10 ;
  wire \out_reg[1]_11 ;
  wire \out_reg[1]_12 ;
  wire \out_reg[1]_13 ;
  wire \out_reg[1]_14 ;
  wire \out_reg[1]_15 ;
  wire \out_reg[1]_16 ;
  wire \out_reg[1]_17 ;
  wire \out_reg[1]_18 ;
  wire \out_reg[1]_19 ;
  wire \out_reg[1]_2 ;
  wire \out_reg[1]_20 ;
  wire \out_reg[1]_21 ;
  wire [1:0]\out_reg[1]_22 ;
  wire \out_reg[1]_3 ;
  wire \out_reg[1]_4 ;
  wire [0:0]\out_reg[1]_5 ;
  wire [0:0]\out_reg[1]_6 ;
  wire [0:0]\out_reg[1]_7 ;
  wire \out_reg[1]_8 ;
  wire \out_reg[1]_9 ;
  wire \out_reg[2] ;
  wire \out_reg[2]_0 ;
  wire \out_reg[2]_1 ;
  wire \out_reg[2]_2 ;
  wire \out_reg[2]_3 ;
  wire \out_reg[3] ;
  wire \out_reg[3]_0 ;
  wire \out_reg[3]_1 ;
  wire \out_reg[3]_2 ;
  wire \out_reg[3]_3 ;
  wire \out_reg[3]_4 ;
  wire \out_reg[4] ;
  wire \out_reg[5] ;
  wire \out_reg[6] ;
  wire [5:0]\out_reg[6]_0 ;
  wire \out_reg[7] ;
  wire \out_reg[8] ;
  wire periph_read_parity;
  wire read_parity_reg;
  wire \req_bb_reg[15] ;
  wire rst_n;
  wire rst_n_IBUF;
  wire s_only;
  wire [1:0]state;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[3] ;
  wire stop_cause1;
  wire \val[16]_i_3 ;
  wire [9:0]\val[16]_i_9 ;
  wire \val_reg[12] ;
  wire \val_reg[15] ;
  wire \val_reg[15]_0 ;
  wire [1:0]\val_reg[15]_1 ;
  wire \val_reg[15]_2 ;
  wire [2:0]\val_reg[1] ;
  wire \val_reg[3] ;
  wire [1:0]\val_reg[8] ;
  wire \w_mode_reg[0] ;
  wire \w_times_reg[1] ;
  wire \w_times_reg[1]_0 ;
  wire [1:0]wp;

  debounce db1
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[0]_0 (db4_n_0),
        .mstpit_n_IBUF(mstpit_n_IBUF),
        .mstpit_n_db(mstpit_n_db),
        .\out_reg[1]_0 (\out_reg[1]_22 [0]),
        .\out_reg[1]_1 (rst_n));
  debounce__parameterized3 db10
       (.Q({Q[8:7],Q[4],Q[1:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[2]_0 (\counter_reg[0]_0 ),
        .dv137642(\mon/ems/dv137642 ),
        .i(i[2:0]),
        .\in_sr1_reg[2]_0 (\in_sr1_reg[2] ),
        .\mdt_OBUFT[12]_inst_i_8 ({\mdt_OBUFT[12]_inst_i_8 [2],\mdt_OBUFT[12]_inst_i_8 [0]}),
        .msp_db(msp_db),
        .msqext_db(msqext_db),
        .mwsg_db(mwsg_db),
        .\out_reg[11] (\out_reg[11]_1 ),
        .\out_reg[1]_0 (\out_reg[1] ),
        .\out_reg[1]_1 (\out_reg[1]_4 ),
        .\out_reg[1]_2 (\out_reg[1]_9 ),
        .\out_reg[2]_0 (\out_reg[2] ),
        .\out_reg[3]_0 (\out_reg[3] ),
        .\out_reg[3]_1 (\out_reg[3]_1 ),
        .\out_reg[3]_2 (\out_reg[3]_2 ),
        .\out_reg[3]_3 (\out_reg[3]_3 ),
        .\out_reg[3]_4 (rst_n),
        .periph_read_parity(periph_read_parity),
        .read_parity_reg(read_parity_reg),
        .state(state),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\val_reg[3] ),
        .\state_reg[1] (\state_reg[1]_0 ),
        .\val_reg[12] (\val_reg[12] ));
  debounce__parameterized4 db11
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[1]_0 (\in_sr1_reg[1] ),
        .\in_sr1_reg[1]_1 (db4_n_0),
        .mbr_db(mbr_db),
        .\out_reg[1]_0 (rst_n));
  debounce_6 db12
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mrsc_IBUF(mrsc_IBUF),
        .mrsc_db(mrsc_db));
  debounce_7 db13
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[0]_0 (db4_n_0),
        .mwag_IBUF(mwag_IBUF),
        .mwag_db(mwag_db),
        .\out_reg[1]_0 (rst_n));
  debounce_8 db14
       (.Q(mt_db),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mwlg_IBUF(mwlg_IBUF),
        .mwlg_db(mwlg_db),
        .\out_reg[1]_0 (db14_n_1),
        .\val[16]_i_9 (\val[16]_i_9 [1]),
        .\val[16]_i_9_0 (\br[2]_i_2 [2]));
  debounce_9 db15
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[0]_0 (db4_n_0),
        .mwqg_IBUF(mwqg_IBUF),
        .mwqg_db(mwqg_db),
        .mwyg_db(mwyg_db),
        .\out_reg[1]_0 (db15_n_1),
        .\out_reg[1]_1 (rst_n),
        .\val[16]_i_8 ({\val[16]_i_9 [8],\val[16]_i_9 [2]}));
  debounce_10 db16
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mwebg_IBUF(mwebg_IBUF),
        .mwebg_db(mwebg_db));
  debounce_11 db17
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[0]_0 (db4_n_0),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mwfbg_IBUF(mwfbg_IBUF),
        .mwfbg_db(mwfbg_db),
        .\out_reg[1]_0 (rst_n));
  debounce_12 db18
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mwbbeg_IBUF(mwbbeg_IBUF),
        .mwbbeg_db(mwbbeg_db));
  debounce_13 db19
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mwzg_IBUF(mwzg_IBUF),
        .mwzg_db(mwzg_db),
        .\out_reg[1]_0 (rst_n));
  debounce_14 db2
       (.Q(Q[2]),
        .chan77(chan77),
        .chan772(chan772),
        .\chan77_reg[1] (mwch_db),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0] ),
        .leds_OBUF(leds_OBUF),
        .mctral_n_IBUF(mctral_n_IBUF),
        .mdt1(mdt1),
        .monwt_IBUF(monwt_IBUF),
        .mpal_n_IBUF(mpal_n_IBUF),
        .mrch_db(mrch_db),
        .mrptal_n_IBUF(mrptal_n_IBUF),
        .mscafl_n_IBUF(mscafl_n_IBUF),
        .mscdbl_n_IBUF(mscdbl_n_IBUF),
        .mstp_TRI(mstp_TRI),
        .mtcal_n_IBUF(mtcal_n_IBUF),
        .mwatch_n_IBUF(mwatch_n_IBUF),
        .\out_reg[1]_0 (monwt_db),
        .\out_reg[1]_1 (\out_reg[1]_5 ),
        .\out_reg[1]_10 (\out_reg[1]_20 ),
        .\out_reg[1]_11 (rst_n),
        .\out_reg[1]_2 (\out_reg[1]_12 ),
        .\out_reg[1]_3 (\out_reg[1]_13 ),
        .\out_reg[1]_4 (\out_reg[1]_14 ),
        .\out_reg[1]_5 (\out_reg[1]_15 ),
        .\out_reg[1]_6 (\out_reg[1]_16 ),
        .\out_reg[1]_7 (\out_reg[1]_17 ),
        .\out_reg[1]_8 (\out_reg[1]_18 ),
        .\out_reg[1]_9 (\out_reg[1]_19 ));
  debounce_15 db20
       (.Q(Q[3]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mwbg_IBUF(mwbg_IBUF),
        .\out_reg[1]_0 (mwbg_db),
        .\out_reg[1]_1 (db20_n_1),
        .\val[16]_i_16 (\val[16]_i_9 [7]),
        .\val[16]_i_16_0 (\br[2]_i_2 [6]));
  debounce_16 db21
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mwsg_IBUF(mwsg_IBUF),
        .mwsg_db(mwsg_db),
        .\out_reg[1]_0 (rst_n));
  debounce_17 db22
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mnhsbf_crs(mnhsbf_crs),
        .mrsc_db(mrsc_db),
        .mwg_IBUF(mwg_IBUF),
        .\out_reg[1]_0 (mwg_db),
        .\out_reg[1]_1 (\out_reg[1]_10 ));
  debounce_18 db23
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mwyg_IBUF(mwyg_IBUF),
        .mwyg_db(mwyg_db),
        .\out_reg[1]_0 (rst_n));
  debounce_19 db24
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mrulog_IBUF(mrulog_IBUF),
        .mrulog_db(mrulog_db),
        .mwag_db(mwag_db),
        .\val[16]_i_9 ({\val[16]_i_9 [9],\val[16]_i_9 [0]}),
        .\val[16]_i_9_0 (db20_n_1),
        .\w_pulses_reg[9] (db24_n_1));
  debounce_20 db25
       (.E(E),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mrgg_IBUF(mrgg_IBUF),
        .mwg_db(mwg_db),
        .\out_reg[1]_0 (mrgg_db),
        .\out_reg[1]_1 (rst_n));
  debounce_21 db26
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .mrch_IBUF(mrch_IBUF),
        .mrch_db(mrch_db),
        .mrchg(mrchg),
        .\out_reg[1]_0 (\out_reg[1]_6 ),
        .\out_reg[1]_1 (\out_reg[1]_7 ),
        .stop_cause1(stop_cause1),
        .\val_reg[15] (monwt_db),
        .\val_reg[15]_0 (mwch_db),
        .\val_reg[15]_1 (\val_reg[15] ),
        .\val_reg[15]_2 (\val_reg[15]_0 ),
        .\val_reg[15]_3 (\val_reg[15]_1 ),
        .\val_reg[15]_4 (\val_reg[15]_2 ));
  debounce_22 db27
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mrch_db(mrch_db),
        .mwch_IBUF(mwch_IBUF),
        .\out_reg[1]_0 (mwch_db),
        .\out_reg[1]_1 (\out_reg[1]_8 ),
        .\out_reg[1]_2 (rst_n),
        .\val_reg[1] (monwt_db));
  debounce_23 db28
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0] ),
        .mnisq_IBUF(mnisq_IBUF),
        .mnisq_db(mnisq_db),
        .\out_reg[1]_0 (\counter_reg[0]_0 ));
  debounce_24 db29
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .data12(data12[1]),
        .\gp_reg[1] (mrgg_db),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .msp_IBUF(msp_IBUF),
        .msp_db(msp_db),
        .\out_reg[1]_0 (\out_reg[1]_1 ),
        .\out_reg[1]_1 (\out_reg[1]_3 ),
        .\out_reg[1]_2 (rst_n),
        .wp(wp[1]),
        .\wp_reg[1] (\val[16]_i_9 [6]));
  debounce__parameterized0 db3
       (.D(D),
        .Q({Q[8:2],mt_db,Q[1:0]}),
        .\br[2]_i_2_0 (\br[2]_i_2 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0]_0 ),
        .i(i[4:3]),
        .\in_sr1_reg[11]_0 (db4_n_0),
        .mbr_db(mbr_db),
        .\mdt_OBUFT[14]_inst_i_5 (\mdt_OBUFT[14]_inst_i_5 ),
        .\mdt_OBUFT[14]_inst_i_5_0 (\mdt_OBUFT[12]_inst_i_8 ),
        .\mdt_OBUFT[14]_inst_i_5_1 (\out_reg[3]_1 ),
        .\mdt_OBUFT[15]_inst_i_2 (\mdt_OBUFT[15]_inst_i_2 ),
        .mrch_db(mrch_db),
        .mwbbeg_db(mwbbeg_db),
        .mwebg_db(mwebg_db),
        .mwzg_db(mwzg_db),
        .\out_reg[2]_0 (\out_reg[2]_2 ),
        .\out_reg[4]_0 (\out_reg[4] ),
        .\out_reg[8]_0 (\out_reg[8] ),
        .\req_bb_reg[15] (\req_bb_reg[15] ),
        .rst_n(rst_n),
        .rst_n_IBUF(rst_n_IBUF),
        .s_only(s_only),
        .s_only_reg(db3_n_1),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[3] (\state_reg[3] ),
        .\val[16]_i_10_0 (\val[16]_i_9 [5:3]),
        .\val[16]_i_10_1 (mwch_db),
        .\val[16]_i_14_0 (monwt_db),
        .\val[16]_i_3_0 (\val[16]_i_3 ),
        .\val[16]_i_3_1 (db14_n_1),
        .\val[16]_i_3_2 (db24_n_1),
        .\val[16]_i_3_3 (db15_n_1),
        .\val_reg[1] (\val_reg[1] ),
        .\val_reg[3] (\val_reg[3] ),
        .\w_mode_reg[0] (\w_mode_reg[0] ),
        .\w_times_reg[1] (\w_times_reg[1] ),
        .\w_times_reg[1]_0 (\w_times_reg[1]_0 ));
  debounce_25 db30
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0]_0 ),
        .data12(data12[0]),
        .dinb(dinb),
        .mgp_n_IBUF(mgp_n_IBUF),
        .\out_reg[1]_0 (\out_reg[1]_0 ),
        .\out_reg[1]_1 (\out_reg[1]_2 ),
        .wp(wp[0]),
        .\wp_reg[0] (mrgg_db),
        .\wp_reg[0]_0 (\val[16]_i_9 [6]));
  debounce_26 db31
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr2_reg[0]_0 (\in_sr2_reg[0] ),
        .mreqin_IBUF(mreqin_IBUF),
        .mreqin_db(mreqin_db),
        .\out_reg[1]_0 (\out_reg[1]_22 [1]),
        .\out_reg[1]_1 (rst_n));
  debounce_27 db32
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0]_0 ),
        .mtcsa_n_IBUF(mtcsa_n_IBUF),
        .mtcsa_n_db(mtcsa_n_db));
  debounce__parameterized1 db4
       (.\FSM_sequential_state[2]_i_3_0 (mrgg_db),
        .\FSM_sequential_state[2]_i_7_0 (Q[4]),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .Q(\out_reg[16] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ct(ct),
        .eb(eb),
        .\in_sr1_reg[15]_0 (\in_sr1_reg[15] ),
        .mgojam(mgojam),
        .mgojam_IBUF(mgojam_IBUF),
        .miip_db(miip_db),
        .mwbg_db(mwbg_db),
        .mwebg_db(mwebg_db),
        .\out_reg[10]_0 (\out_reg[10] ),
        .\out_reg[11]_0 (\out_reg[11] ),
        .\out_reg[11]_1 (\out_reg[11]_0 ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[12]_1 (\out_reg[12]_0 ),
        .\out_reg[13]_0 (\out_reg[13] ),
        .\out_reg[14]_0 (\out_reg[14] ),
        .\out_reg[16]_0 (\out_reg[16]_0 ),
        .\out_reg[1]_0 (\out_reg[1]_21 ),
        .\out_reg[2]_0 (\out_reg[2]_0 ),
        .\out_reg[2]_1 (\out_reg[2]_1 ),
        .\out_reg[2]_2 (\out_reg[2]_3 ),
        .\out_reg[3]_0 (\out_reg[3]_0 ),
        .\out_reg[3]_1 (\out_reg[3]_4 ),
        .\out_reg[5]_0 (\out_reg[5] ),
        .\out_reg[6]_0 (\out_reg[6] ),
        .\out_reg[7]_0 (\out_reg[7] ),
        .rst_n(db4_n_0),
        .rst_n_IBUF(rst_n_IBUF),
        .state(state),
        .\val_reg[3] (db3_n_1),
        .\val_reg[8] (\val_reg[8] ));
  debounce_28 db5
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[0]_0 (db4_n_0),
        .miip_IBUF(miip_IBUF),
        .miip_db(miip_db),
        .\out_reg[1]_0 (rst_n));
  debounce_29 db6
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (rst_n),
        .minhl_IBUF(minhl_IBUF),
        .minhl_db(minhl_db));
  debounce_30 db7
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\in_sr1_reg[0]_0 (db4_n_0),
        .minkl_IBUF(minkl_IBUF),
        .minkl_db(minkl_db),
        .\out_reg[1]_0 (rst_n));
  debounce_31 db8
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0] ),
        .msqext_IBUF(msqext_IBUF),
        .msqext_db(msqext_db),
        .\out_reg[1]_0 (rst_n));
  debounce__parameterized2 db9
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg[0]_0 (\counter_reg[0]_0 ),
        .dv137642(\mon/ems/dv137642 ),
        .\in_sr1_reg[5]_0 (\in_sr1_reg[5] ),
        .\in_sr1_reg[5]_1 (db4_n_0),
        .\out_reg[1]_0 (\out_reg[1]_11 ),
        .\out_reg[1]_1 (rst_n),
        .\out_reg[6]_0 (\out_reg[6]_0 ));
endmodule

module mon_adc
   (daddr_in,
    dclk_in,
    den_in,
    di_in,
    dwe_in,
    reset_in,
    vauxp7,
    vauxn7,
    vauxp12,
    vauxn12,
    vauxp14,
    vauxn14,
    vauxp15,
    vauxn15,
    busy_out,
    channel_out,
    do_out,
    drdy_out,
    eoc_out,
    eos_out,
    alarm_out,
    vp_in,
    vn_in);
  input [6:0]daddr_in;
  input dclk_in;
  input den_in;
  input [15:0]di_in;
  input dwe_in;
  input reset_in;
  input vauxp7;
  input vauxn7;
  input vauxp12;
  input vauxn12;
  input vauxp14;
  input vauxn14;
  input vauxp15;
  input vauxn15;
  output busy_out;
  output [4:0]channel_out;
  output [15:0]do_out;
  output drdy_out;
  output eoc_out;
  output eos_out;
  output alarm_out;
  input vp_in;
  input vn_in;

  wire alarm_out;
  wire busy_out;
  wire [4:0]channel_out;
  wire [6:0]daddr_in;
  wire dclk_in;
  wire den_in;
  wire [15:0]di_in;
  wire [15:0]do_out;
  wire drdy_out;
  wire dwe_in;
  wire eoc_out;
  wire eos_out;
  wire reset_in;
  wire vauxn12;
  wire vauxn14;
  wire vauxn15;
  wire vauxn7;
  wire vauxp12;
  wire vauxp14;
  wire vauxp15;
  wire vauxp7;
  wire vn_in;
  wire vp_in;
  wire NLW_inst_JTAGBUSY_UNCONNECTED;
  wire NLW_inst_JTAGLOCKED_UNCONNECTED;
  wire NLW_inst_JTAGMODIFIED_UNCONNECTED;
  wire NLW_inst_OT_UNCONNECTED;
  wire [6:0]NLW_inst_ALM_UNCONNECTED;
  wire [4:0]NLW_inst_MUXADDR_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  XADC #(
    .INIT_40(16'h3000),
    .INIT_41(16'h21AF),
    .INIT_42(16'h3D00),
    .INIT_43(16'h0000),
    .INIT_44(16'h0000),
    .INIT_45(16'h0000),
    .INIT_46(16'h0000),
    .INIT_47(16'h0000),
    .INIT_48(16'h0700),
    .INIT_49(16'hD080),
    .INIT_4A(16'h0700),
    .INIT_4B(16'hD080),
    .INIT_4C(16'h0000),
    .INIT_4D(16'h0000),
    .INIT_4E(16'h0000),
    .INIT_4F(16'hD080),
    .INIT_50(16'hB5ED),
    .INIT_51(16'h57E4),
    .INIT_52(16'hA147),
    .INIT_53(16'hCA33),
    .INIT_54(16'hA93A),
    .INIT_55(16'h52C6),
    .INIT_56(16'h9555),
    .INIT_57(16'hAE4E),
    .INIT_58(16'h5999),
    .INIT_59(16'h5555),
    .INIT_5A(16'h9999),
    .INIT_5B(16'h6AAA),
    .INIT_5C(16'h5111),
    .INIT_5D(16'h5111),
    .INIT_5E(16'h91EB),
    .INIT_5F(16'h6666),
    .IS_CONVSTCLK_INVERTED(1'b0),
    .IS_DCLK_INVERTED(1'b0),
    .SIM_DEVICE("ZYNQ"),
    .SIM_MONITOR_FILE("design.txt")) 
    inst
       (.ALM({alarm_out,NLW_inst_ALM_UNCONNECTED[6:0]}),
        .BUSY(busy_out),
        .CHANNEL(channel_out),
        .CONVST(1'b0),
        .CONVSTCLK(1'b0),
        .DADDR(daddr_in),
        .DCLK(dclk_in),
        .DEN(den_in),
        .DI(di_in),
        .DO(do_out),
        .DRDY(drdy_out),
        .DWE(dwe_in),
        .EOC(eoc_out),
        .EOS(eos_out),
        .JTAGBUSY(NLW_inst_JTAGBUSY_UNCONNECTED),
        .JTAGLOCKED(NLW_inst_JTAGLOCKED_UNCONNECTED),
        .JTAGMODIFIED(NLW_inst_JTAGMODIFIED_UNCONNECTED),
        .MUXADDR(NLW_inst_MUXADDR_UNCONNECTED[4:0]),
        .OT(NLW_inst_OT_UNCONNECTED),
        .RESET(reset_in),
        .VAUXN({vauxn15,vauxn14,1'b0,vauxn12,1'b0,1'b0,1'b0,1'b0,vauxn7,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VAUXP({vauxp15,vauxp14,1'b0,vauxp12,1'b0,1'b0,1'b0,1'b0,vauxp7,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VN(vn_in),
        .VP(vp_in));
endmodule

module monitor
   (rst_n,
    dout,
    eb,
    i,
    wp,
    data12,
    rst_n_0,
    rst_n_1,
    periph_read_parity,
    \val_reg[4] ,
    w_mode,
    ct,
    s_only,
    \state_reg[3] ,
    w_pulses,
    \w_pulses_reg[6] ,
    w_times,
    \s_mct_reg[2] ,
    \val_reg[9] ,
    \val_reg[1] ,
    \val_reg[5] ,
    chan772,
    \req_bb_reg[15] ,
    \state_reg[3]_0 ,
    \state_reg[1] ,
    \request_reg[4] ,
    \state_reg[2] ,
    \state_reg[3]_1 ,
    \state_reg[3]_2 ,
    \FSM_sequential_state_reg[1] ,
    mnhsbf_crs,
    \ch15_read_sr_reg[0] ,
    \FSM_sequential_state_reg[2] ,
    mstp_TRI,
    oe_n_OBUF,
    chan77,
    leds_OBUF,
    mnhsbf_TRI,
    mamu_TRI,
    \mdt_TRI[16] ,
    \mdt_TRI[15] ,
    \mdt_TRI[14] ,
    \mdt_TRI[13] ,
    \mdt_TRI[12] ,
    \mdt_TRI[11] ,
    \mdt_TRI[10] ,
    \mdt_TRI[9] ,
    \mdt_TRI[8] ,
    \mdt_TRI[7] ,
    \mdt_TRI[6] ,
    \mdt_TRI[5] ,
    \mdt_TRI[4] ,
    \mdt_TRI[3] ,
    \mdt_TRI[2] ,
    \mdt_TRI[1] ,
    monpar_TRI,
    monwbk_TRI,
    \data_TRI[0] ,
    mstrt_TRI,
    mtcsai_TRI,
    rd_n_OBUF,
    dbg_OBUF,
    wr_n_OBUF,
    mnhrpt_TRI,
    mnhnc_TRI,
    nhalga_TRI,
    nhstrt1_OBUF,
    nhstrt2_OBUF,
    doscal_TRI,
    dbltst_TRI,
    CLK,
    clk_IBUF_BUFG,
    \val_reg[3] ,
    \val_reg[2] ,
    \val_reg[1]_0 ,
    \st_reg[3] ,
    \st_reg[2] ,
    \st_reg[1] ,
    \wp_reg[1] ,
    \wp_reg[0] ,
    \gp_reg[1] ,
    \gp_reg[0] ,
    Q,
    read_parity_reg,
    dinb,
    mrgg_db,
    \chan77_reg[2] ,
    mgojam_IBUF,
    monwt_db,
    rst_n_IBUF,
    \val_reg[1]_1 ,
    \read_data_reg[16] ,
    \val_reg[12] ,
    \val_reg[14] ,
    \val_reg[13] ,
    \val_reg[12]_0 ,
    \val_reg[11] ,
    \val_reg[10] ,
    \val_reg[9]_0 ,
    \val_reg[8] ,
    \val_reg[7] ,
    \val_reg[6] ,
    \val_reg[5]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_2 ,
    mwfbg_db,
    \val[16]_i_7 ,
    E,
    \val[16]_i_7_0 ,
    mrchg,
    \val_reg[1]_3 ,
    mwch_db,
    mwg_db,
    mrulog_db,
    \val_reg[16] ,
    \val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    \val_reg[16]_3 ,
    minkl_db,
    minhl_db,
    miip_db,
    mstpit_n_db,
    \val_reg[1]_4 ,
    mreqin_db,
    \state_reg[0] ,
    mtcsa_n_db,
    \mdt_OBUFT[14]_inst_i_2 ,
    \mdt_OBUFT[14]_inst_i_2_0 ,
    \mdt_OBUFT[12]_inst_i_7 ,
    \read_data_reg[1] ,
    mrsc_db,
    \mdt_OBUFT[5]_inst_i_2 ,
    \FSM_sequential_state[2]_i_3 ,
    msqext_db,
    txe_n_IBUF,
    mdt1,
    \mdt_OBUFT[14]_inst_i_2_1 ,
    \writeback_eaddr_reg[1] ,
    \writeback_eaddr_reg[1]_0 ,
    \mdt_OBUFT[15]_inst_i_1 ,
    data_IBUF,
    mnisq_db,
    stop_cause1,
    mpal_n_IBUF,
    \sq_reg[10] ,
    D,
    \br_reg[2] ,
    \br_reg[1] ,
    \val_reg[15] ,
    \val_reg[15]_0 ,
    \chan77_reg[9] ,
    \chan77_reg[8] ,
    \chan77_reg[7] ,
    \chan77_reg[6] ,
    \chan77_reg[5] ,
    \chan77_reg[4] ,
    \chan77_reg[3] ,
    \chan77_reg[2]_0 ,
    \chan77_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    rxf_n_IBUF,
    p4sw_p,
    p4sw_n,
    mtemp_p,
    mtemp_n,
    bplssw_p,
    bplssw_n,
    p3v3io_p,
    p3v3io_n,
    mwarnf_n_IBUF,
    mpipal_n_IBUF,
    mwatch_n_IBUF,
    mrptal_n_IBUF,
    mtcal_n_IBUF,
    mctral_n_IBUF,
    mscdbl_n_IBUF,
    mscafl_n_IBUF,
    \alarms_reg[1] );
  output rst_n;
  output [7:0]dout;
  output [11:9]eb;
  output [4:0]i;
  output [1:0]wp;
  output [1:0]data12;
  output rst_n_0;
  output rst_n_1;
  output periph_read_parity;
  output [1:0]\val_reg[4] ;
  output [2:0]w_mode;
  output ct;
  output s_only;
  output [2:0]\state_reg[3] ;
  output [9:0]w_pulses;
  output \w_pulses_reg[6] ;
  output [12:1]w_times;
  output [1:0]\s_mct_reg[2] ;
  output \val_reg[9] ;
  output \val_reg[1] ;
  output \val_reg[5] ;
  output chan772;
  output [0:0]\req_bb_reg[15] ;
  output \state_reg[3]_0 ;
  output \state_reg[1] ;
  output [3:0]\request_reg[4] ;
  output \state_reg[2] ;
  output \state_reg[3]_1 ;
  output \state_reg[3]_2 ;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output mnhsbf_crs;
  output \ch15_read_sr_reg[0] ;
  output \FSM_sequential_state_reg[2] ;
  output mstp_TRI;
  output oe_n_OBUF;
  output [9:1]chan77;
  output [1:0]leds_OBUF;
  output mnhsbf_TRI;
  output mamu_TRI;
  output \mdt_TRI[16] ;
  output \mdt_TRI[15] ;
  output \mdt_TRI[14] ;
  output \mdt_TRI[13] ;
  output \mdt_TRI[12] ;
  output \mdt_TRI[11] ;
  output \mdt_TRI[10] ;
  output \mdt_TRI[9] ;
  output \mdt_TRI[8] ;
  output \mdt_TRI[7] ;
  output \mdt_TRI[6] ;
  output \mdt_TRI[5] ;
  output \mdt_TRI[4] ;
  output \mdt_TRI[3] ;
  output \mdt_TRI[2] ;
  output \mdt_TRI[1] ;
  output monpar_TRI;
  output monwbk_TRI;
  output \data_TRI[0] ;
  output mstrt_TRI;
  output mtcsai_TRI;
  output rd_n_OBUF;
  output [2:0]dbg_OBUF;
  output wr_n_OBUF;
  output mnhrpt_TRI;
  output mnhnc_TRI;
  output nhalga_TRI;
  output nhstrt1_OBUF;
  output nhstrt2_OBUF;
  output doscal_TRI;
  output dbltst_TRI;
  input CLK;
  input clk_IBUF_BUFG;
  input \val_reg[3] ;
  input \val_reg[2] ;
  input \val_reg[1]_0 ;
  input \st_reg[3] ;
  input \st_reg[2] ;
  input \st_reg[1] ;
  input \wp_reg[1] ;
  input \wp_reg[0] ;
  input \gp_reg[1] ;
  input \gp_reg[0] ;
  input [8:0]Q;
  input read_parity_reg;
  input [0:0]dinb;
  input mrgg_db;
  input \chan77_reg[2] ;
  input mgojam_IBUF;
  input monwt_db;
  input rst_n_IBUF;
  input \val_reg[1]_1 ;
  input [15:0]\read_data_reg[16] ;
  input \val_reg[12] ;
  input \val_reg[14] ;
  input \val_reg[13] ;
  input \val_reg[12]_0 ;
  input \val_reg[11] ;
  input \val_reg[10] ;
  input \val_reg[9]_0 ;
  input \val_reg[8] ;
  input \val_reg[7] ;
  input \val_reg[6] ;
  input \val_reg[5]_0 ;
  input \val_reg[4]_0 ;
  input \val_reg[3]_0 ;
  input \val_reg[2]_0 ;
  input \val_reg[1]_2 ;
  input mwfbg_db;
  input \val[16]_i_7 ;
  input [0:0]E;
  input \val[16]_i_7_0 ;
  input mrchg;
  input [0:0]\val_reg[1]_3 ;
  input mwch_db;
  input mwg_db;
  input mrulog_db;
  input [0:0]\val_reg[16] ;
  input [0:0]\val_reg[16]_0 ;
  input [0:0]\val_reg[16]_1 ;
  input [0:0]\val_reg[16]_2 ;
  input [0:0]\val_reg[16]_3 ;
  input minkl_db;
  input minhl_db;
  input miip_db;
  input mstpit_n_db;
  input \val_reg[1]_4 ;
  input mreqin_db;
  input \state_reg[0] ;
  input mtcsa_n_db;
  input \mdt_OBUFT[14]_inst_i_2 ;
  input \mdt_OBUFT[14]_inst_i_2_0 ;
  input \mdt_OBUFT[12]_inst_i_7 ;
  input \read_data_reg[1] ;
  input mrsc_db;
  input \mdt_OBUFT[5]_inst_i_2 ;
  input \FSM_sequential_state[2]_i_3 ;
  input msqext_db;
  input txe_n_IBUF;
  input mdt1;
  input \mdt_OBUFT[14]_inst_i_2_1 ;
  input \writeback_eaddr_reg[1] ;
  input \writeback_eaddr_reg[1]_0 ;
  input \mdt_OBUFT[15]_inst_i_1 ;
  input [7:0]data_IBUF;
  input mnisq_db;
  input stop_cause1;
  input mpal_n_IBUF;
  input [0:0]\sq_reg[10] ;
  input [5:0]D;
  input \br_reg[2] ;
  input \br_reg[1] ;
  input [0:0]\val_reg[15] ;
  input [0:0]\val_reg[15]_0 ;
  input \chan77_reg[9] ;
  input \chan77_reg[8] ;
  input \chan77_reg[7] ;
  input \chan77_reg[6] ;
  input \chan77_reg[5] ;
  input \chan77_reg[4] ;
  input \chan77_reg[3] ;
  input \chan77_reg[2]_0 ;
  input \chan77_reg[1] ;
  input \FSM_sequential_state_reg[0] ;
  input rxf_n_IBUF;
  input p4sw_p;
  input p4sw_n;
  input mtemp_p;
  input mtemp_n;
  input bplssw_p;
  input bplssw_n;
  input p3v3io_p;
  input p3v3io_n;
  input mwarnf_n_IBUF;
  input mpipal_n_IBUF;
  input mwatch_n_IBUF;
  input mrptal_n_IBUF;
  input mtcal_n_IBUF;
  input mctral_n_IBUF;
  input mscdbl_n_IBUF;
  input mscafl_n_IBUF;
  input [1:0]\alarms_reg[1] ;

  wire CLK;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[2]_i_3 ;
  wire \FSM_sequential_state_reg[0] ;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire [8:0]Q;
  wire adv_s;
  wire adv_s7_out;
  wire [14:8]agc_fixed_data;
  wire agc_fixed_read_done;
  wire [11:0]alarms;
  wire [1:0]\alarms_reg[1] ;
  wire [2:0]bank;
  wire bplssw_n;
  wire bplssw_p;
  wire \br_reg[1] ;
  wire \br_reg[2] ;
  wire ch15_read;
  wire \ch15_read_sr_reg[0] ;
  wire [10:10]chan13;
  wire [9:1]chan77;
  wire chan772;
  wire \chan77_reg[1] ;
  wire \chan77_reg[2] ;
  wire \chan77_reg[2]_0 ;
  wire \chan77_reg[3] ;
  wire \chan77_reg[4] ;
  wire \chan77_reg[5] ;
  wire \chan77_reg[6] ;
  wire \chan77_reg[7] ;
  wire \chan77_reg[8] ;
  wire \chan77_reg[9] ;
  wire clk_IBUF_BUFG;
  wire [39:0]cmd;
  wire [15:0]cmd_addr;
  wire cmd_ctrl_n_0;
  wire cmd_ctrl_n_100;
  wire cmd_ctrl_n_101;
  wire cmd_ctrl_n_102;
  wire cmd_ctrl_n_103;
  wire cmd_ctrl_n_104;
  wire cmd_ctrl_n_105;
  wire cmd_ctrl_n_106;
  wire cmd_ctrl_n_107;
  wire cmd_ctrl_n_108;
  wire cmd_ctrl_n_109;
  wire cmd_ctrl_n_110;
  wire cmd_ctrl_n_111;
  wire cmd_ctrl_n_112;
  wire cmd_ctrl_n_113;
  wire cmd_ctrl_n_114;
  wire cmd_ctrl_n_115;
  wire cmd_ctrl_n_116;
  wire cmd_ctrl_n_117;
  wire cmd_ctrl_n_118;
  wire cmd_ctrl_n_119;
  wire cmd_ctrl_n_120;
  wire cmd_ctrl_n_121;
  wire cmd_ctrl_n_122;
  wire cmd_ctrl_n_123;
  wire cmd_ctrl_n_124;
  wire cmd_ctrl_n_125;
  wire cmd_ctrl_n_126;
  wire cmd_ctrl_n_127;
  wire cmd_ctrl_n_136;
  wire cmd_ctrl_n_137;
  wire cmd_ctrl_n_138;
  wire cmd_ctrl_n_139;
  wire cmd_ctrl_n_140;
  wire cmd_ctrl_n_141;
  wire cmd_ctrl_n_152;
  wire cmd_ctrl_n_153;
  wire cmd_ctrl_n_154;
  wire cmd_ctrl_n_155;
  wire cmd_ctrl_n_156;
  wire cmd_ctrl_n_157;
  wire cmd_ctrl_n_158;
  wire cmd_ctrl_n_159;
  wire cmd_ctrl_n_160;
  wire cmd_ctrl_n_161;
  wire cmd_ctrl_n_162;
  wire cmd_ctrl_n_163;
  wire cmd_ctrl_n_164;
  wire cmd_ctrl_n_166;
  wire cmd_ctrl_n_167;
  wire cmd_ctrl_n_168;
  wire cmd_ctrl_n_169;
  wire cmd_ctrl_n_170;
  wire cmd_ctrl_n_171;
  wire cmd_ctrl_n_172;
  wire cmd_ctrl_n_173;
  wire cmd_ctrl_n_174;
  wire cmd_ctrl_n_177;
  wire cmd_ctrl_n_179;
  wire cmd_ctrl_n_180;
  wire cmd_ctrl_n_181;
  wire cmd_ctrl_n_182;
  wire cmd_ctrl_n_193;
  wire cmd_ctrl_n_194;
  wire cmd_ctrl_n_195;
  wire cmd_ctrl_n_196;
  wire cmd_ctrl_n_197;
  wire cmd_ctrl_n_198;
  wire cmd_ctrl_n_199;
  wire cmd_ctrl_n_200;
  wire cmd_ctrl_n_201;
  wire cmd_ctrl_n_202;
  wire cmd_ctrl_n_203;
  wire cmd_ctrl_n_204;
  wire cmd_ctrl_n_205;
  wire cmd_ctrl_n_206;
  wire cmd_ctrl_n_207;
  wire cmd_ctrl_n_208;
  wire cmd_ctrl_n_223;
  wire cmd_ctrl_n_224;
  wire cmd_ctrl_n_225;
  wire cmd_ctrl_n_226;
  wire cmd_ctrl_n_227;
  wire cmd_ctrl_n_228;
  wire cmd_ctrl_n_229;
  wire cmd_ctrl_n_230;
  wire cmd_ctrl_n_231;
  wire cmd_ctrl_n_232;
  wire cmd_ctrl_n_233;
  wire cmd_ctrl_n_234;
  wire cmd_ctrl_n_235;
  wire cmd_ctrl_n_236;
  wire cmd_ctrl_n_237;
  wire cmd_ctrl_n_238;
  wire cmd_ctrl_n_239;
  wire cmd_ctrl_n_240;
  wire cmd_ctrl_n_241;
  wire cmd_ctrl_n_242;
  wire cmd_ctrl_n_243;
  wire cmd_ctrl_n_244;
  wire cmd_ctrl_n_245;
  wire cmd_ctrl_n_246;
  wire cmd_ctrl_n_248;
  wire cmd_ctrl_n_249;
  wire cmd_ctrl_n_250;
  wire cmd_ctrl_n_251;
  wire cmd_ctrl_n_252;
  wire cmd_ctrl_n_253;
  wire cmd_ctrl_n_254;
  wire cmd_ctrl_n_255;
  wire cmd_ctrl_n_256;
  wire cmd_ctrl_n_257;
  wire cmd_ctrl_n_258;
  wire cmd_ctrl_n_259;
  wire cmd_ctrl_n_260;
  wire cmd_ctrl_n_261;
  wire cmd_ctrl_n_262;
  wire cmd_ctrl_n_263;
  wire cmd_ctrl_n_41;
  wire cmd_ctrl_n_42;
  wire cmd_ctrl_n_43;
  wire cmd_ctrl_n_44;
  wire cmd_ctrl_n_45;
  wire cmd_ctrl_n_46;
  wire cmd_ctrl_n_47;
  wire cmd_ctrl_n_48;
  wire cmd_ctrl_n_49;
  wire cmd_ctrl_n_50;
  wire cmd_ctrl_n_51;
  wire cmd_ctrl_n_52;
  wire cmd_ctrl_n_53;
  wire cmd_ctrl_n_54;
  wire cmd_ctrl_n_55;
  wire cmd_ctrl_n_56;
  wire cmd_ctrl_n_57;
  wire cmd_ctrl_n_58;
  wire cmd_ctrl_n_59;
  wire cmd_ctrl_n_60;
  wire cmd_ctrl_n_61;
  wire cmd_ctrl_n_65;
  wire cmd_ctrl_n_67;
  wire cmd_ctrl_n_68;
  wire cmd_ctrl_n_69;
  wire cmd_ctrl_n_70;
  wire cmd_ctrl_n_71;
  wire cmd_ctrl_n_72;
  wire cmd_ctrl_n_73;
  wire cmd_ctrl_n_74;
  wire cmd_ctrl_n_75;
  wire cmd_ctrl_n_76;
  wire cmd_ctrl_n_77;
  wire cmd_ctrl_n_78;
  wire cmd_ctrl_n_79;
  wire cmd_ctrl_n_80;
  wire cmd_ctrl_n_81;
  wire cmd_ctrl_n_82;
  wire cmd_ctrl_n_83;
  wire cmd_ctrl_n_84;
  wire cmd_ctrl_n_85;
  wire cmd_ctrl_n_86;
  wire cmd_ctrl_n_87;
  wire cmd_ctrl_n_88;
  wire cmd_ctrl_n_89;
  wire cmd_ctrl_n_90;
  wire cmd_ctrl_n_91;
  wire cmd_ctrl_n_92;
  wire cmd_ctrl_n_93;
  wire cmd_ctrl_n_94;
  wire cmd_ctrl_n_95;
  wire cmd_ctrl_n_96;
  wire cmd_ctrl_n_97;
  wire cmd_ctrl_n_98;
  wire cmd_ctrl_n_99;
  wire [15:0]cmd_data;
  wire cmd_fifo_empty;
  wire cmd_read_en;
  wire cmd_ready;
  wire cmd_write_flag;
  wire [63:0]crs_bank_en;
  wire crs_n_20;
  wire crs_n_21;
  wire crs_n_22;
  wire crs_n_23;
  wire crs_n_24;
  wire crs_n_25;
  wire crs_n_26;
  wire crs_n_27;
  wire crs_n_28;
  wire crs_n_29;
  wire crs_n_30;
  wire crs_n_31;
  wire crs_n_32;
  wire crs_n_33;
  wire crs_read_en;
  wire crs_write_en;
  wire ct;
  wire ctmr_n_0;
  wire ctmr_n_1;
  wire ctmr_n_10;
  wire ctmr_n_100;
  wire ctmr_n_101;
  wire ctmr_n_102;
  wire ctmr_n_103;
  wire ctmr_n_104;
  wire ctmr_n_105;
  wire ctmr_n_106;
  wire ctmr_n_107;
  wire ctmr_n_108;
  wire ctmr_n_109;
  wire ctmr_n_11;
  wire ctmr_n_110;
  wire ctmr_n_111;
  wire ctmr_n_112;
  wire ctmr_n_113;
  wire ctmr_n_114;
  wire ctmr_n_115;
  wire ctmr_n_116;
  wire ctmr_n_117;
  wire ctmr_n_118;
  wire ctmr_n_119;
  wire ctmr_n_12;
  wire ctmr_n_120;
  wire ctmr_n_121;
  wire ctmr_n_122;
  wire ctmr_n_123;
  wire ctmr_n_124;
  wire ctmr_n_125;
  wire ctmr_n_126;
  wire ctmr_n_127;
  wire ctmr_n_128;
  wire ctmr_n_129;
  wire ctmr_n_13;
  wire ctmr_n_130;
  wire ctmr_n_131;
  wire ctmr_n_132;
  wire ctmr_n_133;
  wire ctmr_n_134;
  wire ctmr_n_135;
  wire ctmr_n_136;
  wire ctmr_n_137;
  wire ctmr_n_138;
  wire ctmr_n_139;
  wire ctmr_n_14;
  wire ctmr_n_140;
  wire ctmr_n_141;
  wire ctmr_n_142;
  wire ctmr_n_143;
  wire ctmr_n_144;
  wire ctmr_n_145;
  wire ctmr_n_146;
  wire ctmr_n_147;
  wire ctmr_n_148;
  wire ctmr_n_149;
  wire ctmr_n_15;
  wire ctmr_n_150;
  wire ctmr_n_151;
  wire ctmr_n_152;
  wire ctmr_n_153;
  wire ctmr_n_154;
  wire ctmr_n_155;
  wire ctmr_n_156;
  wire ctmr_n_157;
  wire ctmr_n_158;
  wire ctmr_n_159;
  wire ctmr_n_16;
  wire ctmr_n_160;
  wire ctmr_n_161;
  wire ctmr_n_162;
  wire ctmr_n_163;
  wire ctmr_n_164;
  wire ctmr_n_165;
  wire ctmr_n_166;
  wire ctmr_n_167;
  wire ctmr_n_168;
  wire ctmr_n_169;
  wire ctmr_n_17;
  wire ctmr_n_170;
  wire ctmr_n_171;
  wire ctmr_n_172;
  wire ctmr_n_173;
  wire ctmr_n_174;
  wire ctmr_n_175;
  wire ctmr_n_176;
  wire ctmr_n_177;
  wire ctmr_n_178;
  wire ctmr_n_179;
  wire ctmr_n_18;
  wire ctmr_n_180;
  wire ctmr_n_181;
  wire ctmr_n_182;
  wire ctmr_n_183;
  wire ctmr_n_184;
  wire ctmr_n_185;
  wire ctmr_n_186;
  wire ctmr_n_187;
  wire ctmr_n_188;
  wire ctmr_n_189;
  wire ctmr_n_19;
  wire ctmr_n_190;
  wire ctmr_n_191;
  wire ctmr_n_192;
  wire ctmr_n_193;
  wire ctmr_n_194;
  wire ctmr_n_195;
  wire ctmr_n_196;
  wire ctmr_n_197;
  wire ctmr_n_198;
  wire ctmr_n_199;
  wire ctmr_n_2;
  wire ctmr_n_20;
  wire ctmr_n_200;
  wire ctmr_n_201;
  wire ctmr_n_202;
  wire ctmr_n_203;
  wire ctmr_n_204;
  wire ctmr_n_205;
  wire ctmr_n_206;
  wire ctmr_n_207;
  wire ctmr_n_208;
  wire ctmr_n_209;
  wire ctmr_n_21;
  wire ctmr_n_210;
  wire ctmr_n_211;
  wire ctmr_n_212;
  wire ctmr_n_213;
  wire ctmr_n_214;
  wire ctmr_n_215;
  wire ctmr_n_216;
  wire ctmr_n_217;
  wire ctmr_n_218;
  wire ctmr_n_219;
  wire ctmr_n_22;
  wire ctmr_n_220;
  wire ctmr_n_221;
  wire ctmr_n_222;
  wire ctmr_n_223;
  wire ctmr_n_224;
  wire ctmr_n_225;
  wire ctmr_n_226;
  wire ctmr_n_227;
  wire ctmr_n_228;
  wire ctmr_n_229;
  wire ctmr_n_23;
  wire ctmr_n_230;
  wire ctmr_n_231;
  wire ctmr_n_232;
  wire ctmr_n_233;
  wire ctmr_n_234;
  wire ctmr_n_235;
  wire ctmr_n_236;
  wire ctmr_n_237;
  wire ctmr_n_238;
  wire ctmr_n_239;
  wire ctmr_n_24;
  wire ctmr_n_240;
  wire ctmr_n_241;
  wire ctmr_n_242;
  wire ctmr_n_243;
  wire ctmr_n_244;
  wire ctmr_n_245;
  wire ctmr_n_246;
  wire ctmr_n_247;
  wire ctmr_n_248;
  wire ctmr_n_249;
  wire ctmr_n_25;
  wire ctmr_n_250;
  wire ctmr_n_251;
  wire ctmr_n_252;
  wire ctmr_n_253;
  wire ctmr_n_254;
  wire ctmr_n_255;
  wire ctmr_n_256;
  wire ctmr_n_257;
  wire ctmr_n_258;
  wire ctmr_n_259;
  wire ctmr_n_26;
  wire ctmr_n_260;
  wire ctmr_n_261;
  wire ctmr_n_262;
  wire ctmr_n_263;
  wire ctmr_n_264;
  wire ctmr_n_265;
  wire ctmr_n_266;
  wire ctmr_n_267;
  wire ctmr_n_268;
  wire ctmr_n_269;
  wire ctmr_n_27;
  wire ctmr_n_270;
  wire ctmr_n_271;
  wire ctmr_n_272;
  wire ctmr_n_273;
  wire ctmr_n_274;
  wire ctmr_n_275;
  wire ctmr_n_276;
  wire ctmr_n_277;
  wire ctmr_n_278;
  wire ctmr_n_279;
  wire ctmr_n_28;
  wire ctmr_n_280;
  wire ctmr_n_281;
  wire ctmr_n_282;
  wire ctmr_n_283;
  wire ctmr_n_284;
  wire ctmr_n_285;
  wire ctmr_n_286;
  wire ctmr_n_287;
  wire ctmr_n_288;
  wire ctmr_n_289;
  wire ctmr_n_29;
  wire ctmr_n_290;
  wire ctmr_n_291;
  wire ctmr_n_292;
  wire ctmr_n_293;
  wire ctmr_n_294;
  wire ctmr_n_295;
  wire ctmr_n_296;
  wire ctmr_n_297;
  wire ctmr_n_298;
  wire ctmr_n_299;
  wire ctmr_n_3;
  wire ctmr_n_30;
  wire ctmr_n_300;
  wire ctmr_n_301;
  wire ctmr_n_302;
  wire ctmr_n_303;
  wire ctmr_n_304;
  wire ctmr_n_305;
  wire ctmr_n_306;
  wire ctmr_n_307;
  wire ctmr_n_308;
  wire ctmr_n_309;
  wire ctmr_n_31;
  wire ctmr_n_310;
  wire ctmr_n_311;
  wire ctmr_n_312;
  wire ctmr_n_313;
  wire ctmr_n_314;
  wire ctmr_n_315;
  wire ctmr_n_316;
  wire ctmr_n_317;
  wire ctmr_n_318;
  wire ctmr_n_319;
  wire ctmr_n_32;
  wire ctmr_n_320;
  wire ctmr_n_321;
  wire ctmr_n_322;
  wire ctmr_n_323;
  wire ctmr_n_324;
  wire ctmr_n_325;
  wire ctmr_n_326;
  wire ctmr_n_327;
  wire ctmr_n_328;
  wire ctmr_n_329;
  wire ctmr_n_33;
  wire ctmr_n_330;
  wire ctmr_n_331;
  wire ctmr_n_332;
  wire ctmr_n_333;
  wire ctmr_n_334;
  wire ctmr_n_335;
  wire ctmr_n_336;
  wire ctmr_n_337;
  wire ctmr_n_338;
  wire ctmr_n_339;
  wire ctmr_n_34;
  wire ctmr_n_340;
  wire ctmr_n_341;
  wire ctmr_n_342;
  wire ctmr_n_343;
  wire ctmr_n_35;
  wire ctmr_n_36;
  wire ctmr_n_37;
  wire ctmr_n_38;
  wire ctmr_n_39;
  wire ctmr_n_4;
  wire ctmr_n_40;
  wire ctmr_n_41;
  wire ctmr_n_42;
  wire ctmr_n_43;
  wire ctmr_n_44;
  wire ctmr_n_45;
  wire ctmr_n_46;
  wire ctmr_n_47;
  wire ctmr_n_48;
  wire ctmr_n_49;
  wire ctmr_n_50;
  wire ctmr_n_51;
  wire ctmr_n_52;
  wire ctmr_n_53;
  wire ctmr_n_6;
  wire ctmr_n_7;
  wire ctmr_n_70;
  wire ctmr_n_71;
  wire ctmr_n_72;
  wire ctmr_n_73;
  wire ctmr_n_74;
  wire ctmr_n_75;
  wire ctmr_n_76;
  wire ctmr_n_77;
  wire ctmr_n_78;
  wire ctmr_n_79;
  wire ctmr_n_8;
  wire ctmr_n_80;
  wire ctmr_n_81;
  wire ctmr_n_82;
  wire ctmr_n_83;
  wire ctmr_n_84;
  wire ctmr_n_85;
  wire ctmr_n_86;
  wire ctmr_n_87;
  wire ctmr_n_88;
  wire ctmr_n_89;
  wire ctmr_n_9;
  wire ctmr_n_90;
  wire ctmr_n_91;
  wire ctmr_n_92;
  wire ctmr_n_93;
  wire ctmr_n_94;
  wire ctmr_n_95;
  wire ctmr_n_96;
  wire ctmr_n_97;
  wire ctmr_n_98;
  wire ctmr_n_99;
  wire [15:1]ctrl_periph_bb;
  wire [16:1]ctrl_periph_data;
  wire ctrl_periph_load;
  wire ctrl_periph_loadch;
  wire ctrl_periph_read;
  wire ctrl_periph_readch;
  wire [12:1]ctrl_periph_s;
  wire ctrl_periph_tcsaj;
  wire ctrl_read_en;
  wire ctrl_regs_n_104;
  wire ctrl_regs_n_105;
  wire ctrl_regs_n_106;
  wire ctrl_regs_n_107;
  wire ctrl_regs_n_108;
  wire ctrl_regs_n_109;
  wire ctrl_regs_n_110;
  wire ctrl_regs_n_111;
  wire ctrl_regs_n_112;
  wire ctrl_regs_n_113;
  wire ctrl_regs_n_114;
  wire ctrl_regs_n_115;
  wire ctrl_regs_n_116;
  wire ctrl_regs_n_117;
  wire ctrl_regs_n_118;
  wire ctrl_regs_n_119;
  wire ctrl_regs_n_123;
  wire ctrl_regs_n_130;
  wire ctrl_regs_n_131;
  wire ctrl_regs_n_139;
  wire ctrl_regs_n_140;
  wire ctrl_regs_n_149;
  wire ctrl_regs_n_167;
  wire ctrl_regs_n_169;
  wire ctrl_regs_n_170;
  wire ctrl_regs_n_171;
  wire ctrl_regs_n_172;
  wire ctrl_regs_n_173;
  wire ctrl_regs_n_174;
  wire ctrl_regs_n_175;
  wire ctrl_regs_n_176;
  wire ctrl_regs_n_177;
  wire ctrl_regs_n_178;
  wire ctrl_regs_n_179;
  wire ctrl_regs_n_180;
  wire ctrl_regs_n_181;
  wire ctrl_regs_n_182;
  wire ctrl_regs_n_183;
  wire ctrl_regs_n_184;
  wire ctrl_regs_n_185;
  wire ctrl_regs_n_186;
  wire ctrl_regs_n_187;
  wire ctrl_regs_n_188;
  wire ctrl_regs_n_189;
  wire ctrl_regs_n_190;
  wire ctrl_regs_n_191;
  wire ctrl_regs_n_192;
  wire ctrl_regs_n_193;
  wire ctrl_regs_n_194;
  wire ctrl_regs_n_195;
  wire ctrl_regs_n_197;
  wire ctrl_regs_n_198;
  wire ctrl_regs_n_199;
  wire ctrl_regs_n_2;
  wire ctrl_regs_n_200;
  wire ctrl_regs_n_201;
  wire ctrl_regs_n_202;
  wire ctrl_regs_n_203;
  wire ctrl_regs_n_204;
  wire ctrl_regs_n_205;
  wire ctrl_regs_n_206;
  wire ctrl_regs_n_207;
  wire ctrl_regs_n_208;
  wire ctrl_regs_n_209;
  wire ctrl_regs_n_210;
  wire ctrl_regs_n_211;
  wire ctrl_regs_n_212;
  wire ctrl_regs_n_213;
  wire ctrl_regs_n_214;
  wire ctrl_regs_n_215;
  wire ctrl_regs_n_216;
  wire ctrl_regs_n_217;
  wire ctrl_regs_n_218;
  wire ctrl_regs_n_219;
  wire ctrl_regs_n_220;
  wire ctrl_regs_n_221;
  wire ctrl_regs_n_222;
  wire ctrl_regs_n_223;
  wire ctrl_regs_n_224;
  wire ctrl_regs_n_225;
  wire ctrl_regs_n_226;
  wire ctrl_regs_n_227;
  wire ctrl_regs_n_228;
  wire ctrl_regs_n_229;
  wire ctrl_regs_n_230;
  wire ctrl_regs_n_231;
  wire ctrl_regs_n_232;
  wire ctrl_regs_n_233;
  wire ctrl_regs_n_234;
  wire ctrl_regs_n_235;
  wire ctrl_regs_n_236;
  wire ctrl_regs_n_237;
  wire ctrl_regs_n_238;
  wire ctrl_regs_n_239;
  wire ctrl_regs_n_240;
  wire ctrl_regs_n_241;
  wire ctrl_regs_n_242;
  wire ctrl_regs_n_243;
  wire ctrl_regs_n_244;
  wire ctrl_regs_n_245;
  wire ctrl_regs_n_246;
  wire ctrl_regs_n_247;
  wire ctrl_regs_n_248;
  wire ctrl_regs_n_249;
  wire ctrl_regs_n_250;
  wire ctrl_regs_n_251;
  wire ctrl_regs_n_252;
  wire ctrl_regs_n_253;
  wire ctrl_regs_n_254;
  wire ctrl_regs_n_255;
  wire ctrl_regs_n_256;
  wire ctrl_regs_n_257;
  wire ctrl_regs_n_258;
  wire ctrl_regs_n_259;
  wire ctrl_regs_n_260;
  wire ctrl_regs_n_261;
  wire ctrl_regs_n_262;
  wire ctrl_regs_n_263;
  wire ctrl_regs_n_264;
  wire ctrl_regs_n_265;
  wire ctrl_regs_n_266;
  wire ctrl_regs_n_267;
  wire ctrl_regs_n_268;
  wire ctrl_regs_n_269;
  wire ctrl_regs_n_270;
  wire ctrl_regs_n_271;
  wire ctrl_regs_n_272;
  wire ctrl_regs_n_273;
  wire ctrl_regs_n_274;
  wire ctrl_regs_n_275;
  wire ctrl_regs_n_276;
  wire ctrl_regs_n_277;
  wire ctrl_regs_n_278;
  wire ctrl_regs_n_279;
  wire ctrl_regs_n_280;
  wire ctrl_regs_n_281;
  wire ctrl_regs_n_282;
  wire ctrl_regs_n_283;
  wire ctrl_regs_n_284;
  wire ctrl_regs_n_285;
  wire ctrl_regs_n_286;
  wire ctrl_regs_n_287;
  wire ctrl_regs_n_288;
  wire ctrl_regs_n_289;
  wire ctrl_regs_n_290;
  wire ctrl_regs_n_60;
  wire ctrl_regs_n_61;
  wire ctrl_regs_n_98;
  wire ctrl_write_done;
  wire ctrl_write_en;
  wire [1:0]data12;
  wire [11:10]data8;
  wire [7:0]data_IBUF;
  wire \data_TRI[0] ;
  wire [2:0]dbg_OBUF;
  wire dbltst_TRI;
  wire [0:0]dinb;
  wire doscal_TRI;
  wire [7:0]dout;
  wire [7:2]dsalmout;
  wire e_data0;
  wire [11:9]eb;
  wire [7:3]ems_bank_en;
  wire ems_n_36;
  wire ems_n_37;
  wire ems_n_38;
  wire ems_n_39;
  wire ems_n_40;
  wire ems_n_41;
  wire ems_n_42;
  wire ems_n_43;
  wire ems_n_48;
  wire ems_read_en;
  wire ems_write_en;
  wire [15:0]erasable_mem_data;
  wire erasable_mem_en;
  wire [16:11]faddr;
  wire [15:11]fb;
  wire [7:5]fext;
  wire fixed_reader_n_5;
  wire fixed_reader_n_6;
  wire [16:1]g;
  wire \gp_reg[0] ;
  wire \gp_reg[1] ;
  wire [4:0]i;
  wire [15:0]l;
  wire [1:0]leds_OBUF;
  wire mamu_TRI;
  wire mamu_pp;
  wire mctral_n_IBUF;
  wire mdt1;
  wire \mdt_OBUFT[10]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[11]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[12]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[12]_inst_i_7 ;
  wire \mdt_OBUFT[13]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[14]_inst_i_2 ;
  wire \mdt_OBUFT[14]_inst_i_2_0 ;
  wire \mdt_OBUFT[14]_inst_i_2_1 ;
  wire \mdt_OBUFT[14]_inst_i_5_n_0 ;
  wire \mdt_OBUFT[15]_inst_i_1 ;
  wire \mdt_OBUFT[16]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[1]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[2]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[3]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[4]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[5]_inst_i_2 ;
  wire \mdt_OBUFT[5]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[6]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[7]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[8]_inst_i_3_n_0 ;
  wire \mdt_OBUFT[8]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[9]_inst_i_4_n_0 ;
  wire \mdt_OBUFT[9]_inst_i_5_n_0 ;
  wire \mdt_TRI[10] ;
  wire \mdt_TRI[11] ;
  wire \mdt_TRI[12] ;
  wire \mdt_TRI[13] ;
  wire \mdt_TRI[14] ;
  wire \mdt_TRI[15] ;
  wire \mdt_TRI[16] ;
  wire \mdt_TRI[1] ;
  wire \mdt_TRI[2] ;
  wire \mdt_TRI[3] ;
  wire \mdt_TRI[4] ;
  wire \mdt_TRI[5] ;
  wire \mdt_TRI[6] ;
  wire \mdt_TRI[7] ;
  wire \mdt_TRI[8] ;
  wire \mdt_TRI[9] ;
  wire [16:4]mdt_dsky;
  wire [14:4]mdt_ems;
  wire [12:1]mdt_periph;
  wire mdt_rg1;
  wire mdt_wg1;
  wire mgojam_IBUF;
  wire miip_db;
  wire minhl_db;
  wire minkl_db;
  wire [5:1]mkeyin;
  wire mnhnc_TRI;
  wire mnhrpt_TRI;
  wire mnhsbf_TRI;
  wire mnhsbf_crs;
  wire mnisq_db;
  wire [7:0]mon_chan_data;
  wire mon_chan_read_en;
  wire mon_chans_n_10;
  wire mon_chans_n_102;
  wire mon_chans_n_103;
  wire mon_chans_n_104;
  wire mon_chans_n_105;
  wire mon_chans_n_106;
  wire mon_chans_n_107;
  wire mon_chans_n_108;
  wire mon_chans_n_109;
  wire mon_chans_n_11;
  wire mon_chans_n_110;
  wire mon_chans_n_111;
  wire mon_chans_n_112;
  wire mon_chans_n_113;
  wire mon_chans_n_114;
  wire mon_chans_n_115;
  wire mon_chans_n_116;
  wire mon_chans_n_117;
  wire mon_chans_n_118;
  wire mon_chans_n_119;
  wire mon_chans_n_12;
  wire mon_chans_n_120;
  wire mon_chans_n_121;
  wire mon_chans_n_122;
  wire mon_chans_n_123;
  wire mon_chans_n_124;
  wire mon_chans_n_125;
  wire mon_chans_n_126;
  wire mon_chans_n_127;
  wire mon_chans_n_128;
  wire mon_chans_n_129;
  wire mon_chans_n_13;
  wire mon_chans_n_130;
  wire mon_chans_n_131;
  wire mon_chans_n_132;
  wire mon_chans_n_133;
  wire mon_chans_n_134;
  wire mon_chans_n_135;
  wire mon_chans_n_136;
  wire mon_chans_n_137;
  wire mon_chans_n_138;
  wire mon_chans_n_139;
  wire mon_chans_n_14;
  wire mon_chans_n_140;
  wire mon_chans_n_141;
  wire mon_chans_n_142;
  wire mon_chans_n_143;
  wire mon_chans_n_144;
  wire mon_chans_n_145;
  wire mon_chans_n_146;
  wire mon_chans_n_147;
  wire mon_chans_n_148;
  wire mon_chans_n_149;
  wire mon_chans_n_15;
  wire mon_chans_n_150;
  wire mon_chans_n_151;
  wire mon_chans_n_152;
  wire mon_chans_n_153;
  wire mon_chans_n_154;
  wire mon_chans_n_155;
  wire mon_chans_n_156;
  wire mon_chans_n_157;
  wire mon_chans_n_158;
  wire mon_chans_n_159;
  wire mon_chans_n_16;
  wire mon_chans_n_160;
  wire mon_chans_n_161;
  wire mon_chans_n_162;
  wire mon_chans_n_163;
  wire mon_chans_n_164;
  wire mon_chans_n_165;
  wire mon_chans_n_166;
  wire mon_chans_n_167;
  wire mon_chans_n_168;
  wire mon_chans_n_169;
  wire mon_chans_n_17;
  wire mon_chans_n_170;
  wire mon_chans_n_171;
  wire mon_chans_n_172;
  wire mon_chans_n_173;
  wire mon_chans_n_174;
  wire mon_chans_n_175;
  wire mon_chans_n_176;
  wire mon_chans_n_177;
  wire mon_chans_n_178;
  wire mon_chans_n_179;
  wire mon_chans_n_18;
  wire mon_chans_n_19;
  wire mon_chans_n_195;
  wire mon_chans_n_196;
  wire mon_chans_n_197;
  wire mon_chans_n_198;
  wire mon_chans_n_199;
  wire mon_chans_n_20;
  wire mon_chans_n_200;
  wire mon_chans_n_201;
  wire mon_chans_n_202;
  wire mon_chans_n_203;
  wire mon_chans_n_204;
  wire mon_chans_n_205;
  wire mon_chans_n_206;
  wire mon_chans_n_207;
  wire mon_chans_n_208;
  wire mon_chans_n_209;
  wire mon_chans_n_21;
  wire mon_chans_n_210;
  wire mon_chans_n_211;
  wire mon_chans_n_212;
  wire mon_chans_n_213;
  wire mon_chans_n_214;
  wire mon_chans_n_215;
  wire mon_chans_n_216;
  wire mon_chans_n_217;
  wire mon_chans_n_218;
  wire mon_chans_n_219;
  wire mon_chans_n_22;
  wire mon_chans_n_220;
  wire mon_chans_n_221;
  wire mon_chans_n_222;
  wire mon_chans_n_223;
  wire mon_chans_n_224;
  wire mon_chans_n_225;
  wire mon_chans_n_226;
  wire mon_chans_n_227;
  wire mon_chans_n_228;
  wire mon_chans_n_229;
  wire mon_chans_n_23;
  wire mon_chans_n_230;
  wire mon_chans_n_231;
  wire mon_chans_n_232;
  wire mon_chans_n_233;
  wire mon_chans_n_234;
  wire mon_chans_n_235;
  wire mon_chans_n_236;
  wire mon_chans_n_237;
  wire mon_chans_n_238;
  wire mon_chans_n_239;
  wire mon_chans_n_24;
  wire mon_chans_n_240;
  wire mon_chans_n_241;
  wire mon_chans_n_242;
  wire mon_chans_n_243;
  wire mon_chans_n_25;
  wire mon_chans_n_251;
  wire mon_chans_n_252;
  wire mon_chans_n_253;
  wire mon_chans_n_254;
  wire mon_chans_n_26;
  wire mon_chans_n_260;
  wire mon_chans_n_261;
  wire mon_chans_n_262;
  wire mon_chans_n_263;
  wire mon_chans_n_264;
  wire mon_chans_n_265;
  wire mon_chans_n_266;
  wire mon_chans_n_267;
  wire mon_chans_n_268;
  wire mon_chans_n_269;
  wire mon_chans_n_27;
  wire mon_chans_n_271;
  wire mon_chans_n_272;
  wire mon_chans_n_273;
  wire mon_chans_n_274;
  wire mon_chans_n_275;
  wire mon_chans_n_276;
  wire mon_chans_n_28;
  wire mon_chans_n_289;
  wire mon_chans_n_29;
  wire mon_chans_n_290;
  wire mon_chans_n_291;
  wire mon_chans_n_292;
  wire mon_chans_n_293;
  wire mon_chans_n_30;
  wire mon_chans_n_31;
  wire mon_chans_n_32;
  wire mon_chans_n_33;
  wire mon_chans_n_34;
  wire mon_chans_n_35;
  wire mon_chans_n_36;
  wire mon_chans_n_37;
  wire mon_chans_n_38;
  wire mon_chans_n_39;
  wire mon_chans_n_40;
  wire mon_chans_n_41;
  wire mon_chans_n_42;
  wire mon_chans_n_43;
  wire mon_chans_n_44;
  wire mon_chans_n_45;
  wire mon_chans_n_46;
  wire mon_chans_n_47;
  wire mon_chans_n_48;
  wire mon_chans_n_49;
  wire mon_chans_n_5;
  wire mon_chans_n_50;
  wire mon_chans_n_51;
  wire mon_chans_n_52;
  wire mon_chans_n_53;
  wire mon_chans_n_54;
  wire mon_chans_n_55;
  wire mon_chans_n_56;
  wire mon_chans_n_57;
  wire mon_chans_n_58;
  wire mon_chans_n_59;
  wire mon_chans_n_6;
  wire mon_chans_n_60;
  wire mon_chans_n_61;
  wire mon_chans_n_62;
  wire mon_chans_n_64;
  wire mon_chans_n_65;
  wire mon_chans_n_66;
  wire mon_chans_n_67;
  wire mon_chans_n_68;
  wire mon_chans_n_69;
  wire mon_chans_n_7;
  wire mon_chans_n_70;
  wire mon_chans_n_71;
  wire mon_chans_n_72;
  wire mon_chans_n_73;
  wire mon_chans_n_74;
  wire mon_chans_n_75;
  wire mon_chans_n_76;
  wire mon_chans_n_77;
  wire mon_chans_n_78;
  wire mon_chans_n_79;
  wire mon_chans_n_8;
  wire mon_chans_n_80;
  wire mon_chans_n_81;
  wire mon_chans_n_82;
  wire mon_chans_n_83;
  wire mon_chans_n_84;
  wire mon_chans_n_85;
  wire mon_chans_n_86;
  wire mon_chans_n_87;
  wire mon_chans_n_88;
  wire mon_chans_n_89;
  wire mon_chans_n_9;
  wire mon_chans_n_90;
  wire mon_chans_n_91;
  wire mon_chans_n_92;
  wire mon_chans_n_93;
  wire mon_chans_n_94;
  wire mon_chans_n_95;
  wire mon_dsky_n_0;
  wire mon_dsky_n_16;
  wire mon_dsky_n_17;
  wire mon_dsky_n_23;
  wire mon_dsky_n_24;
  wire mon_dsky_n_29;
  wire mon_dsky_n_32;
  wire mon_dsky_n_33;
  wire mon_dsky_n_34;
  wire mon_dsky_n_35;
  wire mon_dsky_n_36;
  wire mon_dsky_n_38;
  wire mon_dsky_n_39;
  wire mon_dsky_n_44;
  wire mon_dsky_n_45;
  wire mon_dsky_n_46;
  wire mon_dsky_n_47;
  wire mon_dsky_n_48;
  wire mon_dsky_n_53;
  wire mon_dsky_n_54;
  wire mon_dsky_n_55;
  wire mon_dsky_n_56;
  wire mon_dsky_n_57;
  wire mon_dsky_n_58;
  wire mon_dsky_n_59;
  wire mon_dsky_n_60;
  wire mon_dsky_n_61;
  wire mon_dsky_n_62;
  wire mon_dsky_n_63;
  wire mon_dsky_n_64;
  wire mon_dsky_n_65;
  wire mon_dsky_n_66;
  wire mon_dsky_n_67;
  wire mon_dsky_n_68;
  wire mon_dsky_n_69;
  wire mon_dsky_n_70;
  wire mon_dsky_read_en;
  wire mon_regs_n_1;
  wire mon_regs_n_102;
  wire mon_regs_n_117;
  wire mon_regs_n_118;
  wire mon_regs_n_119;
  wire mon_regs_n_120;
  wire mon_regs_n_121;
  wire mon_regs_n_122;
  wire mon_regs_n_123;
  wire mon_regs_n_124;
  wire mon_regs_n_125;
  wire mon_regs_n_126;
  wire mon_regs_n_127;
  wire mon_regs_n_128;
  wire mon_regs_n_129;
  wire mon_regs_n_130;
  wire mon_regs_n_131;
  wire mon_regs_n_132;
  wire mon_regs_n_133;
  wire mon_regs_n_139;
  wire mon_regs_n_14;
  wire mon_regs_n_140;
  wire mon_regs_n_141;
  wire mon_regs_n_142;
  wire mon_regs_n_143;
  wire mon_regs_n_144;
  wire mon_regs_n_145;
  wire mon_regs_n_146;
  wire mon_regs_n_147;
  wire mon_regs_n_148;
  wire mon_regs_n_149;
  wire mon_regs_n_150;
  wire mon_regs_n_151;
  wire mon_regs_n_152;
  wire mon_regs_n_153;
  wire mon_regs_n_154;
  wire mon_regs_n_155;
  wire mon_regs_n_156;
  wire mon_regs_n_157;
  wire mon_regs_n_158;
  wire mon_regs_n_159;
  wire mon_regs_n_160;
  wire mon_regs_n_162;
  wire mon_regs_n_163;
  wire mon_regs_n_164;
  wire mon_regs_n_165;
  wire mon_regs_n_166;
  wire mon_regs_n_167;
  wire mon_regs_n_168;
  wire mon_regs_n_169;
  wire mon_regs_n_170;
  wire mon_regs_n_171;
  wire mon_regs_n_172;
  wire mon_regs_n_173;
  wire mon_regs_n_174;
  wire mon_regs_n_175;
  wire mon_regs_n_176;
  wire mon_regs_n_183;
  wire mon_regs_n_185;
  wire mon_regs_n_186;
  wire mon_regs_n_193;
  wire mon_regs_n_194;
  wire mon_regs_n_195;
  wire mon_regs_n_196;
  wire mon_regs_n_197;
  wire mon_regs_n_214;
  wire mon_regs_n_215;
  wire mon_regs_n_216;
  wire mon_regs_n_217;
  wire mon_regs_n_218;
  wire mon_regs_n_219;
  wire mon_regs_n_220;
  wire mon_regs_n_221;
  wire mon_regs_n_222;
  wire mon_regs_n_223;
  wire mon_regs_n_224;
  wire mon_regs_n_225;
  wire mon_regs_n_226;
  wire mon_regs_n_227;
  wire mon_regs_n_228;
  wire mon_regs_n_229;
  wire mon_regs_n_51;
  wire mon_regs_n_52;
  wire mon_regs_n_53;
  wire mon_regs_n_54;
  wire mon_regs_n_55;
  wire mon_regs_n_56;
  wire mon_regs_n_57;
  wire mon_regs_n_58;
  wire mon_regs_n_59;
  wire mon_regs_n_60;
  wire mon_regs_n_61;
  wire mon_regs_n_62;
  wire mon_regs_n_63;
  wire mon_regs_n_64;
  wire mon_regs_n_65;
  wire mon_regs_n_66;
  wire mon_regs_n_67;
  wire mon_regs_n_68;
  wire mon_regs_n_69;
  wire mon_regs_n_70;
  wire mon_regs_n_71;
  wire mon_regs_n_72;
  wire mon_regs_n_73;
  wire mon_regs_n_74;
  wire mon_regs_n_75;
  wire mon_regs_n_76;
  wire mon_regs_n_77;
  wire mon_regs_n_78;
  wire mon_regs_n_79;
  wire mon_regs_n_80;
  wire mon_regs_n_81;
  wire mon_regs_n_82;
  wire mon_regs_n_83;
  wire mon_regs_n_84;
  wire mon_regs_n_86;
  wire monpar_TRI;
  wire monwbk_TRI;
  wire monwt_db;
  wire mpal_n_IBUF;
  wire mpipal_n_IBUF;
  wire mrchg;
  wire mreqin_db;
  wire mrgg_db;
  wire mrptal_n_IBUF;
  wire mrsc_db;
  wire mrulog_db;
  wire mscafl_n_IBUF;
  wire mscdbl_n_IBUF;
  wire msqext_db;
  wire mstp_TRI;
  wire mstpit_n_db;
  wire mstrt_TRI;
  wire mtcal_n_IBUF;
  wire mtcsa_n_db;
  wire mtcsai_TRI;
  wire mtemp_n;
  wire mtemp_p;
  wire mwarnf_n_IBUF;
  wire mwatch_n_IBUF;
  wire mwch_db;
  wire mwfbg_db;
  wire mwg0;
  wire mwg_db;
  wire [12:8]mwl;
  wire mwwg;
  wire [7:1]navkeyin;
  wire nhalga_TRI;
  wire nhstrt1_OBUF;
  wire nhstrt2_OBUF;
  wire noun;
  wire oe_n_OBUF;
  wire [15:1]out0;
  wire p3v3io_n;
  wire p3v3io_p;
  wire p4sw_n;
  wire p4sw_p;
  wire [11:0]p_0_in;
  wire [15:0]p_0_in_1;
  wire [13:1]p_11_in;
  wire [3:1]p_14_in;
  wire [14:0]p_18_in;
  wire [14:0]p_1_in;
  wire [14:1]p_22_in;
  wire [14:0]p_2_in;
  wire p_3_in;
  wire p_match;
  wire [15:11]periph_bb;
  wire [14:0]periph_bb1_out;
  wire periph_complete;
  wire [7:5]periph_data;
  wire periph_insts_n_32;
  wire periph_insts_n_34;
  wire periph_insts_n_5;
  wire periph_loadch;
  wire periph_loadch4_out;
  wire periph_read5_out;
  wire [16:1]periph_read_data;
  wire periph_read_parity;
  wire periph_readch3_out;
  wire [11:1]periph_s;
  wire periph_tcsaj2_out;
  wire prio_disp;
  wire proceed;
  wire proceed_req;
  wire proceed_req8_out;
  wire proceeding;
  wire prog;
  wire prog1;
  wire [15:0]q;
  wire rd_n_OBUF;
  wire read_data;
  wire read_data_0;
  wire [15:0]read_data__0;
  wire [15:0]\read_data_reg[16] ;
  wire \read_data_reg[1] ;
  wire read_done;
  wire read_done_2;
  wire read_done_3;
  wire read_done_6;
  wire read_done_8;
  wire read_en_q;
  wire read_en_q_7;
  wire read_fifo_full;
  wire [38:32]read_msg;
  wire read_msg_queue_i_104_n_0;
  wire read_msg_queue_i_110_n_0;
  wire read_msg_queue_i_116_n_0;
  wire read_msg_queue_i_122_n_0;
  wire read_msg_queue_i_127_n_0;
  wire read_msg_queue_i_132_n_0;
  wire read_msg_queue_i_137_n_0;
  wire read_msg_queue_i_142_n_0;
  wire read_msg_queue_i_147_n_0;
  wire read_msg_queue_i_152_n_0;
  wire read_msg_queue_i_157_n_0;
  wire read_msg_queue_i_19_n_0;
  wire read_msg_queue_i_20_n_0;
  wire read_msg_queue_i_21_n_0;
  wire read_msg_queue_i_22_n_0;
  wire read_msg_queue_i_25_n_0;
  wire read_msg_queue_i_26_n_0;
  wire read_msg_queue_i_29_n_0;
  wire read_msg_queue_i_30_n_0;
  wire read_msg_queue_i_33_n_0;
  wire read_msg_queue_i_34_n_0;
  wire read_msg_queue_i_37_n_0;
  wire read_msg_queue_i_38_n_0;
  wire read_msg_queue_i_41_n_0;
  wire read_msg_queue_i_42_n_0;
  wire read_msg_queue_i_45_n_0;
  wire read_msg_queue_i_46_n_0;
  wire read_msg_queue_i_49_n_0;
  wire read_msg_queue_i_50_n_0;
  wire read_msg_queue_i_52_n_0;
  wire read_msg_queue_i_53_n_0;
  wire read_msg_queue_i_55_n_0;
  wire read_msg_queue_i_56_n_0;
  wire read_msg_queue_i_58_n_0;
  wire read_msg_queue_i_59_n_0;
  wire read_msg_queue_i_61_n_0;
  wire read_msg_queue_i_62_n_0;
  wire read_msg_queue_i_64_n_0;
  wire read_msg_queue_i_65_n_0;
  wire read_msg_queue_i_67_n_0;
  wire read_msg_queue_i_68_n_0;
  wire read_msg_queue_i_70_n_0;
  wire read_msg_queue_i_71_n_0;
  wire read_msg_queue_i_73_n_0;
  wire read_msg_queue_i_77_n_0;
  wire read_msg_queue_i_86_n_0;
  wire read_msg_queue_i_92_n_0;
  wire read_msg_queue_i_98_n_0;
  wire read_msg_ready;
  wire read_parity_reg;
  wire [25:14]reg1;
  wire [26:14]reg2;
  wire [25:14]reg3;
  wire [14:13]req_bb;
  wire [0:0]\req_bb_reg[15] ;
  wire [15:3]req_data;
  wire [10:4]req_s;
  wire [3:2]request_q;
  wire [3:0]\request_reg[4] ;
  wire [15:0]rope_mem_data;
  wire rope_mem_en;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_1;
  wire rst_n_IBUF;
  wire rxf_n_IBUF;
  wire rxor_32;
  wire [15:12]rywd_p;
  wire [14:0]rywd_timer_reg;
  wire [12:2]s;
  wire [5:5]s1_fext;
  wire [1:0]\s_mct_reg[2] ;
  wire s_only;
  wire [15:10]sq;
  wire [0:0]\sq_reg[10] ;
  wire \st_reg[1] ;
  wire \st_reg[2] ;
  wire \st_reg[3] ;
  wire start_req9_out;
  wire stat_regs_n_0;
  wire stat_regs_n_14;
  wire stat_regs_n_15;
  wire stat_regs_n_16;
  wire stat_regs_n_17;
  wire stat_regs_n_18;
  wire stat_regs_n_19;
  wire stat_regs_n_20;
  wire stat_regs_n_21;
  wire stat_regs_n_22;
  wire stat_regs_n_23;
  wire stat_regs_n_24;
  wire stat_regs_n_25;
  wire stat_regs_n_26;
  wire stat_regs_n_27;
  wire stat_regs_n_28;
  wire stat_regs_n_29;
  wire stat_regs_n_30;
  wire stat_regs_n_31;
  wire stat_regs_n_32;
  wire stat_regs_n_33;
  wire stat_regs_n_34;
  wire stat_regs_n_35;
  wire stat_regs_n_36;
  wire stat_regs_n_37;
  wire stat_regs_n_38;
  wire stat_regs_n_39;
  wire stat_regs_n_40;
  wire stat_regs_n_41;
  wire stat_regs_n_42;
  wire stat_regs_n_43;
  wire stat_regs_n_44;
  wire stat_regs_n_45;
  wire stat_regs_n_46;
  wire stat_regs_n_47;
  wire stat_regs_n_48;
  wire stat_regs_n_49;
  wire stat_regs_n_50;
  wire stat_regs_n_51;
  wire stat_regs_n_52;
  wire stat_regs_n_53;
  wire stat_regs_n_54;
  wire stat_regs_n_55;
  wire stat_regs_n_56;
  wire stat_regs_n_57;
  wire stat_regs_n_58;
  wire stat_regs_n_59;
  wire stat_regs_n_60;
  wire stat_regs_n_61;
  wire stat_regs_n_62;
  wire stat_regs_n_63;
  wire stat_regs_n_64;
  wire stat_regs_n_65;
  wire stat_regs_n_66;
  wire stat_regs_n_67;
  wire stat_regs_n_68;
  wire stat_regs_n_69;
  wire stat_regs_n_70;
  wire stat_regs_n_71;
  wire stat_regs_n_72;
  wire stat_regs_n_73;
  wire stat_regs_n_74;
  wire stat_regs_n_75;
  wire stat_regs_n_76;
  wire stat_regs_n_77;
  wire stat_regs_n_78;
  wire stat_regs_n_79;
  wire stat_regs_n_80;
  wire stat_regs_n_81;
  wire stat_regs_n_82;
  wire stat_regs_n_83;
  wire stat_regs_n_84;
  wire stat_regs_n_85;
  wire stat_regs_n_86;
  wire stat_regs_n_87;
  wire stat_regs_n_88;
  wire stat_regs_n_89;
  wire stat_regs_n_90;
  wire stat_regs_n_91;
  wire stat_regs_n_92;
  wire stat_regs_n_93;
  wire [1:0]state;
  wire [1:0]state_4;
  wire [2:2]state_5;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire \state_reg[2] ;
  wire [2:0]\state_reg[3] ;
  wire \state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[3]_2 ;
  wire status_read_en;
  wire [10:0]stop_cause;
  wire stop_cause1;
  wire [9:0]stop_conds;
  wire stop_s1_s2;
  wire stop_s1_s210_out;
  wire strt_stp_n_0;
  wire strt_stp_n_14;
  wire strt_stp_n_15;
  wire txe_n_IBUF;
  wire [3:1]unedited;
  wire usb_if_n_52;
  wire usb_if_n_55;
  wire usb_if_n_56;
  wire usb_if_n_57;
  wire usb_if_n_58;
  wire \val[16]_i_7 ;
  wire \val[16]_i_7_0 ;
  wire \val_reg[10] ;
  wire \val_reg[11] ;
  wire \val_reg[12] ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire [0:0]\val_reg[15] ;
  wire [0:0]\val_reg[15]_0 ;
  wire [0:0]\val_reg[16] ;
  wire [0:0]\val_reg[16]_0 ;
  wire [0:0]\val_reg[16]_1 ;
  wire [0:0]\val_reg[16]_2 ;
  wire [0:0]\val_reg[16]_3 ;
  wire \val_reg[1] ;
  wire \val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[1]_2 ;
  wire [0:0]\val_reg[1]_3 ;
  wire \val_reg[1]_4 ;
  wire \val_reg[2] ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3] ;
  wire \val_reg[3]_0 ;
  wire [1:0]\val_reg[4] ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5] ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6] ;
  wire \val_reg[7] ;
  wire \val_reg[8] ;
  wire \val_reg[9] ;
  wire \val_reg[9]_0 ;
  wire verb;
  wire [16:1]w;
  wire [2:0]w_mode;
  wire [9:0]w_pulses;
  wire [11:10]w_pulses_0;
  wire \w_pulses_reg[6] ;
  wire w_s1_s2;
  wire [12:1]w_times;
  wire [1:0]wp;
  wire \wp_reg[0] ;
  wire \wp_reg[1] ;
  wire wr_n_OBUF;
  wire write_done20_out;
  wire \writeback_eaddr_reg[1] ;
  wire \writeback_eaddr_reg[1]_0 ;

  cmd_controller cmd_ctrl
       (.D({cmd_ctrl_n_68,cmd_ctrl_n_69,cmd_ctrl_n_70,cmd_ctrl_n_71,cmd_ctrl_n_72}),
        .E(read_data_0),
        .\FSM_sequential_state_reg[1] (cmd_ctrl_n_118),
        .\FSM_sequential_state_reg[1]_0 (cmd_ctrl_n_119),
        .Q({cmd_write_flag,read_msg,cmd_addr,cmd_data}),
        .\active_cmd_reg[0]_0 (cmd_ctrl_n_152),
        .\active_cmd_reg[0]_1 (cmd_ctrl_n_153),
        .\active_cmd_reg[0]_2 (cmd_ctrl_n_154),
        .\active_cmd_reg[0]_3 (cmd_ctrl_n_155),
        .\active_cmd_reg[0]_4 (cmd_ctrl_n_157),
        .\active_cmd_reg[0]_5 (cmd_ctrl_n_158),
        .\active_cmd_reg[0]_6 (cmd_ctrl_n_160),
        .\active_cmd_reg[0]_7 (cmd_ctrl_n_161),
        .\active_cmd_reg[0]_8 (cmd_ctrl_n_246),
        .\active_cmd_reg[10]_0 (cmd_ctrl_n_236),
        .\active_cmd_reg[11]_0 (cmd_ctrl_n_235),
        .\active_cmd_reg[11]_1 (stat_regs_n_0),
        .\active_cmd_reg[14]_0 (mon_chans_n_5),
        .\active_cmd_reg[15]_0 (rst_n_0),
        .\active_cmd_reg[16]_0 (cmd_ctrl_n_126),
        .\active_cmd_reg[16]_1 (cmd_ctrl_n_163),
        .\active_cmd_reg[16]_2 (cmd_ctrl_n_169),
        .\active_cmd_reg[16]_3 (cmd_ctrl_n_171),
        .\active_cmd_reg[16]_4 (cmd_ctrl_n_177),
        .\active_cmd_reg[16]_rep_0 (cmd_ctrl_n_73),
        .\active_cmd_reg[16]_rep_1 (cmd_ctrl_n_104),
        .\active_cmd_reg[16]_rep_2 (cmd_ctrl_n_116),
        .\active_cmd_reg[16]_rep_3 (cmd_ctrl_n_231),
        .\active_cmd_reg[16]_rep_4 (cmd_ctrl_n_233),
        .\active_cmd_reg[16]_rep_5 (read_data),
        .\active_cmd_reg[16]_rep__0_0 (mon_dsky_n_0),
        .\active_cmd_reg[17]_0 (cmd_ctrl_n_57),
        .\active_cmd_reg[17]_1 (cmd_ctrl_n_58),
        .\active_cmd_reg[17]_10 (cmd_ctrl_n_162),
        .\active_cmd_reg[17]_11 (cmd_ctrl_n_166),
        .\active_cmd_reg[17]_12 (cmd_ctrl_n_167),
        .\active_cmd_reg[17]_13 (cmd_ctrl_n_170),
        .\active_cmd_reg[17]_14 (cmd_ctrl_n_173),
        .\active_cmd_reg[17]_15 (cmd_ctrl_n_174),
        .\active_cmd_reg[17]_16 (cmd_ctrl_n_227),
        .\active_cmd_reg[17]_17 (cmd_ctrl_n_228),
        .\active_cmd_reg[17]_2 (cmd_ctrl_n_59),
        .\active_cmd_reg[17]_3 (cmd_ctrl_n_60),
        .\active_cmd_reg[17]_4 (cmd_ctrl_n_67),
        .\active_cmd_reg[17]_5 (cmd_ctrl_n_81),
        .\active_cmd_reg[17]_6 (cmd_ctrl_n_120),
        .\active_cmd_reg[17]_7 ({cmd_ctrl_n_121,cmd_ctrl_n_122,cmd_ctrl_n_123,cmd_ctrl_n_124,cmd_ctrl_n_125}),
        .\active_cmd_reg[17]_8 (cmd_ctrl_n_156),
        .\active_cmd_reg[17]_9 (cmd_ctrl_n_159),
        .\active_cmd_reg[18]_0 (cmd_ctrl_n_47),
        .\active_cmd_reg[18]_1 (cmd_ctrl_n_48),
        .\active_cmd_reg[18]_2 (cmd_ctrl_n_49),
        .\active_cmd_reg[18]_3 (cmd_ctrl_n_117),
        .\active_cmd_reg[18]_4 (cmd_ctrl_n_234),
        .\active_cmd_reg[19]_0 (cmd_ctrl_n_41),
        .\active_cmd_reg[19]_1 (cmd_ctrl_n_42),
        .\active_cmd_reg[19]_10 (cmd_ctrl_n_55),
        .\active_cmd_reg[19]_11 (cmd_ctrl_n_56),
        .\active_cmd_reg[19]_12 (cmd_ctrl_n_61),
        .\active_cmd_reg[19]_13 (cmd_ctrl_n_100),
        .\active_cmd_reg[19]_14 (cmd_ctrl_n_101),
        .\active_cmd_reg[19]_15 (cmd_ctrl_n_105),
        .\active_cmd_reg[19]_16 (cmd_ctrl_n_106),
        .\active_cmd_reg[19]_17 (cmd_ctrl_n_107),
        .\active_cmd_reg[19]_18 (cmd_ctrl_n_108),
        .\active_cmd_reg[19]_19 (cmd_ctrl_n_109),
        .\active_cmd_reg[19]_2 (cmd_ctrl_n_43),
        .\active_cmd_reg[19]_20 (cmd_ctrl_n_110),
        .\active_cmd_reg[19]_21 (cmd_ctrl_n_111),
        .\active_cmd_reg[19]_22 (cmd_ctrl_n_112),
        .\active_cmd_reg[19]_23 (cmd_ctrl_n_113),
        .\active_cmd_reg[19]_24 (cmd_ctrl_n_114),
        .\active_cmd_reg[19]_25 (cmd_ctrl_n_115),
        .\active_cmd_reg[19]_26 (cmd_ctrl_n_180),
        .\active_cmd_reg[19]_27 (cmd_ctrl_n_181),
        .\active_cmd_reg[19]_3 (cmd_ctrl_n_44),
        .\active_cmd_reg[19]_4 (cmd_ctrl_n_45),
        .\active_cmd_reg[19]_5 (cmd_ctrl_n_50),
        .\active_cmd_reg[19]_6 (cmd_ctrl_n_51),
        .\active_cmd_reg[19]_7 (cmd_ctrl_n_52),
        .\active_cmd_reg[19]_8 (cmd_ctrl_n_53),
        .\active_cmd_reg[19]_9 (cmd_ctrl_n_54),
        .\active_cmd_reg[1]_0 (cmd_ctrl_n_245),
        .\active_cmd_reg[20]_0 (cmd_ctrl_n_74),
        .\active_cmd_reg[20]_1 ({cmd_ctrl_n_76,cmd_ctrl_n_77,cmd_ctrl_n_78,cmd_ctrl_n_79}),
        .\active_cmd_reg[20]_2 (cmd_ctrl_n_80),
        .\active_cmd_reg[20]_3 (cmd_ctrl_n_99),
        .\active_cmd_reg[20]_4 (cmd_ctrl_n_164),
        .\active_cmd_reg[20]_5 (cmd_ctrl_n_168),
        .\active_cmd_reg[20]_6 (cmd_ctrl_n_172),
        .\active_cmd_reg[20]_7 (stop_s1_s210_out),
        .\active_cmd_reg[20]_8 (cmd_ctrl_n_226),
        .\active_cmd_reg[21]_0 (cmd_ctrl_n_75),
        .\active_cmd_reg[21]_1 (cmd_ctrl_n_102),
        .\active_cmd_reg[21]_2 (cmd_ctrl_n_103),
        .\active_cmd_reg[21]_3 (cmd_ctrl_n_179),
        .\active_cmd_reg[21]_4 (cmd_ctrl_n_182),
        .\active_cmd_reg[22]_0 (cmd_ctrl_n_223),
        .\active_cmd_reg[23]_0 (cmd_ctrl_n_0),
        .\active_cmd_reg[2]_0 (cmd_ctrl_n_244),
        .\active_cmd_reg[31]_0 (mon_regs_n_14),
        .\active_cmd_reg[3]_0 (cmd_ctrl_n_243),
        .\active_cmd_reg[4]_0 (cmd_ctrl_n_242),
        .\active_cmd_reg[5]_0 (cmd_ctrl_n_241),
        .\active_cmd_reg[6]_0 (cmd_ctrl_n_240),
        .\active_cmd_reg[7]_0 (cmd_ctrl_n_239),
        .\active_cmd_reg[8]_0 (cmd_ctrl_n_238),
        .\active_cmd_reg[9]_0 (cmd_ctrl_n_237),
        .\adc_bplssw_reg[15] ({cmd_ctrl_n_248,cmd_ctrl_n_249,cmd_ctrl_n_250,cmd_ctrl_n_251,cmd_ctrl_n_252,cmd_ctrl_n_253,cmd_ctrl_n_254,cmd_ctrl_n_255,cmd_ctrl_n_256,cmd_ctrl_n_257,cmd_ctrl_n_258,cmd_ctrl_n_259,cmd_ctrl_n_260,cmd_ctrl_n_261,cmd_ctrl_n_262,cmd_ctrl_n_263}),
        .addra(cmd_ctrl_n_65),
        .adv_s7_out(adv_s7_out),
        .agc_fixed_read_done(agc_fixed_read_done),
        .alarms(alarms),
        .\alarms_reg[1] (\alarms_reg[1] ),
        .chan77(chan77),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cmd_ready(cmd_ready),
        .\crs_bank_en_reg[0] (cmd_ctrl_n_229),
        .\crs_bank_en_reg[45] (cmd_ctrl_n_232),
        .crs_read_en(crs_read_en),
        .ctrl_read_en(ctrl_read_en),
        .ctrl_write_done(ctrl_write_done),
        .ctrl_write_en(ctrl_write_en),
        .data12(data12),
        .dbltst_TRI(dbltst_TRI),
        .doscal_TRI(doscal_TRI),
        .dout(cmd),
        .empty(cmd_fifo_empty),
        .ems_read_en(ems_read_en),
        .ena(rope_mem_en),
        .fext(fext),
        .full(read_fifo_full),
        .i(i),
        .\keycode_reg[4] (\FSM_sequential_state_reg[1] [1]),
        .\keycode_reg[4]_0 (\FSM_sequential_state_reg[1] [0]),
        .mctral_n_IBUF(mctral_n_IBUF),
        .mgojam_IBUF(mgojam_IBUF),
        .miip_db(miip_db),
        .minhl_db(minhl_db),
        .minkl_db(minkl_db),
        .mnhnc_TRI(mnhnc_TRI),
        .mnhrpt_TRI(mnhrpt_TRI),
        .mon_chan_data(mon_chan_data),
        .mon_chan_read_en(mon_chan_read_en),
        .mon_dsky_read_en(mon_dsky_read_en),
        .mpal_n_IBUF(mpal_n_IBUF),
        .mpipal_n_IBUF(mpipal_n_IBUF),
        .mrptal_n_IBUF(mrptal_n_IBUF),
        .mscafl_n_IBUF(mscafl_n_IBUF),
        .mscdbl_n_IBUF(mscdbl_n_IBUF),
        .msqext_db(msqext_db),
        .mstpit_n_db(mstpit_n_db),
        .mtcal_n_IBUF(mtcal_n_IBUF),
        .mwarnf_n_IBUF(mwarnf_n_IBUF),
        .mwatch_n_IBUF(mwatch_n_IBUF),
        .nhalga_TRI(nhalga_TRI),
        .nhstrt1_OBUF(nhstrt1_OBUF),
        .nhstrt2_OBUF(nhstrt2_OBUF),
        .p_11_in({p_11_in[13:11],p_11_in[9:7],p_11_in[4],p_11_in[2:1]}),
        .p_14_in(p_14_in),
        .p_18_in({p_18_in[14:13],p_18_in[6:4],p_18_in[0]}),
        .p_1_in({p_1_in[14:10],p_1_in[2:0]}),
        .p_22_in({p_22_in[14],p_22_in[10],p_22_in[6:4],p_22_in[2:1]}),
        .p_2_in({p_2_in[14:10],p_2_in[2:0]}),
        .\periph_bb_reg[15] (fb),
        .\periph_bb_reg[1] (eb[9]),
        .\periph_bb_reg[2] (eb[10]),
        .\periph_bb_reg[3] (eb[11]),
        .periph_complete(periph_complete),
        .\periph_data_reg[16] (w),
        .\periph_data_reg[16]_0 ({ctrl_regs_n_208,ctrl_regs_n_209,ctrl_regs_n_210,ctrl_regs_n_211,ctrl_regs_n_212,ctrl_regs_n_213,ctrl_regs_n_214,ctrl_regs_n_215,ctrl_regs_n_216,ctrl_regs_n_217,ctrl_regs_n_218,ctrl_regs_n_219,ctrl_regs_n_220,ctrl_regs_n_221,ctrl_regs_n_222,ctrl_regs_n_223}),
        .periph_loadch4_out(periph_loadch4_out),
        .periph_read5_out(periph_read5_out),
        .periph_readch3_out(periph_readch3_out),
        .\periph_s_reg[12] ({s[12:5],\val_reg[4] [1],s[3:2],\val_reg[4] [0]}),
        .\periph_s_reg[12]_0 ({ctrl_regs_n_183,ctrl_regs_n_184,ctrl_regs_n_185,ctrl_regs_n_186,ctrl_regs_n_187,ctrl_regs_n_188,ctrl_regs_n_189,ctrl_regs_n_190,ctrl_regs_n_191,ctrl_regs_n_192,ctrl_regs_n_193,ctrl_regs_n_194}),
        .\periph_s_reg[12]_1 (ctrl_regs_n_227),
        .\periph_s_reg[3] (ctrl_regs_n_224),
        .periph_tcsaj2_out(periph_tcsaj2_out),
        .proceed(proceed),
        .proceed_reg({Q[7],Q[4],Q[2]}),
        .proceed_req8_out(proceed_req8_out),
        .\read_data[0]_i_3_0 (w_mode[0]),
        .\read_data[11]_i_2_0 ({w_pulses_0,w_pulses[9:1]}),
        .\read_data[11]_i_2_1 ({ctrl_regs_n_268,ctrl_regs_n_269,ctrl_regs_n_270,ctrl_regs_n_271,ctrl_regs_n_272,ctrl_regs_n_273,ctrl_regs_n_274}),
        .\read_data[11]_i_2_2 ({ctrl_regs_n_260,ctrl_regs_n_261,ctrl_regs_n_262,ctrl_regs_n_263,ctrl_regs_n_264,ctrl_regs_n_265,ctrl_regs_n_266,ctrl_regs_n_267}),
        .\read_data[4]_i_3_0 (s1_fext),
        .\read_data[9]_i_2_0 ({ctrl_regs_n_239,ctrl_regs_n_240,ctrl_regs_n_241,ctrl_regs_n_242,ctrl_regs_n_243,ctrl_regs_n_244,ctrl_regs_n_245}),
        .\read_data_reg[0] (ctrl_regs_n_182),
        .\read_data_reg[0]_0 (ctrl_regs_n_119),
        .\read_data_reg[0]_1 (ctrl_regs_n_225),
        .\read_data_reg[0]_2 (mon_dsky_n_44),
        .\read_data_reg[0]_3 (stat_regs_n_29),
        .\read_data_reg[10] (mon_dsky_n_36),
        .\read_data_reg[10]_0 (ctrl_regs_n_149),
        .\read_data_reg[10]_1 (ctrl_regs_n_204),
        .\read_data_reg[10]_2 (ctrl_regs_n_205),
        .\read_data_reg[10]_3 (ctrl_regs_n_207),
        .\read_data_reg[10]_4 (stat_regs_n_19),
        .\read_data_reg[11] ({mon_dsky_n_53,mon_dsky_n_54}),
        .\read_data_reg[11]_0 (mon_dsky_n_35),
        .\read_data_reg[11]_1 (data8),
        .\read_data_reg[11]_2 (chan13),
        .\read_data_reg[11]_3 ({ctrl_regs_n_228,ctrl_regs_n_229,ctrl_regs_n_230,ctrl_regs_n_231,ctrl_regs_n_232,ctrl_regs_n_233,ctrl_regs_n_234,ctrl_regs_n_235,ctrl_regs_n_236,ctrl_regs_n_237,ctrl_regs_n_238}),
        .\read_data_reg[11]_4 ({ctrl_regs_n_170,ctrl_regs_n_171,ctrl_regs_n_172,ctrl_regs_n_173,ctrl_regs_n_174,ctrl_regs_n_175,ctrl_regs_n_176,ctrl_regs_n_177,ctrl_regs_n_178,ctrl_regs_n_179,ctrl_regs_n_180,ctrl_regs_n_181}),
        .\read_data_reg[11]_5 (ctrl_regs_n_131),
        .\read_data_reg[11]_6 (ctrl_regs_n_206),
        .\read_data_reg[11]_7 (stat_regs_n_18),
        .\read_data_reg[12] (ctrl_regs_n_139),
        .\read_data_reg[12]_0 (stat_regs_n_17),
        .\read_data_reg[13] (mon_dsky_n_23),
        .\read_data_reg[13]_0 (ctrl_regs_n_140),
        .\read_data_reg[13]_1 (stat_regs_n_16),
        .\read_data_reg[14] (mon_dsky_n_24),
        .\read_data_reg[14]_0 (stat_regs_n_15),
        .\read_data_reg[15] ({dsalmout[6:5],dsalmout[3:2]}),
        .\read_data_reg[15]_0 ({crs_bank_en[63:62],crs_bank_en[57:51],crs_bank_en[48:44],crs_bank_en[41:33],crs_bank_en[31:30],crs_bank_en[25:23],crs_bank_en[19],crs_bank_en[15:14],crs_bank_en[9:7],crs_bank_en[3],crs_bank_en[0]}),
        .\read_data_reg[15]_1 ({ctrl_regs_n_246,ctrl_regs_n_247,ctrl_regs_n_248,ctrl_regs_n_249,ctrl_regs_n_250,ctrl_regs_n_251,ctrl_regs_n_252,ctrl_regs_n_253,ctrl_regs_n_254,ctrl_regs_n_255,ctrl_regs_n_256,ctrl_regs_n_257,ctrl_regs_n_258,ctrl_regs_n_259}),
        .\read_data_reg[15]_2 ({stat_regs_n_46,stat_regs_n_47,stat_regs_n_48,stat_regs_n_49,stat_regs_n_50,stat_regs_n_51,stat_regs_n_52,stat_regs_n_53,stat_regs_n_54,stat_regs_n_55,stat_regs_n_56,stat_regs_n_57,stat_regs_n_58,stat_regs_n_59,stat_regs_n_60,stat_regs_n_61}),
        .\read_data_reg[15]_3 (stat_regs_n_14),
        .\read_data_reg[15]_4 ({stat_regs_n_62,stat_regs_n_63,stat_regs_n_64,stat_regs_n_65,stat_regs_n_66,stat_regs_n_67,stat_regs_n_68,stat_regs_n_69,stat_regs_n_70,stat_regs_n_71,stat_regs_n_72,stat_regs_n_73,stat_regs_n_74,stat_regs_n_75,stat_regs_n_76,stat_regs_n_77}),
        .\read_data_reg[15]_5 ({stat_regs_n_30,stat_regs_n_31,stat_regs_n_32,stat_regs_n_33,stat_regs_n_34,stat_regs_n_35,stat_regs_n_36,stat_regs_n_37,stat_regs_n_38,stat_regs_n_39,stat_regs_n_40,stat_regs_n_41,stat_regs_n_42,stat_regs_n_43,stat_regs_n_44,stat_regs_n_45}),
        .\read_data_reg[1] (ctrl_regs_n_123),
        .\read_data_reg[1]_0 (ctrl_regs_n_199),
        .\read_data_reg[1]_1 (stat_regs_n_28),
        .\read_data_reg[1]_2 (ems_n_48),
        .\read_data_reg[2] (ctrl_regs_n_130),
        .\read_data_reg[2]_0 (ctrl_regs_n_200),
        .\read_data_reg[2]_1 (stat_regs_n_27),
        .\read_data_reg[2]_2 (\request_reg[4] ),
        .\read_data_reg[3] (ctrl_regs_n_226),
        .\read_data_reg[3]_0 (stat_regs_n_26),
        .\read_data_reg[4] ({ctrl_regs_n_195,p_3_in,ctrl_regs_n_197,ctrl_regs_n_198}),
        .\read_data_reg[4]_0 (ctrl_regs_n_201),
        .\read_data_reg[4]_1 (stat_regs_n_25),
        .\read_data_reg[5] (ctrl_regs_n_169),
        .\read_data_reg[5]_0 (ctrl_regs_n_202),
        .\read_data_reg[5]_1 (stat_regs_n_24),
        .\read_data_reg[6] (ctrl_regs_n_167),
        .\read_data_reg[6]_0 (ctrl_regs_n_203),
        .\read_data_reg[6]_1 (stat_regs_n_23),
        .\read_data_reg[7] (ems_bank_en),
        .\read_data_reg[7]_0 (stat_regs_n_22),
        .\read_data_reg[8] (stat_regs_n_21),
        .\read_data_reg[9] (stop_conds),
        .\read_data_reg[9]_0 (stat_regs_n_20),
        .read_en_q(read_en_q_7),
        .read_en_q_1(read_en_q),
        .read_msg_queue_i_10(mon_chans_n_213),
        .read_msg_queue_i_11(mon_chans_n_252),
        .read_msg_queue_i_12(mon_chans_n_254),
        .read_msg_queue_i_13(mon_chans_n_261),
        .read_msg_queue_i_134_0(sq),
        .read_msg_queue_i_139_0(mon_regs_n_64),
        .read_msg_queue_i_139_1(g[5]),
        .read_msg_queue_i_14(mon_chans_n_263),
        .read_msg_queue_i_15(mon_chans_n_265),
        .read_msg_queue_i_16(mon_chans_n_267),
        .read_msg_queue_i_2(mon_chans_n_41),
        .read_msg_queue_i_20({mon_regs_n_214,mon_regs_n_215,mon_regs_n_216,mon_regs_n_217,mon_regs_n_218,mon_regs_n_219,mon_regs_n_220,mon_regs_n_221,mon_regs_n_222,mon_regs_n_223,mon_regs_n_224,mon_regs_n_225,mon_regs_n_226,mon_regs_n_227,mon_regs_n_228,mon_regs_n_229}),
        .read_msg_queue_i_20_0(mon_regs_n_52),
        .read_msg_queue_i_22(mon_regs_n_133),
        .read_msg_queue_i_24_0({mon_chans_n_229,mon_chans_n_230,mon_chans_n_231,mon_chans_n_232,mon_chans_n_233,mon_chans_n_234,mon_chans_n_235,mon_chans_n_236}),
        .read_msg_queue_i_24_1({mon_chans_n_214,mon_chans_n_215,mon_chans_n_216,mon_chans_n_217,mon_chans_n_218,mon_chans_n_219,mon_chans_n_220,mon_chans_n_221}),
        .read_msg_queue_i_24_2(out0[15:9]),
        .read_msg_queue_i_24_3(mon_chans_n_42),
        .read_msg_queue_i_24_4(mon_chans_n_103),
        .read_msg_queue_i_26(mon_regs_n_139),
        .read_msg_queue_i_28_0(mon_chans_n_134),
        .read_msg_queue_i_28_1(mon_chans_n_135),
        .read_msg_queue_i_3(mon_chans_n_40),
        .read_msg_queue_i_30(mon_regs_n_140),
        .read_msg_queue_i_32_0(mon_chans_n_136),
        .read_msg_queue_i_32_1(mon_chans_n_137),
        .read_msg_queue_i_34(mon_regs_n_141),
        .read_msg_queue_i_34_0(mon_regs_n_142),
        .read_msg_queue_i_36_0(mon_chans_n_138),
        .read_msg_queue_i_36_1(mon_chans_n_139),
        .read_msg_queue_i_38(mon_regs_n_143),
        .read_msg_queue_i_38_0(mon_regs_n_144),
        .read_msg_queue_i_4(mon_chans_n_39),
        .read_msg_queue_i_40_0(mon_chans_n_140),
        .read_msg_queue_i_40_1(mon_chans_n_141),
        .read_msg_queue_i_42(mon_regs_n_145),
        .read_msg_queue_i_42_0(mon_regs_n_146),
        .read_msg_queue_i_44_0(mon_chans_n_142),
        .read_msg_queue_i_44_1(mon_chans_n_143),
        .read_msg_queue_i_46(mon_regs_n_147),
        .read_msg_queue_i_46_0(mon_regs_n_148),
        .read_msg_queue_i_48_0(mon_chans_n_144),
        .read_msg_queue_i_48_1(mon_chans_n_175),
        .read_msg_queue_i_48_2(mon_chans_n_176),
        .read_msg_queue_i_5(mon_chans_n_38),
        .read_msg_queue_i_50(mon_regs_n_149),
        .read_msg_queue_i_50_0(mon_regs_n_150),
        .read_msg_queue_i_51_0(mon_chans_n_177),
        .read_msg_queue_i_51_1(mon_chans_n_178),
        .read_msg_queue_i_51_2(mon_chans_n_179),
        .read_msg_queue_i_51_3(mon_chans_n_211),
        .read_msg_queue_i_53(mon_regs_n_151),
        .read_msg_queue_i_53_0(mon_regs_n_152),
        .read_msg_queue_i_54_0(mon_chans_n_212),
        .read_msg_queue_i_56(mon_regs_n_153),
        .read_msg_queue_i_56_0(mon_regs_n_154),
        .read_msg_queue_i_57_0(mon_chans_n_251),
        .read_msg_queue_i_59(mon_regs_n_155),
        .read_msg_queue_i_6(mon_chans_n_37),
        .read_msg_queue_i_60_0(mon_chans_n_253),
        .read_msg_queue_i_62(mon_regs_n_156),
        .read_msg_queue_i_63_0(mon_chans_n_260),
        .read_msg_queue_i_65(mon_regs_n_157),
        .read_msg_queue_i_66_0(mon_chans_n_262),
        .read_msg_queue_i_68(mon_regs_n_158),
        .read_msg_queue_i_69_0(mon_chans_n_264),
        .read_msg_queue_i_7(mon_chans_n_6),
        .read_msg_queue_i_71(mon_regs_n_159),
        .read_msg_queue_i_72_0(mon_chans_n_266),
        .rxor_32(rxor_32),
        .\s2_fb_reg[13] (cmd_ctrl_n_230),
        .\s2_s_reg[12] (p_0_in),
        .s_only_reg(s_only),
        .start_req9_out(start_req9_out),
        .state(state_4),
        .state_0(state_5),
        .\state_reg[0]_0 (fixed_reader_n_5),
        .\state_reg[0]_1 (usb_if_n_55),
        .\state_reg[0]_2 (mon_regs_n_1),
        .\state_reg[1]_0 (erasable_mem_en),
        .\state_reg[1]_1 (usb_if_n_56),
        .\state_reg[2]_0 (cmd_ctrl_n_82),
        .\state_reg[2]_1 (cmd_read_en),
        .\state_reg[2]_2 (ems_write_en),
        .\state_reg[2]_3 (usb_if_n_57),
        .\state_reg[3]_0 (usb_if_n_58),
        .status_read_en(status_read_en),
        .stop_cause(stop_cause),
        .stop_s1_s2(stop_s1_s2),
        .\val_reg[10] (cmd_ctrl_n_136),
        .\val_reg[11] (cmd_ctrl_n_137),
        .\val_reg[12] (cmd_ctrl_n_138),
        .\val_reg[13] (cmd_ctrl_n_139),
        .\val_reg[14] (cmd_ctrl_n_140),
        .\val_reg[15] (cmd_ctrl_n_141),
        .\val_reg[16] (cmd_ctrl_n_46),
        .\val_reg[16]_0 ({cmd_ctrl_n_193,cmd_ctrl_n_194,cmd_ctrl_n_195,cmd_ctrl_n_196,cmd_ctrl_n_197,cmd_ctrl_n_198,cmd_ctrl_n_199,cmd_ctrl_n_200,cmd_ctrl_n_201,cmd_ctrl_n_202,cmd_ctrl_n_203,cmd_ctrl_n_204,cmd_ctrl_n_205,cmd_ctrl_n_206,cmd_ctrl_n_207,cmd_ctrl_n_208}),
        .\val_reg[5] ({periph_bb1_out[14:10],periph_bb1_out[2:0]}),
        .\val_reg[9] (cmd_ctrl_n_127),
        .\w_comp_val_ign_reg[16] ({cmd_ctrl_n_83,cmd_ctrl_n_84,cmd_ctrl_n_85,cmd_ctrl_n_86,cmd_ctrl_n_87,cmd_ctrl_n_88,cmd_ctrl_n_89,cmd_ctrl_n_90,cmd_ctrl_n_91,cmd_ctrl_n_92,cmd_ctrl_n_93,cmd_ctrl_n_94,cmd_ctrl_n_95,cmd_ctrl_n_96,cmd_ctrl_n_97,cmd_ctrl_n_98}),
        .w_s1_s2(w_s1_s2),
        .w_times(w_times[11:1]),
        .\w_times_reg[2] (cmd_ctrl_n_224),
        .\w_times_reg[3] (cmd_ctrl_n_225),
        .wea(crs_write_en),
        .wp(wp),
        .wr_en(read_msg_ready));
  core_rope_sim crs
       (.E(mon_dsky_n_17),
        .Q({cmd_addr[15:1],cmd_data}),
        .addra(cmd_ctrl_n_65),
        .addrb({faddr,s[10:5],\val_reg[4] [1],s[3:2],\val_reg[4] [0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .crs_read_en(crs_read_en),
        .douta(rope_mem_data),
        .ena(rope_mem_en),
        .\mdt_OBUFT[11]_inst_i_1_0 (\mdt_OBUFT[11]_inst_i_3_n_0 ),
        .\mdt_OBUFT[12]_inst_i_1_0 (\mdt_OBUFT[12]_inst_i_3_n_0 ),
        .\mdt_TRI[11] (\mdt_TRI[11] ),
        .\mdt_TRI[12] (\mdt_TRI[12] ),
        .mdt_periph(mdt_periph[12:11]),
        .mnhsbf_reg_0(mnhsbf_crs),
        .mnhsbf_reg_1({Q[3],Q[1]}),
        .mnhsbf_reg_2(ctrl_regs_n_61),
        .mnhsbf_reg_3(mon_dsky_n_38),
        .\mon_word_reg[11]_0 (mon_dsky_n_0),
        .\mon_word_reg[15]_0 (rst_n_1),
        .\mon_word_reg[16]_0 ({crs_n_20,crs_n_21,crs_n_22,crs_n_23,crs_n_24,crs_n_25,crs_n_26,crs_n_27,crs_n_28,crs_n_29,crs_n_30,crs_n_31,crs_n_32,crs_n_33}),
        .\mon_word_reg[16]_1 (usb_if_n_52),
        .\mon_word_reg[1]_0 (mon_dsky_n_16),
        .\mon_word_reg[3]_0 (\chan77_reg[2] ),
        .mrsc_db(mrsc_db),
        .mwg_db(mwg_db),
        .read_done(read_done),
        .wea(crs_write_en));
  clear_timer ctmr
       (.D({ctmr_n_0,ctmr_n_1,ctmr_n_2,ctmr_n_3,ctmr_n_4}),
        .Q(fb),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\ct_count_reg[0]_0 (mon_regs_n_197),
        .\ct_count_reg[0]_1 (rst_n_1),
        .\ct_count_reg[2]_0 (ct),
        .fext(fext),
        .\out_reg[16] ({ctmr_n_6,ctmr_n_7,ctmr_n_8,ctmr_n_9,ctmr_n_10,ctmr_n_11,ctmr_n_12,ctmr_n_13,ctmr_n_14,ctmr_n_15,ctmr_n_16,ctmr_n_17,ctmr_n_18,ctmr_n_19,ctmr_n_20,ctmr_n_21}),
        .\out_reg[16]_0 ({ctmr_n_22,ctmr_n_23,ctmr_n_24,ctmr_n_25,ctmr_n_26,ctmr_n_27,ctmr_n_28,ctmr_n_29,ctmr_n_30,ctmr_n_31,ctmr_n_32,ctmr_n_33,ctmr_n_34,ctmr_n_35,ctmr_n_36,ctmr_n_37}),
        .\out_reg[16]_1 ({ctmr_n_38,ctmr_n_39,ctmr_n_40,ctmr_n_41,ctmr_n_42,ctmr_n_43,ctmr_n_44,ctmr_n_45,ctmr_n_46,ctmr_n_47,ctmr_n_48,ctmr_n_49,ctmr_n_50,ctmr_n_51,ctmr_n_52,ctmr_n_53}),
        .\out_reg[16]_10 ({ctmr_n_190,ctmr_n_191,ctmr_n_192,ctmr_n_193,ctmr_n_194,ctmr_n_195,ctmr_n_196,ctmr_n_197,ctmr_n_198,ctmr_n_199,ctmr_n_200,ctmr_n_201,ctmr_n_202,ctmr_n_203,ctmr_n_204}),
        .\out_reg[16]_11 ({ctmr_n_205,ctmr_n_206,ctmr_n_207,ctmr_n_208,ctmr_n_209,ctmr_n_210,ctmr_n_211,ctmr_n_212,ctmr_n_213,ctmr_n_214,ctmr_n_215,ctmr_n_216,ctmr_n_217,ctmr_n_218,ctmr_n_219}),
        .\out_reg[16]_12 ({ctmr_n_228,ctmr_n_229,ctmr_n_230,ctmr_n_231,ctmr_n_232,ctmr_n_233,ctmr_n_234,ctmr_n_235,ctmr_n_236,ctmr_n_237,ctmr_n_238,ctmr_n_239,ctmr_n_240,ctmr_n_241,ctmr_n_242}),
        .\out_reg[16]_13 ({ctmr_n_243,ctmr_n_244,ctmr_n_245,ctmr_n_246,ctmr_n_247,ctmr_n_248,ctmr_n_249,ctmr_n_250,ctmr_n_251,ctmr_n_252,ctmr_n_253,ctmr_n_254,ctmr_n_255,ctmr_n_256,ctmr_n_257}),
        .\out_reg[16]_14 ({ctmr_n_266,ctmr_n_267,ctmr_n_268,ctmr_n_269,ctmr_n_270,ctmr_n_271,ctmr_n_272,ctmr_n_273,ctmr_n_274,ctmr_n_275,ctmr_n_276,ctmr_n_277,ctmr_n_278,ctmr_n_279,ctmr_n_280}),
        .\out_reg[16]_15 ({ctmr_n_281,ctmr_n_282,ctmr_n_283,ctmr_n_284,ctmr_n_285,ctmr_n_286,ctmr_n_287,ctmr_n_288,ctmr_n_289,ctmr_n_290,ctmr_n_291,ctmr_n_292,ctmr_n_293,ctmr_n_294,ctmr_n_295}),
        .\out_reg[16]_16 ({ctmr_n_296,ctmr_n_297,ctmr_n_298,ctmr_n_299,ctmr_n_300,ctmr_n_301,ctmr_n_302,ctmr_n_303,ctmr_n_304,ctmr_n_305,ctmr_n_306,ctmr_n_307,ctmr_n_308,ctmr_n_309,ctmr_n_310}),
        .\out_reg[16]_17 ({ctmr_n_311,ctmr_n_312,ctmr_n_313,ctmr_n_314,ctmr_n_315,ctmr_n_316,ctmr_n_317,ctmr_n_318,ctmr_n_319,ctmr_n_320,ctmr_n_321,ctmr_n_322,ctmr_n_323,ctmr_n_324,ctmr_n_325}),
        .\out_reg[16]_18 ({ctmr_n_326,ctmr_n_327,ctmr_n_328,ctmr_n_329,ctmr_n_330,ctmr_n_331,ctmr_n_332,ctmr_n_333,ctmr_n_334,ctmr_n_335,ctmr_n_336,ctmr_n_337,ctmr_n_338,ctmr_n_339,ctmr_n_340}),
        .\out_reg[16]_2 (p_0_in_1),
        .\out_reg[16]_3 ({ctmr_n_70,ctmr_n_71,ctmr_n_72,ctmr_n_73,ctmr_n_74,ctmr_n_75,ctmr_n_76,ctmr_n_77,ctmr_n_78,ctmr_n_79,ctmr_n_80,ctmr_n_81,ctmr_n_82,ctmr_n_83,ctmr_n_84,ctmr_n_85}),
        .\out_reg[16]_4 ({ctmr_n_86,ctmr_n_87,ctmr_n_88,ctmr_n_89,ctmr_n_90,ctmr_n_91,ctmr_n_92,ctmr_n_93,ctmr_n_94,ctmr_n_95,ctmr_n_96,ctmr_n_97,ctmr_n_98,ctmr_n_99,ctmr_n_100,ctmr_n_101}),
        .\out_reg[16]_5 ({ctmr_n_102,ctmr_n_103,ctmr_n_104,ctmr_n_105,ctmr_n_106,ctmr_n_107,ctmr_n_108,ctmr_n_109,ctmr_n_110,ctmr_n_111,ctmr_n_112,ctmr_n_113,ctmr_n_114,ctmr_n_115,ctmr_n_116,ctmr_n_117}),
        .\out_reg[16]_6 ({ctmr_n_130,ctmr_n_131,ctmr_n_132,ctmr_n_133,ctmr_n_134,ctmr_n_135,ctmr_n_136,ctmr_n_137,ctmr_n_138,ctmr_n_139,ctmr_n_140,ctmr_n_141,ctmr_n_142,ctmr_n_143,ctmr_n_144}),
        .\out_reg[16]_7 ({ctmr_n_145,ctmr_n_146,ctmr_n_147,ctmr_n_148,ctmr_n_149,ctmr_n_150,ctmr_n_151,ctmr_n_152,ctmr_n_153,ctmr_n_154,ctmr_n_155,ctmr_n_156,ctmr_n_157,ctmr_n_158,ctmr_n_159}),
        .\out_reg[16]_8 ({ctmr_n_160,ctmr_n_161,ctmr_n_162,ctmr_n_163,ctmr_n_164,ctmr_n_165,ctmr_n_166,ctmr_n_167,ctmr_n_168,ctmr_n_169,ctmr_n_170,ctmr_n_171,ctmr_n_172,ctmr_n_173,ctmr_n_174}),
        .\out_reg[16]_9 ({ctmr_n_175,ctmr_n_176,ctmr_n_177,ctmr_n_178,ctmr_n_179,ctmr_n_180,ctmr_n_181,ctmr_n_182,ctmr_n_183,ctmr_n_184,ctmr_n_185,ctmr_n_186,ctmr_n_187,ctmr_n_188,ctmr_n_189}),
        .\out_reg[5] ({ctmr_n_125,ctmr_n_126,ctmr_n_127,ctmr_n_128,ctmr_n_129}),
        .\out_reg[5]_0 (ctmr_n_341),
        .\out_reg[6] (ctmr_n_342),
        .\out_reg[7] ({ctmr_n_118,ctmr_n_119,ctmr_n_120,ctmr_n_121,ctmr_n_122,ctmr_n_123,ctmr_n_124}),
        .\out_reg[7]_0 (ctmr_n_343),
        .\out_reg[8] ({ctmr_n_220,ctmr_n_221,ctmr_n_222,ctmr_n_223,ctmr_n_224,ctmr_n_225,ctmr_n_226,ctmr_n_227}),
        .\out_reg[8]_0 ({ctmr_n_258,ctmr_n_259,ctmr_n_260,ctmr_n_261,ctmr_n_262,ctmr_n_263,ctmr_n_264,ctmr_n_265}),
        .\val_reg[15] ({mon_chans_n_7,mon_chans_n_8,mon_chans_n_9,mon_chans_n_10,mon_chans_n_11,mon_chans_n_12,mon_chans_n_13,mon_chans_n_14,mon_chans_n_15,mon_chans_n_16,mon_chans_n_17,mon_chans_n_18,mon_chans_n_19,mon_chans_n_20,mon_chans_n_21}),
        .\val_reg[15]_0 ({mon_chans_n_145,mon_chans_n_146,mon_chans_n_147,mon_chans_n_148,mon_chans_n_149,mon_chans_n_150,mon_chans_n_151,mon_chans_n_152,mon_chans_n_153,mon_chans_n_154,mon_chans_n_155,mon_chans_n_156,mon_chans_n_157,mon_chans_n_158,mon_chans_n_159}),
        .\val_reg[15]_1 ({mon_chans_n_214,mon_chans_n_215,mon_chans_n_216,mon_chans_n_217,mon_chans_n_218,mon_chans_n_219,mon_chans_n_220,mon_chans_n_221,mon_chans_n_222,mon_chans_n_223,mon_chans_n_224,mon_chans_n_225,mon_chans_n_226,mon_chans_n_227,mon_chans_n_228}),
        .\val_reg[15]_10 ({mon_chans_n_160,mon_chans_n_161,mon_chans_n_162,mon_chans_n_163,mon_chans_n_164,mon_chans_n_165,mon_chans_n_166,mon_chans_n_167,mon_chans_n_168,mon_chans_n_169,mon_chans_n_170,mon_chans_n_171,mon_chans_n_172,mon_chans_n_173,mon_chans_n_174}),
        .\val_reg[15]_11 ({mon_chans_n_22,mon_chans_n_23,mon_chans_n_24,mon_chans_n_25,mon_chans_n_26,mon_chans_n_27,mon_chans_n_28,mon_chans_n_29,mon_chans_n_30,mon_chans_n_31,mon_chans_n_32,mon_chans_n_33,mon_chans_n_34,mon_chans_n_35,mon_chans_n_36}),
        .\val_reg[15]_2 ({mon_chans_n_43,mon_chans_n_44,mon_chans_n_45,mon_chans_n_46,mon_chans_n_47,mon_chans_n_48,mon_chans_n_49,mon_chans_n_50,mon_chans_n_51,mon_chans_n_52,mon_chans_n_53,mon_chans_n_54,mon_chans_n_55,mon_chans_n_56,mon_chans_n_57}),
        .\val_reg[15]_3 ({mon_chans_n_73,mon_chans_n_74,mon_chans_n_75,mon_chans_n_76,mon_chans_n_77,mon_chans_n_78,mon_chans_n_79,mon_chans_n_80,mon_chans_n_81,mon_chans_n_82,mon_chans_n_83,mon_chans_n_84,mon_chans_n_85,mon_chans_n_86,mon_chans_n_87}),
        .\val_reg[15]_4 (out0),
        .\val_reg[15]_5 ({mon_chans_n_119,mon_chans_n_120,mon_chans_n_121,mon_chans_n_122,mon_chans_n_123,mon_chans_n_124,mon_chans_n_125,mon_chans_n_126,mon_chans_n_127,mon_chans_n_128,mon_chans_n_129,mon_chans_n_130,mon_chans_n_131,mon_chans_n_132,mon_chans_n_133}),
        .\val_reg[15]_6 ({mon_chans_n_104,mon_chans_n_105,mon_chans_n_106,mon_chans_n_107,mon_chans_n_108,mon_chans_n_109,mon_chans_n_110,mon_chans_n_111,mon_chans_n_112,mon_chans_n_113,mon_chans_n_114,mon_chans_n_115,mon_chans_n_116,mon_chans_n_117,mon_chans_n_118}),
        .\val_reg[15]_7 ({mon_chans_n_88,mon_chans_n_89,mon_chans_n_90,mon_chans_n_91,mon_chans_n_92,mon_chans_n_93,mon_chans_n_94,mon_chans_n_95,dsalmout,mon_chans_n_102}),
        .\val_reg[15]_8 ({mon_chans_n_58,mon_chans_n_59,mon_chans_n_60,mon_chans_n_61,mon_chans_n_62,chan13,mon_chans_n_64,mon_chans_n_65,mon_chans_n_66,mon_chans_n_67,mon_chans_n_68,mon_chans_n_69,mon_chans_n_70,mon_chans_n_71,mon_chans_n_72}),
        .\val_reg[15]_9 ({mon_chans_n_229,mon_chans_n_230,mon_chans_n_231,mon_chans_n_232,mon_chans_n_233,mon_chans_n_234,mon_chans_n_235,mon_chans_n_236,mon_chans_n_237,mon_chans_n_238,mon_chans_n_239,mon_chans_n_240,mon_chans_n_241,mon_chans_n_242,mon_chans_n_243}),
        .\val_reg[16] (\read_data_reg[16] ),
        .\val_reg[16]_0 ({l[15],mon_regs_n_86,l[13:0]}),
        .\val_reg[16]_1 ({q[15],mon_regs_n_102,q[13:0]}),
        .\val_reg[16]_2 (w),
        .\val_reg[16]_3 ({mon_regs_n_117,mon_regs_n_118,mon_regs_n_119,mon_regs_n_120,mon_regs_n_121,mon_regs_n_122,mon_regs_n_123,mon_regs_n_124,mon_regs_n_125,mon_regs_n_126,mon_regs_n_127,mon_regs_n_128,mon_regs_n_129,mon_regs_n_130,mon_regs_n_131,mon_regs_n_132}),
        .\val_reg[16]_4 ({mon_regs_n_69,mon_regs_n_70,mon_regs_n_71,mon_regs_n_72,mon_regs_n_73,mon_regs_n_74,mon_regs_n_75,mon_regs_n_76,mon_regs_n_77,mon_regs_n_78,mon_regs_n_79,mon_regs_n_80,mon_regs_n_81,mon_regs_n_82,mon_regs_n_83,mon_regs_n_84}),
        .\val_reg[16]_5 ({mon_regs_n_53,mon_regs_n_54,mon_regs_n_55,mon_regs_n_56,mon_regs_n_57,mon_regs_n_58,mon_regs_n_59,mon_regs_n_60,mon_regs_n_61,mon_regs_n_62,mon_regs_n_63,mon_regs_n_64,mon_regs_n_65,mon_regs_n_66,mon_regs_n_67,mon_regs_n_68}),
        .\val_reg[16]_6 ({mon_regs_n_214,mon_regs_n_215,mon_regs_n_216,mon_regs_n_217,mon_regs_n_218,mon_regs_n_219,mon_regs_n_220,mon_regs_n_221,mon_regs_n_222,mon_regs_n_223,mon_regs_n_224,mon_regs_n_225,mon_regs_n_226,mon_regs_n_227,mon_regs_n_228,mon_regs_n_229}),
        .\val_reg[1] (mon_regs_n_176),
        .\val_reg[5] (mkeyin),
        .\val_reg[7] (navkeyin),
        .\val_reg[8] ({mon_chans_n_203,mon_chans_n_204,mon_chans_n_205,mon_chans_n_206,mon_chans_n_207,mon_chans_n_208,mon_chans_n_209,mon_chans_n_210}),
        .\val_reg[8]_0 ({mon_chans_n_195,mon_chans_n_196,mon_chans_n_197,mon_chans_n_198,mon_chans_n_199,mon_chans_n_200,mon_chans_n_201,mon_chans_n_202}));
  control_regs ctrl_regs
       (.D(bank[1:0]),
        .E(stop_s1_s210_out),
        .Q({cmd_addr[4:0],cmd_data}),
        .\active_cmd_reg[18] (ctrl_regs_n_182),
        .addra(cmd_ctrl_n_65),
        .adv_s7_out(adv_s7_out),
        .adv_s_reg_0(adv_s),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\crs_bank_en_reg[14]_0 (mon_chans_n_5),
        .\crs_bank_en_reg[17]_0 (ctrl_regs_n_199),
        .\crs_bank_en_reg[50]_0 (ctrl_regs_n_130),
        .\crs_bank_en_reg[59]_0 (ctrl_regs_n_206),
        .\crs_bank_en_reg[63]_0 ({crs_bank_en[63:62],crs_bank_en[57:51],crs_bank_en[48:44],crs_bank_en[41:33],crs_bank_en[31:30],crs_bank_en[25:23],crs_bank_en[19],crs_bank_en[15:14],crs_bank_en[9:7],crs_bank_en[3],crs_bank_en[0]}),
        .\crs_bank_en_reg[63]_1 ({cmd_ctrl_n_76,cmd_ctrl_n_77,cmd_ctrl_n_78,cmd_ctrl_n_79}),
        .ctrl_periph_load(ctrl_periph_load),
        .ctrl_periph_loadch(ctrl_periph_loadch),
        .ctrl_periph_read(ctrl_periph_read),
        .ctrl_periph_readch(ctrl_periph_readch),
        .ctrl_periph_tcsaj(ctrl_periph_tcsaj),
        .ctrl_read_en(ctrl_read_en),
        .ctrl_write_done(ctrl_write_done),
        .dbltst_TRI(dbltst_TRI),
        .dbltst_reg_0(cmd_ctrl_n_160),
        .doscal_TRI(doscal_TRI),
        .doscal_reg_0(cmd_ctrl_n_158),
        .\ems_bank_en_reg[0]_0 (ctrl_regs_n_225),
        .\ems_bank_en_reg[1]_0 (ctrl_regs_n_123),
        .\ems_bank_en_reg[3]_0 (ctrl_regs_n_104),
        .\ems_bank_en_reg[7]_0 (ctrl_regs_n_98),
        .\ems_bank_en_reg[7]_1 (ems_bank_en),
        .\ems_bank_en_reg[7]_2 (cmd_ctrl_n_174),
        .fext(fext),
        .i(i),
        .\i_comp_stat_ign_reg[3]_0 (ctrl_regs_n_149),
        .\i_comp_stat_ign_reg[6]_0 ({p_11_in[13:11],p_11_in[9:7],p_11_in[4],p_11_in[2:1]}),
        .\i_comp_stat_reg[0]_0 (cmd_ctrl_n_179),
        .\i_comp_val_ign_reg[12]_0 ({ctrl_regs_n_260,ctrl_regs_n_261,ctrl_regs_n_262,ctrl_regs_n_263,ctrl_regs_n_264,ctrl_regs_n_265,ctrl_regs_n_266,ctrl_regs_n_267}),
        .\i_comp_val_ign_reg[12]_1 (cmd_ctrl_n_164),
        .\i_comp_val_reg[12]_0 ({ctrl_regs_n_268,ctrl_regs_n_269,ctrl_regs_n_270,ctrl_regs_n_271,ctrl_regs_n_272,ctrl_regs_n_273,ctrl_regs_n_274}),
        .\i_comp_val_reg[12]_1 (cmd_ctrl_n_163),
        .\i_comp_val_reg[4]_0 (ctrl_regs_n_226),
        .\i_comp_val_reg[7]_0 (ctrl_regs_n_167),
        .\ldrd_s1_s2_reg[0]_0 (mon_dsky_n_0),
        .\ldrd_s1_s2_reg[0]_1 (cmd_ctrl_n_74),
        .\ldrd_s1_s2_reg[1]_0 (ctrl_regs_n_227),
        .\ldrd_s1_s2_reg[2]_0 (ctrl_regs_n_224),
        .\ldrd_s1_s2_reg[4]_0 ({ctrl_regs_n_195,p_3_in,ctrl_regs_n_197,ctrl_regs_n_198}),
        .mgojam_IBUF(mgojam_IBUF),
        .miip_db(miip_db),
        .minhl_db(minhl_db),
        .minkl_db(minkl_db),
        .mnhnc_TRI(mnhnc_TRI),
        .mnhnc_reg_0(cmd_ctrl_n_153),
        .mnhrpt_TRI(mnhrpt_TRI),
        .mnhrpt_reg_0(cmd_ctrl_n_152),
        .mnhsbf_i_4_0(fb),
        .mnisq_db(mnisq_db),
        .\mon_word_reg[1] ({s[12:5],\val_reg[4] [1],s[3:2],\val_reg[4] [0]}),
        .monwt_db(monwt_db),
        .mpal_n_IBUF(mpal_n_IBUF),
        .mrchg(mrchg),
        .mrulog_db(mrulog_db),
        .msqext_db(msqext_db),
        .mstrt_TRI(mstrt_TRI),
        .mwch_db(mwch_db),
        .nhalga_TRI(nhalga_TRI),
        .nhalga_reg_0(cmd_ctrl_n_154),
        .nhstrt1_OBUF(nhstrt1_OBUF),
        .nhstrt1_reg_0(cmd_ctrl_n_155),
        .nhstrt2_OBUF(nhstrt2_OBUF),
        .nhstrt2_reg_0(cmd_ctrl_n_157),
        .p_1_in({p_1_in[14:10],p_1_in[2:0]}),
        .p_2_in({p_2_in[14:10],p_2_in[2:0]}),
        .p_match(p_match),
        .\periph_bb_reg[15]_0 ({ctrl_periph_bb[15:11],ctrl_periph_bb[3:1]}),
        .\periph_bb_reg[15]_1 ({periph_bb1_out[14:10],periph_bb1_out[2:0]}),
        .\periph_data_reg[15]_0 (usb_if_n_52),
        .\periph_data_reg[16]_0 (ctrl_periph_data),
        .\periph_data_reg[16]_1 ({cmd_ctrl_n_193,cmd_ctrl_n_194,cmd_ctrl_n_195,cmd_ctrl_n_196,cmd_ctrl_n_197,cmd_ctrl_n_198,cmd_ctrl_n_199,cmd_ctrl_n_200,cmd_ctrl_n_201,cmd_ctrl_n_202,cmd_ctrl_n_203,cmd_ctrl_n_204,cmd_ctrl_n_205,cmd_ctrl_n_206,cmd_ctrl_n_207,cmd_ctrl_n_208}),
        .periph_load_reg_0(cmd_ctrl_n_81),
        .periph_loadch(periph_loadch),
        .periph_loadch4_out(periph_loadch4_out),
        .periph_read5_out(periph_read5_out),
        .periph_readch3_out(periph_readch3_out),
        .\periph_s_reg[12]_0 (ctrl_periph_s),
        .\periph_s_reg[12]_1 (p_0_in),
        .periph_tcsaj2_out(periph_tcsaj2_out),
        .periph_tcsaj_reg_0(ctrl_regs_n_60),
        .proceed_req(proceed_req),
        .proceed_req8_out(proceed_req8_out),
        .proceed_req_reg_0(ctrl_regs_n_111),
        .proceed_req_reg_1(ctrl_regs_n_112),
        .proceed_req_reg_2(ctrl_regs_n_113),
        .proceed_req_reg_3(ctrl_regs_n_114),
        .proceed_req_reg_4(ctrl_regs_n_115),
        .proceed_req_reg_5(ctrl_regs_n_116),
        .proceed_req_reg_6(ctrl_regs_n_117),
        .proceed_req_reg_7(mon_regs_n_14),
        .proceeding(proceeding),
        .prog_step_match_i_2_0(eb[10]),
        .prog_step_match_i_8_0(eb[11]),
        .prog_step_match_i_8_1(eb[9]),
        .prog_step_match_reg(strt_stp_n_0),
        .\read_data[0]_i_2_0 (cmd_ctrl_n_229),
        .\read_data[0]_i_2_1 (cmd_ctrl_n_104),
        .\read_data[0]_i_2_2 (cmd_ctrl_n_159),
        .\read_data[11]_i_3_0 (cmd_ctrl_n_234),
        .\read_data[12]_i_2_0 (cmd_ctrl_n_233),
        .\read_data[13]_i_2_0 (cmd_ctrl_n_227),
        .\read_data[13]_i_2_1 (cmd_ctrl_n_226),
        .\read_data[1]_i_2 (cmd_ctrl_n_156),
        .\read_data[1]_i_2_0 (cmd_ctrl_n_224),
        .\read_data[2]_i_7 (cmd_ctrl_n_99),
        .\read_data[2]_i_7_0 (cmd_ctrl_n_116),
        .\read_data[2]_i_7_1 (cmd_ctrl_n_225),
        .\read_data_reg[11]_0 (cmd_ctrl_n_73),
        .\read_data_reg[12]_0 (cmd_ctrl_n_117),
        .\read_data_reg[12]_1 (cmd_ctrl_n_228),
        .\read_data_reg[12]_2 (cmd_ctrl_n_230),
        .\read_data_reg[13]_0 (cmd_ctrl_n_231),
        .\read_data_reg[13]_1 (cmd_ctrl_n_232),
        .\read_data_reg[15]_0 ({ctrl_regs_n_275,ctrl_regs_n_276,ctrl_regs_n_277,ctrl_regs_n_278,ctrl_regs_n_279,ctrl_regs_n_280,ctrl_regs_n_281,ctrl_regs_n_282,ctrl_regs_n_283,ctrl_regs_n_284,ctrl_regs_n_285,ctrl_regs_n_286,ctrl_regs_n_287,ctrl_regs_n_288,ctrl_regs_n_289,ctrl_regs_n_290}),
        .\read_data_reg[15]_1 (cmd_ctrl_n_223),
        .\read_data_reg[15]_2 ({cmd_ctrl_n_83,cmd_ctrl_n_84,cmd_ctrl_n_85,cmd_ctrl_n_86,cmd_ctrl_n_87,cmd_ctrl_n_88,cmd_ctrl_n_89,cmd_ctrl_n_90,cmd_ctrl_n_91,cmd_ctrl_n_92,cmd_ctrl_n_93,cmd_ctrl_n_94,cmd_ctrl_n_95,cmd_ctrl_n_96,cmd_ctrl_n_97,cmd_ctrl_n_98}),
        .read_done(read_done_2),
        .\req_bb_reg[1] (fixed_reader_n_6),
        .rst_n(ctrl_regs_n_2),
        .rst_n_0(rst_n_1),
        .rst_n_IBUF(rst_n_IBUF),
        .\s1_fb_ign_reg[12]_0 (ctrl_regs_n_131),
        .\s1_fb_ign_reg[13]_0 (ctrl_regs_n_139),
        .\s1_fb_ign_reg[15]_0 ({p_22_in[14],p_22_in[10],p_22_in[6:4],p_22_in[2:1]}),
        .\s1_fb_reg[11]_0 (cmd_ctrl_n_182),
        .\s1_fext_ign_reg[5]_0 (cmd_ctrl_n_168),
        .\s1_fext_reg[5]_0 (s1_fext),
        .\s1_s_ign_reg[12]_0 ({ctrl_regs_n_228,ctrl_regs_n_229,ctrl_regs_n_230,ctrl_regs_n_231,ctrl_regs_n_232,ctrl_regs_n_233,ctrl_regs_n_234,ctrl_regs_n_235,ctrl_regs_n_236,ctrl_regs_n_237,ctrl_regs_n_238}),
        .\s1_s_ign_reg[12]_1 (cmd_ctrl_n_169),
        .\s1_s_reg[12]_0 ({ctrl_regs_n_170,ctrl_regs_n_171,ctrl_regs_n_172,ctrl_regs_n_173,ctrl_regs_n_174,ctrl_regs_n_175,ctrl_regs_n_176,ctrl_regs_n_177,ctrl_regs_n_178,ctrl_regs_n_179,ctrl_regs_n_180,ctrl_regs_n_181}),
        .\s1_s_reg[12]_1 (cmd_ctrl_n_162),
        .\s1_s_reg[6]_0 (ctrl_regs_n_169),
        .\s2_fb_ign_reg[11]_0 (ctrl_regs_n_204),
        .\s2_fb_ign_reg[15]_0 ({p_18_in[14:13],p_18_in[6:4],p_18_in[0]}),
        .\s2_fb_reg[11]_0 (ctrl_regs_n_205),
        .\s2_fb_reg[11]_1 (cmd_ctrl_n_166),
        .\s2_fb_reg[14]_0 (ctrl_regs_n_140),
        .\s2_fext_ign_reg[5]_0 (cmd_ctrl_n_172),
        .\s2_fext_reg[5]_0 (ctrl_regs_n_201),
        .\s2_fext_reg[6]_0 (ctrl_regs_n_202),
        .\s2_fext_reg[7]_0 (ctrl_regs_n_203),
        .\s2_s_ign_reg[10]_0 ({ctrl_regs_n_239,ctrl_regs_n_240,ctrl_regs_n_241,ctrl_regs_n_242,ctrl_regs_n_243,ctrl_regs_n_244,ctrl_regs_n_245}),
        .\s2_s_ign_reg[12]_0 (cmd_ctrl_n_171),
        .\s2_s_reg[12]_0 ({ctrl_regs_n_183,ctrl_regs_n_184,ctrl_regs_n_185,ctrl_regs_n_186,ctrl_regs_n_187,ctrl_regs_n_188,ctrl_regs_n_189,ctrl_regs_n_190,ctrl_regs_n_191,ctrl_regs_n_192,ctrl_regs_n_193,ctrl_regs_n_194}),
        .\s2_s_reg[12]_1 (cmd_ctrl_n_167),
        .\s2_s_reg[3]_0 (ctrl_regs_n_200),
        .s_only_reg_0(s_only),
        .s_only_reg_1(cmd_ctrl_n_161),
        .start_req9_out(start_req9_out),
        .start_req_reg_0(ctrl_regs_n_118),
        .stop_cause(stop_cause[9:0]),
        .stop_cause1(stop_cause1),
        .\stop_cause[4]_i_2_0 (w),
        .\stop_cause[9]_i_6_0 (sq),
        .\stop_cause_reg[0] ({Q[8],Q[1:0]}),
        .\stop_conds_reg[10]_0 (ctrl_regs_n_105),
        .\stop_conds_reg[2]_0 (ctrl_regs_n_106),
        .\stop_conds_reg[3]_0 (ctrl_regs_n_107),
        .\stop_conds_reg[4]_0 (ctrl_regs_n_108),
        .\stop_conds_reg[9]_0 (stop_conds),
        .\stop_conds_reg[9]_1 (ctrl_regs_n_109),
        .stop_s1_s2(stop_s1_s2),
        .\val[16]_i_12_0 (\val_reg[1]_3 ),
        .\val[16]_i_12_1 (\val_reg[16]_0 ),
        .\val[16]_i_12_2 (\val_reg[16]_1 ),
        .\val[16]_i_19_0 (\val_reg[16] ),
        .\val[16]_i_20_0 (\val_reg[16]_2 ),
        .\val[16]_i_20_1 (\val_reg[16]_3 ),
        .\val[16]_i_7_0 (\val[16]_i_7 ),
        .\val[16]_i_7_1 (E),
        .\val[16]_i_7_2 (\val[16]_i_7_0 ),
        .\val_reg[12] (ctrl_regs_n_61),
        .\val_reg[1] (\val_reg[1]_1 ),
        .\val_reg[1]_0 (mon_regs_n_51),
        .\w_comp_par_ign_reg[0]_0 (cmd_ctrl_n_80),
        .\w_comp_par_ign_reg[1]_0 (p_14_in),
        .\w_comp_val_ign_reg[16]_0 ({ctrl_regs_n_246,ctrl_regs_n_247,ctrl_regs_n_248,ctrl_regs_n_249,ctrl_regs_n_250,ctrl_regs_n_251,ctrl_regs_n_252,ctrl_regs_n_253,ctrl_regs_n_254,ctrl_regs_n_255,ctrl_regs_n_256,ctrl_regs_n_257,ctrl_regs_n_258,ctrl_regs_n_259}),
        .\w_comp_val_ign_reg[16]_1 (rst_n_0),
        .\w_comp_val_ign_reg[16]_2 (cmd_ctrl_n_180),
        .\w_comp_val_ign_reg[1]_0 (ctrl_regs_n_119),
        .\w_comp_val_reg[11]_0 (ctrl_regs_n_207),
        .\w_comp_val_reg[16]_0 ({ctrl_regs_n_208,ctrl_regs_n_209,ctrl_regs_n_210,ctrl_regs_n_211,ctrl_regs_n_212,ctrl_regs_n_213,ctrl_regs_n_214,ctrl_regs_n_215,ctrl_regs_n_216,ctrl_regs_n_217,ctrl_regs_n_218,ctrl_regs_n_219,ctrl_regs_n_220,ctrl_regs_n_221,ctrl_regs_n_222,ctrl_regs_n_223}),
        .\w_comp_val_reg[16]_1 (cmd_ctrl_n_181),
        .\w_mode_reg[0]_0 (mwwg),
        .\w_mode_reg[2]_0 (w_mode),
        .\w_mode_reg[2]_1 (ctrl_regs_n_110),
        .\w_mode_reg[2]_2 (cmd_ctrl_n_170),
        .\w_pulses_reg[11]_0 ({w_pulses_0,w_pulses}),
        .\w_pulses_reg[11]_1 (cmd_ctrl_n_177),
        .\w_pulses_reg[6]_0 (\w_pulses_reg[6] ),
        .w_s1_s2(w_s1_s2),
        .w_times(w_times),
        .\w_times_reg[12]_0 (cmd_ctrl_n_173),
        .wp(wp),
        .write_done20_out(write_done20_out),
        .write_done_reg_0(mon_regs_n_1));
  erasable_mem_sim ems
       (.D(bank),
        .E(mon_regs_n_195),
        .\FSM_sequential_state_reg[0]_0 (ems_n_48),
        .\FSM_sequential_state_reg[1]_0 ({Q[8:7],Q[2:1]}),
        .Q({cmd_addr[10:1],cmd_data}),
        .addra(cmd_ctrl_n_65),
        .alarms(alarms[1]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dinb({g[16],g[14:1],dinb}),
        .douta(erasable_mem_data),
        .ems_read_en(ems_read_en),
        .mamu_TRI(mamu_TRI),
        .mamu_pp(mamu_pp),
        .\mdt_OBUFT[13]_inst_i_1_0 (mon_dsky_n_38),
        .\mdt_OBUFT[13]_inst_i_1_1 (\mdt_OBUFT[13]_inst_i_4_n_0 ),
        .\mdt_OBUFT[15]_inst_i_1_0 (\mdt_OBUFT[14]_inst_i_2_0 ),
        .\mdt_OBUFT[15]_inst_i_1_1 (\mdt_OBUFT[15]_inst_i_1 ),
        .\mdt_OBUFT[15]_inst_i_1_2 (\mdt_OBUFT[14]_inst_i_2_1 ),
        .\mdt_OBUFT[16]_inst_i_1_0 (\mdt_OBUFT[16]_inst_i_3_n_0 ),
        .\mdt_OBUFT[16]_inst_i_1_1 (req_data[15:14]),
        .\mdt_OBUFT[16]_inst_i_1_2 (crs_n_20),
        .\mdt_OBUFT[1]_inst_i_4 (mon_regs_n_183),
        .\mdt_TRI[13] (\mdt_TRI[13] ),
        .\mdt_TRI[15] (\mdt_TRI[15] ),
        .\mdt_TRI[16] (\mdt_TRI[16] ),
        .mdt_rg1(mdt_rg1),
        .mdt_wg1(mdt_wg1),
        .mrgg_db(mrgg_db),
        .mrsc_db(mrsc_db),
        .mwg_db(mwg_db),
        .\out_reg[1] (ems_n_41),
        .\out_reg[1]_0 (ems_n_42),
        .\out_reg[1]_1 (ems_n_43),
        .\read_data_reg[1] (cmd_ctrl_n_73),
        .read_done(read_done_3),
        .read_done_reg_0(rst_n_1),
        .\read_word_reg[13]_0 (mon_regs_n_1),
        .\read_word_reg[14]_0 (\chan77_reg[2] ),
        .\read_word_reg[15]_0 ({mdt_ems[14],mdt_ems[10],mdt_ems[7:4]}),
        .\read_word_reg[16]_0 ({e_data0,mwl[12:11],mwl[9:8]}),
        .\read_word_reg[16]_1 (ems_n_40),
        .\read_word_reg[16]_2 (erasable_mem_en),
        .\read_word_reg[16]_3 (ems_write_en),
        .\read_word_reg[16]_4 ({s[10:5],\val_reg[4] [1],s[3:2],\val_reg[4] [0]}),
        .\read_word_reg[16]_5 (eb[9]),
        .\read_word_reg[16]_6 (eb[10]),
        .\read_word_reg[16]_7 (eb[11]),
        .\read_word_reg[2]_0 (ems_n_36),
        .\read_word_reg[3]_0 (ems_n_37),
        .\read_word_reg[4]_0 (unedited),
        .\read_word_reg[5]_0 (ems_n_38),
        .\read_word_reg[6]_0 (ems_n_39),
        .state(state),
        .\writeback_eaddr_reg[1]_0 (rst_n_0));
  agc_fixed fixed_reader
       (.D(request_q),
        .\FSM_sequential_state_reg[0]_0 (mon_regs_n_1),
        .\FSM_sequential_state_reg[0]_1 (cmd_ctrl_n_119),
        .\FSM_sequential_state_reg[1]_0 (fixed_reader_n_6),
        .\FSM_sequential_state_reg[1]_1 (cmd_ctrl_n_118),
        .Q(cmd_write_flag),
        .\active_cmd_reg[39] (fixed_reader_n_5),
        .agc_fixed_data(agc_fixed_data),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ctrl_periph_loadch(ctrl_periph_loadch),
        .ctrl_periph_read(ctrl_periph_read),
        .periph_complete(periph_complete),
        .periph_loadch(periph_loadch),
        .read_msg_queue_i_2(periph_read_data[14:8]),
        .\request_reg[2] (periph_insts_n_34),
        .\request_reg[2]_0 (periph_insts_n_5),
        .state(state_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[10]_inst_i_4 
       (.I0(crs_n_23),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[10]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[9]),
        .O(\mdt_OBUFT[10]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \mdt_OBUFT[11]_inst_i_3 
       (.I0(mdt_dsky[16]),
        .I1(mdt_rg1),
        .I2(mwl[11]),
        .I3(mdt_wg1),
        .I4(ems_n_38),
        .I5(mon_regs_n_183),
        .O(\mdt_OBUFT[11]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \mdt_OBUFT[12]_inst_i_3 
       (.I0(mdt_dsky[13]),
        .I1(mdt_rg1),
        .I2(mwl[12]),
        .I3(mdt_wg1),
        .I4(ems_n_39),
        .I5(mon_regs_n_183),
        .O(\mdt_OBUFT[12]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[13]_inst_i_4 
       (.I0(crs_n_22),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(\mdt_OBUFT[14]_inst_i_2 ),
        .I3(req_bb[13]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[12]),
        .O(\mdt_OBUFT[13]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[14]_inst_i_5 
       (.I0(crs_n_21),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(\mdt_OBUFT[14]_inst_i_2 ),
        .I3(req_bb[14]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[13]),
        .O(\mdt_OBUFT[14]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \mdt_OBUFT[16]_inst_i_3 
       (.I0(mdt_dsky[16]),
        .I1(mdt_rg1),
        .I2(e_data0),
        .I3(mdt_wg1),
        .I4(ems_n_40),
        .I5(mon_regs_n_183),
        .O(\mdt_OBUFT[16]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFF2FFF2)) 
    \mdt_OBUFT[1]_inst_i_4 
       (.I0(mon_dsky_n_34),
        .I1(mon_dsky_n_29),
        .I2(mdt_dsky[16]),
        .I3(ems_n_43),
        .I4(mdt_wg1),
        .I5(unedited[1]),
        .O(\mdt_OBUFT[1]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFF2FFF2)) 
    \mdt_OBUFT[2]_inst_i_4 
       (.I0(mon_dsky_n_33),
        .I1(mon_dsky_n_29),
        .I2(mdt_dsky[16]),
        .I3(ems_n_42),
        .I4(mdt_wg1),
        .I5(unedited[2]),
        .O(\mdt_OBUFT[2]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFF2FFF2)) 
    \mdt_OBUFT[3]_inst_i_4 
       (.I0(mon_dsky_n_32),
        .I1(mon_dsky_n_29),
        .I2(mdt_dsky[13]),
        .I3(ems_n_41),
        .I4(mdt_wg1),
        .I5(unedited[3]),
        .O(\mdt_OBUFT[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[4]_inst_i_3 
       (.I0(crs_n_29),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[4]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[3]),
        .O(\mdt_OBUFT[4]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[5]_inst_i_3 
       (.I0(crs_n_28),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[5]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[4]),
        .O(\mdt_OBUFT[5]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[6]_inst_i_3 
       (.I0(crs_n_27),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[6]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[5]),
        .O(\mdt_OBUFT[6]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[7]_inst_i_3 
       (.I0(crs_n_26),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[7]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[6]),
        .O(\mdt_OBUFT[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[8]_inst_i_3 
       (.I0(crs_n_25),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[8]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[7]),
        .O(\mdt_OBUFT[8]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \mdt_OBUFT[8]_inst_i_4 
       (.I0(mdt_dsky[16]),
        .I1(mdt_rg1),
        .I2(mwl[8]),
        .I3(mdt_wg1),
        .I4(ems_n_36),
        .I5(mon_regs_n_183),
        .O(\mdt_OBUFT[8]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[9]_inst_i_4 
       (.I0(crs_n_24),
        .I1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .I2(periph_insts_n_32),
        .I3(req_s[9]),
        .I4(\mdt_OBUFT[14]_inst_i_2_0 ),
        .I5(req_data[8]),
        .O(\mdt_OBUFT[9]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \mdt_OBUFT[9]_inst_i_5 
       (.I0(mdt_dsky[16]),
        .I1(mdt_rg1),
        .I2(mwl[9]),
        .I3(mdt_wg1),
        .I4(ems_n_37),
        .I5(mon_regs_n_183),
        .O(\mdt_OBUFT[9]_inst_i_5_n_0 ));
  monitor_channels mon_chans
       (.CO(mon_chans_n_289),
        .D({ctmr_n_228,ctmr_n_229,ctmr_n_230,ctmr_n_231,ctmr_n_232,ctmr_n_233,ctmr_n_234,ctmr_n_235,ctmr_n_236,ctmr_n_237,ctmr_n_238,ctmr_n_239,ctmr_n_240,ctmr_n_241,ctmr_n_242}),
        .DI({mon_chans_n_268,mon_chans_n_269}),
        .E({reg2[26],reg2[14],reg3[24]}),
        .O({mon_chans_n_290,mon_chans_n_291,mon_chans_n_292,mon_chans_n_293}),
        .Q({mon_chans_n_7,mon_chans_n_8,mon_chans_n_9,mon_chans_n_10,mon_chans_n_11,mon_chans_n_12,mon_chans_n_13,mon_chans_n_14,mon_chans_n_15,mon_chans_n_16,mon_chans_n_17,mon_chans_n_18,mon_chans_n_19,mon_chans_n_20,mon_chans_n_21}),
        .S({mon_dsky_n_45,mon_dsky_n_46,mon_dsky_n_47,mon_dsky_n_48}),
        .\active_cmd_reg[21] (mon_chans_n_213),
        .\active_cmd_reg[21]_0 (mon_chans_n_252),
        .\active_cmd_reg[21]_1 (mon_chans_n_254),
        .\active_cmd_reg[21]_2 (mon_chans_n_261),
        .\active_cmd_reg[21]_3 (mon_chans_n_263),
        .\active_cmd_reg[21]_4 (mon_chans_n_265),
        .\active_cmd_reg[21]_5 (mon_chans_n_267),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fext(fext),
        .mon_chan_read_en(mon_chan_read_en),
        .prio_disp(prio_disp),
        .prog1(prog1),
        .read_en_q(read_en_q),
        .read_msg_queue_i_126(cmd_ctrl_n_100),
        .read_msg_queue_i_126_0(cmd_ctrl_n_102),
        .read_msg_queue_i_131(cmd_ctrl_n_101),
        .read_msg_queue_i_54(cmd_ctrl_n_103),
        .read_msg_queue_i_80({q[15],q[13:0]}),
        .read_msg_queue_i_80_0({l[15],l[13:0]}),
        .\reg2_reg[14] (mon_dsky_n_39),
        .\reg2_reg[14]_0 (rywd_p),
        .rst_n(rst_n_0),
        .rst_n_0(mon_chans_n_5),
        .rst_n_IBUF(rst_n_IBUF),
        .rywd_timer_reg({rywd_timer_reg[14],rywd_timer_reg[12:9],rywd_timer_reg[7:6],rywd_timer_reg[4:0]}),
        .\rywd_timer_reg[11] ({mon_chans_n_271,mon_chans_n_272,mon_chans_n_273}),
        .\rywd_timer_reg[7] ({mon_chans_n_274,mon_chans_n_275,mon_chans_n_276}),
        .\val_reg[10] (mon_chans_n_6),
        .\val_reg[10]_0 (mon_chans_n_142),
        .\val_reg[10]_1 (mon_chans_n_143),
        .\val_reg[10]_2 (mon_dsky_n_0),
        .\val_reg[11] (mon_chans_n_37),
        .\val_reg[11]_0 (mon_chans_n_140),
        .\val_reg[11]_1 (mon_chans_n_141),
        .\val_reg[12] (mon_chans_n_38),
        .\val_reg[12]_0 (mon_chans_n_138),
        .\val_reg[12]_1 (mon_chans_n_139),
        .\val_reg[13] (mon_chans_n_39),
        .\val_reg[13]_0 (mon_chans_n_136),
        .\val_reg[13]_1 (mon_chans_n_137),
        .\val_reg[14] (mon_chans_n_40),
        .\val_reg[14]_0 (mon_chans_n_134),
        .\val_reg[14]_1 (mon_chans_n_135),
        .\val_reg[14]_2 ({reg3[14],reg3[25]}),
        .\val_reg[14]_3 (noun),
        .\val_reg[14]_4 (verb),
        .\val_reg[14]_5 (usb_if_n_52),
        .\val_reg[15] ({mon_chans_n_22,mon_chans_n_23,mon_chans_n_24,mon_chans_n_25,mon_chans_n_26,mon_chans_n_27,mon_chans_n_28,mon_chans_n_29,mon_chans_n_30,mon_chans_n_31,mon_chans_n_32,mon_chans_n_33,mon_chans_n_34,mon_chans_n_35,mon_chans_n_36}),
        .\val_reg[15]_0 (mon_chans_n_41),
        .\val_reg[15]_1 (mon_chans_n_42),
        .\val_reg[15]_10 ({mon_chans_n_160,mon_chans_n_161,mon_chans_n_162,mon_chans_n_163,mon_chans_n_164,mon_chans_n_165,mon_chans_n_166,mon_chans_n_167,mon_chans_n_168,mon_chans_n_169,mon_chans_n_170,mon_chans_n_171,mon_chans_n_172,mon_chans_n_173,mon_chans_n_174}),
        .\val_reg[15]_11 (out0),
        .\val_reg[15]_12 ({mon_chans_n_214,mon_chans_n_215,mon_chans_n_216,mon_chans_n_217,mon_chans_n_218,mon_chans_n_219,mon_chans_n_220,mon_chans_n_221,mon_chans_n_222,mon_chans_n_223,mon_chans_n_224,mon_chans_n_225,mon_chans_n_226,mon_chans_n_227,mon_chans_n_228}),
        .\val_reg[15]_13 ({mon_chans_n_229,mon_chans_n_230,mon_chans_n_231,mon_chans_n_232,mon_chans_n_233,mon_chans_n_234,mon_chans_n_235,mon_chans_n_236,mon_chans_n_237,mon_chans_n_238,mon_chans_n_239,mon_chans_n_240,mon_chans_n_241,mon_chans_n_242,mon_chans_n_243}),
        .\val_reg[15]_14 ({reg1[14],reg1[25:24]}),
        .\val_reg[15]_15 (prog),
        .\val_reg[15]_16 ({ctmr_n_243,ctmr_n_244,ctmr_n_245,ctmr_n_246,ctmr_n_247,ctmr_n_248,ctmr_n_249,ctmr_n_250,ctmr_n_251,ctmr_n_252,ctmr_n_253,ctmr_n_254,ctmr_n_255,ctmr_n_256,ctmr_n_257}),
        .\val_reg[15]_17 ({ctmr_n_205,ctmr_n_206,ctmr_n_207,ctmr_n_208,ctmr_n_209,ctmr_n_210,ctmr_n_211,ctmr_n_212,ctmr_n_213,ctmr_n_214,ctmr_n_215,ctmr_n_216,ctmr_n_217,ctmr_n_218,ctmr_n_219}),
        .\val_reg[15]_18 ({ctmr_n_266,ctmr_n_267,ctmr_n_268,ctmr_n_269,ctmr_n_270,ctmr_n_271,ctmr_n_272,ctmr_n_273,ctmr_n_274,ctmr_n_275,ctmr_n_276,ctmr_n_277,ctmr_n_278,ctmr_n_279,ctmr_n_280}),
        .\val_reg[15]_19 ({ctmr_n_190,ctmr_n_191,ctmr_n_192,ctmr_n_193,ctmr_n_194,ctmr_n_195,ctmr_n_196,ctmr_n_197,ctmr_n_198,ctmr_n_199,ctmr_n_200,ctmr_n_201,ctmr_n_202,ctmr_n_203,ctmr_n_204}),
        .\val_reg[15]_2 ({mon_chans_n_43,mon_chans_n_44,mon_chans_n_45,mon_chans_n_46,mon_chans_n_47,mon_chans_n_48,mon_chans_n_49,mon_chans_n_50,mon_chans_n_51,mon_chans_n_52,mon_chans_n_53,mon_chans_n_54,mon_chans_n_55,mon_chans_n_56,mon_chans_n_57}),
        .\val_reg[15]_20 ({ctmr_n_281,ctmr_n_282,ctmr_n_283,ctmr_n_284,ctmr_n_285,ctmr_n_286,ctmr_n_287,ctmr_n_288,ctmr_n_289,ctmr_n_290,ctmr_n_291,ctmr_n_292,ctmr_n_293,ctmr_n_294,ctmr_n_295}),
        .\val_reg[15]_21 ({ctmr_n_175,ctmr_n_176,ctmr_n_177,ctmr_n_178,ctmr_n_179,ctmr_n_180,ctmr_n_181,ctmr_n_182,ctmr_n_183,ctmr_n_184,ctmr_n_185,ctmr_n_186,ctmr_n_187,ctmr_n_188,ctmr_n_189}),
        .\val_reg[15]_22 ({ctmr_n_296,ctmr_n_297,ctmr_n_298,ctmr_n_299,ctmr_n_300,ctmr_n_301,ctmr_n_302,ctmr_n_303,ctmr_n_304,ctmr_n_305,ctmr_n_306,ctmr_n_307,ctmr_n_308,ctmr_n_309,ctmr_n_310}),
        .\val_reg[15]_23 ({ctmr_n_160,ctmr_n_161,ctmr_n_162,ctmr_n_163,ctmr_n_164,ctmr_n_165,ctmr_n_166,ctmr_n_167,ctmr_n_168,ctmr_n_169,ctmr_n_170,ctmr_n_171,ctmr_n_172,ctmr_n_173,ctmr_n_174}),
        .\val_reg[15]_24 (\val_reg[15] ),
        .\val_reg[15]_25 ({ctmr_n_311,ctmr_n_312,ctmr_n_313,ctmr_n_314,ctmr_n_315,ctmr_n_316,ctmr_n_317,ctmr_n_318,ctmr_n_319,ctmr_n_320,ctmr_n_321,ctmr_n_322,ctmr_n_323,ctmr_n_324,ctmr_n_325}),
        .\val_reg[15]_26 ({ctmr_n_145,ctmr_n_146,ctmr_n_147,ctmr_n_148,ctmr_n_149,ctmr_n_150,ctmr_n_151,ctmr_n_152,ctmr_n_153,ctmr_n_154,ctmr_n_155,ctmr_n_156,ctmr_n_157,ctmr_n_158,ctmr_n_159}),
        .\val_reg[15]_27 ({ctmr_n_326,ctmr_n_327,ctmr_n_328,ctmr_n_329,ctmr_n_330,ctmr_n_331,ctmr_n_332,ctmr_n_333,ctmr_n_334,ctmr_n_335,ctmr_n_336,ctmr_n_337,ctmr_n_338,ctmr_n_339,ctmr_n_340}),
        .\val_reg[15]_28 (\val_reg[15]_0 ),
        .\val_reg[15]_29 ({ctmr_n_130,ctmr_n_131,ctmr_n_132,ctmr_n_133,ctmr_n_134,ctmr_n_135,ctmr_n_136,ctmr_n_137,ctmr_n_138,ctmr_n_139,ctmr_n_140,ctmr_n_141,ctmr_n_142,ctmr_n_143,ctmr_n_144}),
        .\val_reg[15]_3 ({mon_chans_n_58,mon_chans_n_59,mon_chans_n_60,mon_chans_n_61,mon_chans_n_62,chan13,mon_chans_n_64,mon_chans_n_65,mon_chans_n_66,mon_chans_n_67,mon_chans_n_68,mon_chans_n_69,mon_chans_n_70,mon_chans_n_71,mon_chans_n_72}),
        .\val_reg[15]_4 ({mon_chans_n_73,mon_chans_n_74,mon_chans_n_75,mon_chans_n_76,mon_chans_n_77,mon_chans_n_78,mon_chans_n_79,mon_chans_n_80,mon_chans_n_81,mon_chans_n_82,mon_chans_n_83,mon_chans_n_84,mon_chans_n_85,mon_chans_n_86,mon_chans_n_87}),
        .\val_reg[15]_5 ({mon_chans_n_88,mon_chans_n_89,mon_chans_n_90,mon_chans_n_91,mon_chans_n_92,mon_chans_n_93,mon_chans_n_94,mon_chans_n_95,dsalmout,mon_chans_n_102}),
        .\val_reg[15]_6 (mon_chans_n_103),
        .\val_reg[15]_7 ({mon_chans_n_104,mon_chans_n_105,mon_chans_n_106,mon_chans_n_107,mon_chans_n_108,mon_chans_n_109,mon_chans_n_110,mon_chans_n_111,mon_chans_n_112,mon_chans_n_113,mon_chans_n_114,mon_chans_n_115,mon_chans_n_116,mon_chans_n_117,mon_chans_n_118}),
        .\val_reg[15]_8 ({mon_chans_n_119,mon_chans_n_120,mon_chans_n_121,mon_chans_n_122,mon_chans_n_123,mon_chans_n_124,mon_chans_n_125,mon_chans_n_126,mon_chans_n_127,mon_chans_n_128,mon_chans_n_129,mon_chans_n_130,mon_chans_n_131,mon_chans_n_132,mon_chans_n_133}),
        .\val_reg[15]_9 ({mon_chans_n_145,mon_chans_n_146,mon_chans_n_147,mon_chans_n_148,mon_chans_n_149,mon_chans_n_150,mon_chans_n_151,mon_chans_n_152,mon_chans_n_153,mon_chans_n_154,mon_chans_n_155,mon_chans_n_156,mon_chans_n_157,mon_chans_n_158,mon_chans_n_159}),
        .\val_reg[1] (mon_chans_n_266),
        .\val_reg[1]_0 (rst_n_1),
        .\val_reg[1]_1 (ctmr_n_341),
        .\val_reg[1]_10 (mon_regs_n_172),
        .\val_reg[1]_11 (mon_regs_n_163),
        .\val_reg[1]_12 (mon_regs_n_173),
        .\val_reg[1]_13 (mon_regs_n_162),
        .\val_reg[1]_14 (mon_regs_n_174),
        .\val_reg[1]_15 (mon_regs_n_175),
        .\val_reg[1]_16 (mon_regs_n_160),
        .\val_reg[1]_2 (mon_regs_n_167),
        .\val_reg[1]_3 (mon_regs_n_168),
        .\val_reg[1]_4 (mon_regs_n_166),
        .\val_reg[1]_5 (mon_regs_n_169),
        .\val_reg[1]_6 (mon_regs_n_170),
        .\val_reg[1]_7 (mon_regs_n_165),
        .\val_reg[1]_8 (mon_regs_n_171),
        .\val_reg[1]_9 (mon_regs_n_164),
        .\val_reg[2] (mon_chans_n_264),
        .\val_reg[2]_0 (ctmr_n_342),
        .\val_reg[2]_1 (stat_regs_n_0),
        .\val_reg[3] (mon_chans_n_262),
        .\val_reg[3]_0 (ctmr_n_343),
        .\val_reg[3]_1 (mon_dsky_n_16),
        .\val_reg[4] (mon_chans_n_260),
        .\val_reg[4]_0 (rst_n),
        .\val_reg[5] (mon_chans_n_253),
        .\val_reg[5]_0 (mkeyin),
        .\val_reg[5]_1 ({ctmr_n_125,ctmr_n_126,ctmr_n_127,ctmr_n_128,ctmr_n_129}),
        .\val_reg[6] (mon_chans_n_251),
        .\val_reg[6]_0 (ctrl_regs_n_2),
        .\val_reg[7] (mon_chans_n_212),
        .\val_reg[7]_0 (navkeyin),
        .\val_reg[7]_1 ({ctmr_n_118,ctmr_n_119,ctmr_n_120,ctmr_n_121,ctmr_n_122,ctmr_n_123,ctmr_n_124}),
        .\val_reg[8] (mon_chans_n_177),
        .\val_reg[8]_0 (mon_chans_n_178),
        .\val_reg[8]_1 (mon_chans_n_179),
        .\val_reg[8]_2 ({mon_chans_n_195,mon_chans_n_196,mon_chans_n_197,mon_chans_n_198,mon_chans_n_199,mon_chans_n_200,mon_chans_n_201,mon_chans_n_202}),
        .\val_reg[8]_3 ({mon_chans_n_203,mon_chans_n_204,mon_chans_n_205,mon_chans_n_206,mon_chans_n_207,mon_chans_n_208,mon_chans_n_209,mon_chans_n_210}),
        .\val_reg[8]_4 (mon_chans_n_211),
        .\val_reg[8]_5 ({ctmr_n_220,ctmr_n_221,ctmr_n_222,ctmr_n_223,ctmr_n_224,ctmr_n_225,ctmr_n_226,ctmr_n_227}),
        .\val_reg[8]_6 ({ctmr_n_258,ctmr_n_259,ctmr_n_260,ctmr_n_261,ctmr_n_262,ctmr_n_263,ctmr_n_264,ctmr_n_265}),
        .\val_reg[9] (mon_chans_n_144),
        .\val_reg[9]_0 (mon_chans_n_175),
        .\val_reg[9]_1 (mon_chans_n_176));
  monitor_dsky mon_dsky
       (.CO(mon_chans_n_289),
        .D({cmd_ctrl_n_121,cmd_ctrl_n_122,cmd_ctrl_n_123,cmd_ctrl_n_124,cmd_ctrl_n_125}),
        .DI({mon_chans_n_268,mon_chans_n_269}),
        .E(mon_dsky_n_17),
        .\FSM_sequential_state[2]_i_3 (\FSM_sequential_state[2]_i_3 ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[1] [0]),
        .\FSM_sequential_state_reg[0]_1 (mon_dsky_n_29),
        .\FSM_sequential_state_reg[0]_2 (mon_dsky_n_38),
        .\FSM_sequential_state_reg[0]_3 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] [1]),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2] ),
        .\FSM_sequential_state_reg[2]_1 (mon_regs_n_194),
        .O({mon_chans_n_290,mon_chans_n_291,mon_chans_n_292,mon_chans_n_293}),
        .Q({Q[6:4],Q[2:1]}),
        .S({mon_dsky_n_45,mon_dsky_n_46,mon_dsky_n_47,mon_dsky_n_48}),
        .\active_cmd_reg[20] (mon_dsky_n_44),
        .addra(cmd_ctrl_n_65),
        .\ch15_read_sr_reg[0]_0 (\ch15_read_sr_reg[0] ),
        .\ch15_read_sr_reg[0]_1 (ch15_read),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\keycode_reg[2]_0 ({mon_dsky_n_32,mon_dsky_n_33,mon_dsky_n_34}),
        .\keycode_reg[4]_0 (cmd_ctrl_n_120),
        .leds_OBUF(leds_OBUF[0]),
        .\mdt_OBUFT[10]_inst_i_1_0 (\mdt_OBUFT[10]_inst_i_4_n_0 ),
        .\mdt_OBUFT[14]_inst_i_1_0 ({mdt_ems[14],mdt_ems[10]}),
        .\mdt_OBUFT[14]_inst_i_1_1 (\mdt_OBUFT[14]_inst_i_5_n_0 ),
        .\mdt_OBUFT[1]_inst_i_4 (mon_regs_n_186),
        .\mdt_OBUFT[1]_inst_i_4_0 (mon_regs_n_193),
        .\mdt_OBUFT[5]_inst_i_2 (mon_regs_n_185),
        .\mdt_OBUFT[5]_inst_i_2_0 (\mdt_OBUFT[5]_inst_i_2 ),
        .\mdt_TRI[10] (\mdt_TRI[10] ),
        .\mdt_TRI[14] (\mdt_TRI[14] ),
        .mdt_dsky({mdt_dsky[16],mdt_dsky[13],mdt_dsky[5:4]}),
        .mgojam_IBUF(mgojam_IBUF),
        .mnhsbf_TRI(mnhsbf_TRI),
        .mon_dsky_read_en(mon_dsky_read_en),
        .\mon_word_reg[1] (ctrl_regs_n_61),
        .\mon_word_reg[1]_0 (mnhsbf_crs),
        .monpar_OBUFT_inst_i_1_0(crs_n_33),
        .monpar_OBUFT_inst_i_1_1(\mdt_OBUFT[14]_inst_i_2_1 ),
        .monpar_TRI(monpar_TRI),
        .\noun_reg[9]_0 (noun),
        .prio_disp(prio_disp),
        .proceed(proceed),
        .proceed_reg_0(cmd_ctrl_n_126),
        .proceed_reg_1(mon_regs_n_14),
        .prog1(prog1),
        .\prog_reg[9]_0 (prog),
        .\read_data_reg[0]_0 ({cmd_addr[4:3],cmd_addr[1]}),
        .\read_data_reg[0]_1 (cmd_ctrl_n_67),
        .\read_data_reg[0]_2 (cmd_ctrl_n_73),
        .\read_data_reg[15]_0 ({mon_dsky_n_55,mon_dsky_n_56,mon_dsky_n_57,mon_dsky_n_58,mon_dsky_n_59,mon_dsky_n_60,mon_dsky_n_61,mon_dsky_n_62,mon_dsky_n_63,mon_dsky_n_64,mon_dsky_n_65,mon_dsky_n_66,mon_dsky_n_67,mon_dsky_n_68,mon_dsky_n_69,mon_dsky_n_70}),
        .\read_data_reg[15]_1 (read_data_0),
        .\read_data_reg[15]_2 ({cmd_ctrl_n_68,cmd_ctrl_n_69,cmd_ctrl_n_70,cmd_ctrl_n_71,cmd_ctrl_n_72}),
        .\read_data_reg[3]_0 (chan13),
        .\read_data_reg[9]_0 ({dsalmout[7],dsalmout[4]}),
        .read_done(read_done_6),
        .read_done_reg_0(rst_n_1),
        .\reg1_reg[11]_0 ({mon_dsky_n_53,mon_dsky_n_54}),
        .\reg1_reg[13]_0 (mon_dsky_n_23),
        .\reg1_reg[14]_0 (mon_dsky_n_24),
        .\reg1_reg[14]_1 ({reg1[14],reg1[25:24]}),
        .\reg2_reg[26]_0 ({reg2[26],reg2[14],reg3[24]}),
        .\reg3_reg[10]_0 (mon_dsky_n_36),
        .\reg3_reg[11]_0 (mon_dsky_n_35),
        .\reg3_reg[14]_0 ({reg3[14],reg3[25]}),
        .\reg3_reg[26]_0 (data8),
        .rst_n(mon_dsky_n_0),
        .rst_n_0(mon_dsky_n_16),
        .rst_n_IBUF(rst_n_IBUF),
        .rxor_32(rxor_32),
        .rxor_32_reg_0(mon_regs_n_196),
        .rxor_32_reg_1(stat_regs_n_0),
        .\rywd_p_reg[15]_0 (rywd_p),
        .\rywd_p_reg[15]_1 (out0),
        .\rywd_timer_reg[11]_0 ({mon_chans_n_271,mon_chans_n_272,mon_chans_n_273}),
        .\rywd_timer_reg[14]_0 ({rywd_timer_reg[14],rywd_timer_reg[12:9],rywd_timer_reg[7:6],rywd_timer_reg[4:0]}),
        .\rywd_timer_reg[2]_0 (mon_dsky_n_39),
        .\rywd_timer_reg[3]_0 (rst_n),
        .\rywd_timer_reg[7]_0 ({mon_chans_n_274,mon_chans_n_275,mon_chans_n_276}),
        .state(state_5),
        .state_0(state),
        .\verb_reg[9]_0 (verb));
  monitor_regs mon_regs
       (.D(bank),
        .E(mon_regs_n_195),
        .\FSM_sequential_state[2]_i_2_0 (\FSM_sequential_state_reg[1] [0]),
        .Q(s[12:11]),
        .\active_cmd_reg[18] (mon_regs_n_133),
        .\active_cmd_reg[18]_0 (mon_regs_n_139),
        .\active_cmd_reg[18]_1 (mon_regs_n_140),
        .\active_cmd_reg[18]_2 (mon_regs_n_156),
        .\active_cmd_reg[18]_3 (mon_regs_n_157),
        .\active_cmd_reg[18]_4 (mon_regs_n_158),
        .\active_cmd_reg[18]_5 (mon_regs_n_159),
        .addrb({faddr,s[10:5],\val_reg[4] [1],s[3:2],\val_reg[4] [0]}),
        .\br_reg[1]_0 (\br_reg[1] ),
        .\br_reg[2]_0 (\br_reg[2] ),
        .chan772(chan772),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .data12(data12),
        .fext(fext),
        .\gp_reg[0]_0 (\gp_reg[0] ),
        .\gp_reg[1]_0 (\gp_reg[1] ),
        .i(i),
        .mamu_pp(mamu_pp),
        .monwt_db(monwt_db),
        .\monwt_sr_reg[0]_0 (mon_regs_n_197),
        .mrchg(mrchg),
        .msqext_db(msqext_db),
        .mwg_db(mwg_db),
        .\next_s_reg[12]_0 (adv_s),
        .\out_reg[12] (mon_regs_n_196),
        .p_match(p_match),
        .p_match_reg_0(mon_regs_n_51),
        .p_match_reg_1(ctrl_regs_n_110),
        .p_match_reg_2(rst_n),
        .read_en_q(read_en_q_7),
        .read_en_q_reg_0(cmd_ctrl_n_82),
        .read_msg_queue_i_76(cmd_addr[2:0]),
        .rst_n(mon_regs_n_1),
        .rst_n_0(mon_regs_n_14),
        .rst_n_IBUF(rst_n_IBUF),
        .rxor_32(rxor_32),
        .rxor_32_reg({Q[8],Q[1]}),
        .\s_mct_reg[2] (\s_mct_reg[2] ),
        .\s_mct_reg[3] (rst_n_0),
        .\sq_reg[10]_0 (\sq_reg[10] ),
        .\sq_reg[14]_0 (mon_regs_n_194),
        .\sq_reg[15]_0 (sq),
        .\sq_reg[15]_1 (D),
        .\st_reg[1]_0 (\st_reg[1] ),
        .\st_reg[2]_0 (\st_reg[2] ),
        .\st_reg[3]_0 (\st_reg[3] ),
        .\val_reg[10] (mon_regs_n_145),
        .\val_reg[10]_0 (mon_regs_n_146),
        .\val_reg[10]_1 (\val_reg[10] ),
        .\val_reg[11] (mon_regs_n_143),
        .\val_reg[11]_0 (mon_regs_n_144),
        .\val_reg[11]_1 (\val_reg[11] ),
        .\val_reg[12] (mon_regs_n_141),
        .\val_reg[12]_0 (mon_regs_n_142),
        .\val_reg[12]_1 (\val_reg[12] ),
        .\val_reg[12]_2 (ct),
        .\val_reg[12]_3 (\val_reg[12]_0 ),
        .\val_reg[13] (\val_reg[13] ),
        .\val_reg[14] (\val_reg[14] ),
        .\val_reg[16] ({g[16],g[14:1]}),
        .\val_reg[16]_0 (mon_regs_n_52),
        .\val_reg[16]_1 ({mon_regs_n_53,mon_regs_n_54,mon_regs_n_55,mon_regs_n_56,mon_regs_n_57,mon_regs_n_58,mon_regs_n_59,mon_regs_n_60,mon_regs_n_61,mon_regs_n_62,mon_regs_n_63,mon_regs_n_64,mon_regs_n_65,mon_regs_n_66,mon_regs_n_67,mon_regs_n_68}),
        .\val_reg[16]_10 (\val_reg[16]_1 ),
        .\val_reg[16]_11 ({ctmr_n_6,ctmr_n_7,ctmr_n_8,ctmr_n_9,ctmr_n_10,ctmr_n_11,ctmr_n_12,ctmr_n_13,ctmr_n_14,ctmr_n_15,ctmr_n_16,ctmr_n_17,ctmr_n_18,ctmr_n_19,ctmr_n_20,ctmr_n_21}),
        .\val_reg[16]_12 (\val_reg[16]_2 ),
        .\val_reg[16]_13 ({ctmr_n_22,ctmr_n_23,ctmr_n_24,ctmr_n_25,ctmr_n_26,ctmr_n_27,ctmr_n_28,ctmr_n_29,ctmr_n_30,ctmr_n_31,ctmr_n_32,ctmr_n_33,ctmr_n_34,ctmr_n_35,ctmr_n_36,ctmr_n_37}),
        .\val_reg[16]_14 ({ctmr_n_38,ctmr_n_39,ctmr_n_40,ctmr_n_41,ctmr_n_42,ctmr_n_43,ctmr_n_44,ctmr_n_45,ctmr_n_46,ctmr_n_47,ctmr_n_48,ctmr_n_49,ctmr_n_50,ctmr_n_51,ctmr_n_52,ctmr_n_53}),
        .\val_reg[16]_15 (\val_reg[16]_3 ),
        .\val_reg[16]_16 (p_0_in_1),
        .\val_reg[16]_17 (\val_reg[16] ),
        .\val_reg[16]_18 ({ctmr_n_70,ctmr_n_71,ctmr_n_72,ctmr_n_73,ctmr_n_74,ctmr_n_75,ctmr_n_76,ctmr_n_77,ctmr_n_78,ctmr_n_79,ctmr_n_80,ctmr_n_81,ctmr_n_82,ctmr_n_83,ctmr_n_84,ctmr_n_85}),
        .\val_reg[16]_19 ({ctmr_n_86,ctmr_n_87,ctmr_n_88,ctmr_n_89,ctmr_n_90,ctmr_n_91,ctmr_n_92,ctmr_n_93,ctmr_n_94,ctmr_n_95,ctmr_n_96,ctmr_n_97,ctmr_n_98,ctmr_n_99,ctmr_n_100,ctmr_n_101}),
        .\val_reg[16]_2 ({mon_regs_n_69,mon_regs_n_70,mon_regs_n_71,mon_regs_n_72,mon_regs_n_73,mon_regs_n_74,mon_regs_n_75,mon_regs_n_76,mon_regs_n_77,mon_regs_n_78,mon_regs_n_79,mon_regs_n_80,mon_regs_n_81,mon_regs_n_82,mon_regs_n_83,mon_regs_n_84}),
        .\val_reg[16]_20 (\val_reg[16]_0 ),
        .\val_reg[16]_21 ({ctmr_n_102,ctmr_n_103,ctmr_n_104,ctmr_n_105,ctmr_n_106,ctmr_n_107,ctmr_n_108,ctmr_n_109,ctmr_n_110,ctmr_n_111,ctmr_n_112,ctmr_n_113,ctmr_n_114,ctmr_n_115,ctmr_n_116,ctmr_n_117}),
        .\val_reg[16]_3 ({l[15],mon_regs_n_86,l[13:0]}),
        .\val_reg[16]_4 ({q[15],mon_regs_n_102,q[13:0]}),
        .\val_reg[16]_5 ({mon_regs_n_117,mon_regs_n_118,mon_regs_n_119,mon_regs_n_120,mon_regs_n_121,mon_regs_n_122,mon_regs_n_123,mon_regs_n_124,mon_regs_n_125,mon_regs_n_126,mon_regs_n_127,mon_regs_n_128,mon_regs_n_129,mon_regs_n_130,mon_regs_n_131,mon_regs_n_132}),
        .\val_reg[16]_6 (w),
        .\val_reg[16]_7 ({mon_regs_n_214,mon_regs_n_215,mon_regs_n_216,mon_regs_n_217,mon_regs_n_218,mon_regs_n_219,mon_regs_n_220,mon_regs_n_221,mon_regs_n_222,mon_regs_n_223,mon_regs_n_224,mon_regs_n_225,mon_regs_n_226,mon_regs_n_227,mon_regs_n_228,mon_regs_n_229}),
        .\val_reg[16]_8 (\read_data_reg[16] ),
        .\val_reg[16]_9 (E),
        .\val_reg[1] (eb[9]),
        .\val_reg[1]_0 (mon_regs_n_168),
        .\val_reg[1]_1 (mon_regs_n_169),
        .\val_reg[1]_2 (mon_regs_n_172),
        .\val_reg[1]_3 (\val_reg[1] ),
        .\val_reg[1]_4 (\val_reg[1]_0 ),
        .\val_reg[1]_5 (\val_reg[1]_2 ),
        .\val_reg[1]_6 (\val_reg[1]_4 ),
        .\val_reg[1]_7 (mwg0),
        .\val_reg[1]_8 (mwwg),
        .\val_reg[1]_9 (\val_reg[1]_3 ),
        .\val_reg[2] (eb[10]),
        .\val_reg[2]_0 (mon_regs_n_162),
        .\val_reg[2]_1 (mon_regs_n_166),
        .\val_reg[2]_2 (\val_reg[2] ),
        .\val_reg[2]_3 (\val_reg[2]_0 ),
        .\val_reg[3] (eb[11]),
        .\val_reg[3]_0 (mon_regs_n_165),
        .\val_reg[3]_1 (mon_regs_n_167),
        .\val_reg[3]_2 (mon_regs_n_170),
        .\val_reg[3]_3 (mon_regs_n_171),
        .\val_reg[3]_4 (mon_regs_n_175),
        .\val_reg[3]_5 (mon_regs_n_176),
        .\val_reg[3]_6 (mon_regs_n_186),
        .\val_reg[3]_7 (\val_reg[3] ),
        .\val_reg[3]_8 (\val_reg[3]_0 ),
        .\val_reg[4] (mon_regs_n_163),
        .\val_reg[4]_0 (\val_reg[4]_0 ),
        .\val_reg[5] (fb),
        .\val_reg[5]_0 (mon_regs_n_155),
        .\val_reg[5]_1 (mon_regs_n_160),
        .\val_reg[5]_2 (mon_regs_n_164),
        .\val_reg[5]_3 (mon_regs_n_173),
        .\val_reg[5]_4 (mon_regs_n_174),
        .\val_reg[5]_5 (\val_reg[5] ),
        .\val_reg[5]_6 (\val_reg[5]_0 ),
        .\val_reg[5]_7 ({ctmr_n_0,ctmr_n_1,ctmr_n_2,ctmr_n_3,ctmr_n_4}),
        .\val_reg[6] (mon_regs_n_153),
        .\val_reg[6]_0 (mon_regs_n_154),
        .\val_reg[6]_1 (\val_reg[6] ),
        .\val_reg[7] (mon_regs_n_151),
        .\val_reg[7]_0 (mon_regs_n_152),
        .\val_reg[7]_1 (ch15_read),
        .\val_reg[7]_2 (mon_regs_n_185),
        .\val_reg[7]_3 (\val_reg[7] ),
        .\val_reg[8] (mon_regs_n_149),
        .\val_reg[8]_0 (mon_regs_n_150),
        .\val_reg[8]_1 (mon_regs_n_193),
        .\val_reg[8]_2 (\val_reg[8] ),
        .\val_reg[9] (mon_regs_n_147),
        .\val_reg[9]_0 (mon_regs_n_148),
        .\val_reg[9]_1 (\val_reg[9] ),
        .\val_reg[9]_2 (mon_regs_n_183),
        .\val_reg[9]_3 (\val_reg[9]_0 ),
        .w_mode(w_mode[2]),
        .wp(wp),
        .\wp_reg[0]_0 (\wp_reg[0] ),
        .\wp_reg[1]_0 (\wp_reg[1] ),
        .\writeback_eaddr_reg[1] (\writeback_eaddr_reg[1] ),
        .\writeback_eaddr_reg[1]_0 (\writeback_eaddr_reg[1]_0 ),
        .\writeback_eaddr_reg[1]_1 (ctrl_regs_n_104),
        .\writeback_eaddr_reg[1]_2 (ctrl_regs_n_98));
  peripheral_instructions periph_insts
       (.D(request_q),
        .Q({Q[8],Q[6:2],Q[0]}),
        .agc_fixed_read_done(agc_fixed_read_done),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ctrl_periph_load(ctrl_periph_load),
        .ctrl_periph_readch(ctrl_periph_readch),
        .ctrl_periph_tcsaj(ctrl_periph_tcsaj),
        .ctrl_write_en(ctrl_write_en),
        .leds_OBUF(leds_OBUF[1]),
        .\mdt_OBUFT[12]_inst_i_7_0 (\mdt_OBUFT[12]_inst_i_7 ),
        .\mdt_OBUFT[1]_inst_i_2 (\mdt_OBUFT[14]_inst_i_2 ),
        .\mdt_OBUFT[1]_inst_i_2_0 (\mdt_OBUFT[14]_inst_i_2_0 ),
        .mdt_periph({mdt_periph[12:11],mdt_periph[3:1]}),
        .monwbk_TRI(monwbk_TRI),
        .monwt_db(monwt_db),
        .mreqin_db(mreqin_db),
        .mstp_TRI(mstp_TRI),
        .mtcsa_n_db(mtcsa_n_db),
        .mtcsai_TRI(mtcsai_TRI),
        .mwfbg_db(mwfbg_db),
        .\out_reg[1] (mwg0),
        .periph_complete(periph_complete),
        .periph_read_parity(periph_read_parity),
        .\read_data_reg[16]_0 ({periph_read_data[16],periph_read_data[14:1]}),
        .\read_data_reg[16]_1 ({\read_data_reg[16] [15],\read_data_reg[16] [13:0]}),
        .\read_data_reg[1]_0 (\read_data_reg[1] ),
        .\read_data_reg[7]_0 (rst_n_0),
        .read_parity_reg_0(read_parity_reg),
        .\req_bb_reg[11]_0 (mon_dsky_n_16),
        .\req_bb_reg[15]_0 ({\req_bb_reg[15] ,req_bb}),
        .\req_bb_reg[15]_1 (usb_if_n_52),
        .\req_bb_reg[15]_2 ({periph_bb,ctrl_periph_bb[3:1]}),
        .\req_bb_reg[1]_0 (ctrl_regs_n_60),
        .\req_data_reg[13]_0 (rst_n_1),
        .\req_data_reg[15]_0 ({req_data[15:12],req_data[9:3]}),
        .\req_data_reg[15]_1 ({ctrl_periph_data[16:8],periph_data,ctrl_periph_data[4:1]}),
        .\req_s_reg[10]_0 (req_s),
        .\req_s_reg[12]_0 ({ctrl_periph_s[12],periph_s}),
        .\request_reg[4]_0 (\request_reg[4] ),
        .s_only(s_only),
        .\sq_reg[10] (strt_stp_n_14),
        .\sq_reg[10]_0 (strt_stp_n_15),
        .state(state_4),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[2]_0 (\state_reg[2] ),
        .\state_reg[2]_1 (mon_dsky_n_0),
        .\state_reg[3]_0 (\state_reg[3] ),
        .\state_reg[3]_1 (periph_insts_n_32),
        .\state_reg[3]_2 (periph_insts_n_34),
        .\state_reg[3]_3 (\state_reg[3]_0 ),
        .\state_reg[3]_4 (\state_reg[3]_1 ),
        .\state_reg[3]_5 (\state_reg[3]_2 ),
        .\timer_reg[10]_0 (periph_insts_n_5),
        .write_done20_out(write_done20_out),
        .write_done_reg(cmd_ctrl_n_75));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    read_msg_queue_i_1
       (.I0(read_msg_queue_i_19_n_0),
        .I1(read_msg_queue_i_20_n_0),
        .I2(state_4[1]),
        .I3(periph_read_data[16]),
        .I4(state_4[0]),
        .O(read_data__0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_10
       (.I0(read_msg_queue_i_52_n_0),
        .I1(read_msg_queue_i_53_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[6]),
        .I4(state_4[1]),
        .I5(mon_chan_data[6]),
        .O(read_data__0[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_104
       (.I0(erasable_mem_data[10]),
        .I1(read_done_3),
        .I2(rope_mem_data[10]),
        .I3(read_done),
        .O(read_msg_queue_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_11
       (.I0(read_msg_queue_i_55_n_0),
        .I1(read_msg_queue_i_56_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[5]),
        .I4(state_4[1]),
        .I5(mon_chan_data[5]),
        .O(read_data__0[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_110
       (.I0(erasable_mem_data[9]),
        .I1(read_done_3),
        .I2(rope_mem_data[9]),
        .I3(read_done),
        .O(read_msg_queue_i_110_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_116
       (.I0(erasable_mem_data[8]),
        .I1(read_done_3),
        .I2(rope_mem_data[8]),
        .I3(read_done),
        .O(read_msg_queue_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_12
       (.I0(read_msg_queue_i_58_n_0),
        .I1(read_msg_queue_i_59_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[4]),
        .I4(state_4[1]),
        .I5(mon_chan_data[4]),
        .O(read_data__0[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_122
       (.I0(erasable_mem_data[7]),
        .I1(read_done_3),
        .I2(rope_mem_data[7]),
        .I3(read_done),
        .O(read_msg_queue_i_122_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_127
       (.I0(erasable_mem_data[6]),
        .I1(read_done_3),
        .I2(rope_mem_data[6]),
        .I3(read_done),
        .O(read_msg_queue_i_127_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_13
       (.I0(read_msg_queue_i_61_n_0),
        .I1(read_msg_queue_i_62_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[3]),
        .I4(state_4[1]),
        .I5(mon_chan_data[3]),
        .O(read_data__0[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_132
       (.I0(erasable_mem_data[5]),
        .I1(read_done_3),
        .I2(rope_mem_data[5]),
        .I3(read_done),
        .O(read_msg_queue_i_132_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_137
       (.I0(erasable_mem_data[4]),
        .I1(read_done_3),
        .I2(rope_mem_data[4]),
        .I3(read_done),
        .O(read_msg_queue_i_137_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_14
       (.I0(read_msg_queue_i_64_n_0),
        .I1(read_msg_queue_i_65_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[2]),
        .I4(state_4[1]),
        .I5(mon_chan_data[2]),
        .O(read_data__0[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_142
       (.I0(erasable_mem_data[3]),
        .I1(read_done_3),
        .I2(rope_mem_data[3]),
        .I3(read_done),
        .O(read_msg_queue_i_142_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_147
       (.I0(erasable_mem_data[2]),
        .I1(read_done_3),
        .I2(rope_mem_data[2]),
        .I3(read_done),
        .O(read_msg_queue_i_147_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_15
       (.I0(read_msg_queue_i_67_n_0),
        .I1(read_msg_queue_i_68_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[1]),
        .I4(state_4[1]),
        .I5(mon_chan_data[1]),
        .O(read_data__0[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_152
       (.I0(erasable_mem_data[1]),
        .I1(read_done_3),
        .I2(rope_mem_data[1]),
        .I3(read_done),
        .O(read_msg_queue_i_152_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_157
       (.I0(erasable_mem_data[0]),
        .I1(read_done_3),
        .I2(rope_mem_data[0]),
        .I3(read_done),
        .O(read_msg_queue_i_157_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_16
       (.I0(read_msg_queue_i_70_n_0),
        .I1(read_msg_queue_i_71_n_0),
        .I2(state_4[0]),
        .I3(periph_read_parity),
        .I4(state_4[1]),
        .I5(mon_chan_data[0]),
        .O(read_data__0[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_19
       (.I0(read_done_6),
        .I1(mon_dsky_n_55),
        .I2(read_done_2),
        .I3(ctrl_regs_n_275),
        .I4(read_msg_queue_i_73_n_0),
        .O(read_msg_queue_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_2
       (.I0(read_msg_queue_i_21_n_0),
        .I1(read_msg_queue_i_22_n_0),
        .I2(agc_fixed_data[14]),
        .I3(cmd_ctrl_n_141),
        .I4(read_en_q),
        .O(read_data__0[14]));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_20
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_115),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_46),
        .I4(stat_regs_n_78),
        .I5(read_done_8),
        .O(read_msg_queue_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_21
       (.I0(read_done_6),
        .I1(mon_dsky_n_56),
        .I2(read_done_2),
        .I3(ctrl_regs_n_276),
        .I4(read_msg_queue_i_77_n_0),
        .O(read_msg_queue_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_22
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_114),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_47),
        .I4(stat_regs_n_79),
        .I5(read_done_8),
        .O(read_msg_queue_i_22_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_25
       (.I0(read_done_6),
        .I1(mon_dsky_n_57),
        .I2(read_done_2),
        .I3(ctrl_regs_n_277),
        .I4(read_msg_queue_i_86_n_0),
        .O(read_msg_queue_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_26
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_113),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_48),
        .I4(stat_regs_n_80),
        .I5(read_done_8),
        .O(read_msg_queue_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_29
       (.I0(read_done_6),
        .I1(mon_dsky_n_58),
        .I2(read_done_2),
        .I3(ctrl_regs_n_278),
        .I4(read_msg_queue_i_92_n_0),
        .O(read_msg_queue_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_3
       (.I0(read_msg_queue_i_25_n_0),
        .I1(read_msg_queue_i_26_n_0),
        .I2(agc_fixed_data[13]),
        .I3(cmd_ctrl_n_140),
        .I4(read_en_q),
        .O(read_data__0[13]));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_30
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_112),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_49),
        .I4(stat_regs_n_81),
        .I5(read_done_8),
        .O(read_msg_queue_i_30_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_33
       (.I0(read_done_6),
        .I1(mon_dsky_n_59),
        .I2(read_done_2),
        .I3(ctrl_regs_n_279),
        .I4(read_msg_queue_i_98_n_0),
        .O(read_msg_queue_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_34
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_111),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_50),
        .I4(stat_regs_n_82),
        .I5(read_done_8),
        .O(read_msg_queue_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_37
       (.I0(read_done_6),
        .I1(mon_dsky_n_60),
        .I2(read_done_2),
        .I3(ctrl_regs_n_280),
        .I4(read_msg_queue_i_104_n_0),
        .O(read_msg_queue_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_38
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_110),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_51),
        .I4(stat_regs_n_83),
        .I5(read_done_8),
        .O(read_msg_queue_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_4
       (.I0(read_msg_queue_i_29_n_0),
        .I1(read_msg_queue_i_30_n_0),
        .I2(agc_fixed_data[12]),
        .I3(cmd_ctrl_n_139),
        .I4(read_en_q),
        .O(read_data__0[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_41
       (.I0(read_done_6),
        .I1(mon_dsky_n_61),
        .I2(read_done_2),
        .I3(ctrl_regs_n_281),
        .I4(read_msg_queue_i_110_n_0),
        .O(read_msg_queue_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_42
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_109),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_52),
        .I4(stat_regs_n_84),
        .I5(read_done_8),
        .O(read_msg_queue_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_45
       (.I0(read_done_6),
        .I1(mon_dsky_n_62),
        .I2(read_done_2),
        .I3(ctrl_regs_n_282),
        .I4(read_msg_queue_i_116_n_0),
        .O(read_msg_queue_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_46
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_108),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_53),
        .I4(stat_regs_n_85),
        .I5(read_done_8),
        .O(read_msg_queue_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_49
       (.I0(read_done_6),
        .I1(mon_dsky_n_63),
        .I2(read_done_2),
        .I3(ctrl_regs_n_283),
        .I4(read_msg_queue_i_122_n_0),
        .O(read_msg_queue_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_5
       (.I0(read_msg_queue_i_33_n_0),
        .I1(read_msg_queue_i_34_n_0),
        .I2(agc_fixed_data[11]),
        .I3(cmd_ctrl_n_138),
        .I4(read_en_q),
        .O(read_data__0[11]));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_50
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_107),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_54),
        .I4(stat_regs_n_86),
        .I5(read_done_8),
        .O(read_msg_queue_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_52
       (.I0(read_done_6),
        .I1(mon_dsky_n_64),
        .I2(read_done_2),
        .I3(ctrl_regs_n_284),
        .I4(read_msg_queue_i_127_n_0),
        .O(read_msg_queue_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_53
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_106),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_55),
        .I4(stat_regs_n_87),
        .I5(read_done_8),
        .O(read_msg_queue_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_55
       (.I0(read_done_6),
        .I1(mon_dsky_n_65),
        .I2(read_done_2),
        .I3(ctrl_regs_n_285),
        .I4(read_msg_queue_i_132_n_0),
        .O(read_msg_queue_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    read_msg_queue_i_56
       (.I0(cmd_ctrl_n_0),
        .I1(cmd_ctrl_n_105),
        .I2(cmd_addr[6]),
        .I3(cmd_ctrl_n_56),
        .I4(stat_regs_n_88),
        .I5(read_done_8),
        .O(read_msg_queue_i_56_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_58
       (.I0(read_done_6),
        .I1(mon_dsky_n_66),
        .I2(read_done_2),
        .I3(ctrl_regs_n_286),
        .I4(read_msg_queue_i_137_n_0),
        .O(read_msg_queue_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFF004700470047)) 
    read_msg_queue_i_59
       (.I0(cmd_ctrl_n_45),
        .I1(cmd_addr[6]),
        .I2(cmd_ctrl_n_61),
        .I3(cmd_ctrl_n_0),
        .I4(stat_regs_n_89),
        .I5(read_done_8),
        .O(read_msg_queue_i_59_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_6
       (.I0(read_msg_queue_i_37_n_0),
        .I1(read_msg_queue_i_38_n_0),
        .I2(agc_fixed_data[10]),
        .I3(cmd_ctrl_n_137),
        .I4(read_en_q),
        .O(read_data__0[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_61
       (.I0(read_done_6),
        .I1(mon_dsky_n_67),
        .I2(read_done_2),
        .I3(ctrl_regs_n_287),
        .I4(read_msg_queue_i_142_n_0),
        .O(read_msg_queue_i_61_n_0));
  LUT6 #(
    .INIT(64'hFFFF004700470047)) 
    read_msg_queue_i_62
       (.I0(cmd_ctrl_n_44),
        .I1(cmd_addr[6]),
        .I2(cmd_ctrl_n_60),
        .I3(cmd_ctrl_n_0),
        .I4(stat_regs_n_90),
        .I5(read_done_8),
        .O(read_msg_queue_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_64
       (.I0(read_done_6),
        .I1(mon_dsky_n_68),
        .I2(read_done_2),
        .I3(ctrl_regs_n_288),
        .I4(read_msg_queue_i_147_n_0),
        .O(read_msg_queue_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFF004700470047)) 
    read_msg_queue_i_65
       (.I0(cmd_ctrl_n_43),
        .I1(cmd_addr[6]),
        .I2(cmd_ctrl_n_59),
        .I3(cmd_ctrl_n_0),
        .I4(stat_regs_n_91),
        .I5(read_done_8),
        .O(read_msg_queue_i_65_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_67
       (.I0(read_done_6),
        .I1(mon_dsky_n_69),
        .I2(read_done_2),
        .I3(ctrl_regs_n_289),
        .I4(read_msg_queue_i_152_n_0),
        .O(read_msg_queue_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFF004700470047)) 
    read_msg_queue_i_68
       (.I0(cmd_ctrl_n_42),
        .I1(cmd_addr[6]),
        .I2(cmd_ctrl_n_58),
        .I3(cmd_ctrl_n_0),
        .I4(stat_regs_n_92),
        .I5(read_done_8),
        .O(read_msg_queue_i_68_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_7
       (.I0(read_msg_queue_i_41_n_0),
        .I1(read_msg_queue_i_42_n_0),
        .I2(agc_fixed_data[9]),
        .I3(cmd_ctrl_n_136),
        .I4(read_en_q),
        .O(read_data__0[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    read_msg_queue_i_70
       (.I0(read_done_6),
        .I1(mon_dsky_n_70),
        .I2(read_done_2),
        .I3(ctrl_regs_n_290),
        .I4(read_msg_queue_i_157_n_0),
        .O(read_msg_queue_i_70_n_0));
  LUT6 #(
    .INIT(64'hFFFF004700470047)) 
    read_msg_queue_i_71
       (.I0(cmd_ctrl_n_41),
        .I1(cmd_addr[6]),
        .I2(cmd_ctrl_n_57),
        .I3(cmd_ctrl_n_0),
        .I4(stat_regs_n_93),
        .I5(read_done_8),
        .O(read_msg_queue_i_71_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_73
       (.I0(erasable_mem_data[15]),
        .I1(read_done_3),
        .I2(rope_mem_data[15]),
        .I3(read_done),
        .O(read_msg_queue_i_73_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_77
       (.I0(erasable_mem_data[14]),
        .I1(read_done_3),
        .I2(rope_mem_data[14]),
        .I3(read_done),
        .O(read_msg_queue_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    read_msg_queue_i_8
       (.I0(read_msg_queue_i_45_n_0),
        .I1(read_msg_queue_i_46_n_0),
        .I2(agc_fixed_data[8]),
        .I3(cmd_ctrl_n_127),
        .I4(read_en_q),
        .O(read_data__0[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_86
       (.I0(erasable_mem_data[13]),
        .I1(read_done_3),
        .I2(rope_mem_data[13]),
        .I3(read_done),
        .O(read_msg_queue_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    read_msg_queue_i_9
       (.I0(read_msg_queue_i_49_n_0),
        .I1(read_msg_queue_i_50_n_0),
        .I2(state_4[0]),
        .I3(periph_read_data[7]),
        .I4(state_4[1]),
        .I5(mon_chan_data[7]),
        .O(read_data__0[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_92
       (.I0(erasable_mem_data[12]),
        .I1(read_done_3),
        .I2(rope_mem_data[12]),
        .I3(read_done),
        .O(read_msg_queue_i_92_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    read_msg_queue_i_98
       (.I0(erasable_mem_data[11]),
        .I1(read_done_3),
        .I2(rope_mem_data[11]),
        .I3(read_done),
        .O(read_msg_queue_i_98_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_bb[11]_i_1 
       (.I0(ctrl_periph_bb[11]),
        .I1(state_4[1]),
        .I2(cmd_addr[10]),
        .I3(state_4[0]),
        .O(periph_bb[11]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_bb[12]_i_1 
       (.I0(ctrl_periph_bb[12]),
        .I1(state_4[1]),
        .I2(cmd_addr[11]),
        .I3(state_4[0]),
        .O(periph_bb[12]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_bb[13]_i_1 
       (.I0(ctrl_periph_bb[13]),
        .I1(state_4[1]),
        .I2(cmd_addr[12]),
        .I3(state_4[0]),
        .O(periph_bb[13]));
  LUT5 #(
    .INIT(32'hAAAAEEEA)) 
    \req_bb[14]_i_1 
       (.I0(ctrl_periph_bb[14]),
        .I1(state_4[1]),
        .I2(cmd_addr[13]),
        .I3(cmd_addr[15]),
        .I4(state_4[0]),
        .O(periph_bb[14]));
  LUT5 #(
    .INIT(32'hAAAAEEEA)) 
    \req_bb[15]_i_1 
       (.I0(ctrl_periph_bb[15]),
        .I1(state_4[1]),
        .I2(cmd_addr[14]),
        .I3(cmd_addr[15]),
        .I4(state_4[0]),
        .O(periph_bb[15]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \req_data[4]_i_1 
       (.I0(ctrl_periph_data[5]),
        .I1(cmd_addr[13]),
        .I2(cmd_addr[15]),
        .I3(state_4[0]),
        .I4(state_4[1]),
        .O(periph_data[5]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \req_data[5]_i_1 
       (.I0(ctrl_periph_data[6]),
        .I1(cmd_addr[14]),
        .I2(cmd_addr[15]),
        .I3(state_4[0]),
        .I4(state_4[1]),
        .O(periph_data[6]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_data[6]_i_1 
       (.I0(ctrl_periph_data[7]),
        .I1(cmd_addr[15]),
        .I2(state_4[0]),
        .I3(state_4[1]),
        .O(periph_data[7]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[10]_i_1 
       (.I0(ctrl_periph_s[10]),
        .I1(state_4[1]),
        .I2(cmd_addr[9]),
        .I3(state_4[0]),
        .O(periph_s[10]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \req_s[11]_i_1 
       (.I0(ctrl_periph_s[11]),
        .I1(state_4[0]),
        .I2(state_4[1]),
        .O(periph_s[11]));
  LUT4 #(
    .INIT(16'hAFEA)) 
    \req_s[1]_i_1 
       (.I0(ctrl_periph_s[1]),
        .I1(cmd_ctrl_n_65),
        .I2(state_4[1]),
        .I3(state_4[0]),
        .O(periph_s[1]));
  LUT4 #(
    .INIT(16'hAFEA)) 
    \req_s[2]_i_1 
       (.I0(ctrl_periph_s[2]),
        .I1(cmd_addr[1]),
        .I2(state_4[1]),
        .I3(state_4[0]),
        .O(periph_s[2]));
  LUT4 #(
    .INIT(16'hAFEA)) 
    \req_s[3]_i_1 
       (.I0(ctrl_periph_s[3]),
        .I1(cmd_addr[2]),
        .I2(state_4[1]),
        .I3(state_4[0]),
        .O(periph_s[3]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[4]_i_1 
       (.I0(ctrl_periph_s[4]),
        .I1(state_4[1]),
        .I2(cmd_addr[3]),
        .I3(state_4[0]),
        .O(periph_s[4]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[5]_i_1 
       (.I0(ctrl_periph_s[5]),
        .I1(state_4[1]),
        .I2(cmd_addr[4]),
        .I3(state_4[0]),
        .O(periph_s[5]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[6]_i_1 
       (.I0(ctrl_periph_s[6]),
        .I1(state_4[1]),
        .I2(cmd_addr[5]),
        .I3(state_4[0]),
        .O(periph_s[6]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[7]_i_1 
       (.I0(ctrl_periph_s[7]),
        .I1(state_4[1]),
        .I2(cmd_addr[6]),
        .I3(state_4[0]),
        .O(periph_s[7]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[8]_i_1 
       (.I0(ctrl_periph_s[8]),
        .I1(state_4[1]),
        .I2(cmd_addr[7]),
        .I3(state_4[0]),
        .O(periph_s[8]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \req_s[9]_i_1 
       (.I0(ctrl_periph_s[9]),
        .I1(state_4[1]),
        .I2(cmd_addr[8]),
        .I3(state_4[0]),
        .O(periph_s[9]));
  restart_monitor restart_mon
       (.chan77(chan77),
        .\chan77_reg[1]_0 (\chan77_reg[1] ),
        .\chan77_reg[2]_0 (\chan77_reg[2] ),
        .\chan77_reg[2]_1 (\chan77_reg[2]_0 ),
        .\chan77_reg[3]_0 (\chan77_reg[3] ),
        .\chan77_reg[4]_0 (\chan77_reg[4] ),
        .\chan77_reg[5]_0 (\chan77_reg[5] ),
        .\chan77_reg[6]_0 (\chan77_reg[6] ),
        .\chan77_reg[7]_0 (\chan77_reg[7] ),
        .\chan77_reg[8]_0 (\chan77_reg[8] ),
        .\chan77_reg[9]_0 (\chan77_reg[9] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .mdt1(mdt1),
        .\mdt_OBUFT[1]_inst_i_1_0 (\mdt_OBUFT[14]_inst_i_2_1 ),
        .\mdt_OBUFT[1]_inst_i_1_1 (\mdt_OBUFT[1]_inst_i_4_n_0 ),
        .\mdt_OBUFT[2]_inst_i_1_0 (\mdt_OBUFT[2]_inst_i_4_n_0 ),
        .\mdt_OBUFT[3]_inst_i_1_0 ({crs_n_30,crs_n_31,crs_n_32}),
        .\mdt_OBUFT[3]_inst_i_1_1 (\mdt_OBUFT[3]_inst_i_4_n_0 ),
        .\mdt_OBUFT[4]_inst_i_1_0 (\mdt_OBUFT[4]_inst_i_3_n_0 ),
        .\mdt_OBUFT[5]_inst_i_1_0 (\mdt_OBUFT[5]_inst_i_3_n_0 ),
        .\mdt_OBUFT[6]_inst_i_1_0 (\mdt_OBUFT[6]_inst_i_3_n_0 ),
        .\mdt_OBUFT[7]_inst_i_1_0 (mdt_ems[7:4]),
        .\mdt_OBUFT[7]_inst_i_1_1 (\mdt_OBUFT[7]_inst_i_3_n_0 ),
        .\mdt_OBUFT[8]_inst_i_1_0 (\mdt_OBUFT[8]_inst_i_3_n_0 ),
        .\mdt_OBUFT[8]_inst_i_1_1 (\mdt_OBUFT[8]_inst_i_4_n_0 ),
        .\mdt_OBUFT[9]_inst_i_1_0 (\mdt_OBUFT[9]_inst_i_4_n_0 ),
        .\mdt_OBUFT[9]_inst_i_1_1 (\mdt_OBUFT[9]_inst_i_5_n_0 ),
        .\mdt_TRI[1] (\mdt_TRI[1] ),
        .\mdt_TRI[2] (\mdt_TRI[2] ),
        .\mdt_TRI[3] (\mdt_TRI[3] ),
        .\mdt_TRI[4] (\mdt_TRI[4] ),
        .\mdt_TRI[5] (\mdt_TRI[5] ),
        .\mdt_TRI[6] (\mdt_TRI[6] ),
        .\mdt_TRI[7] (\mdt_TRI[7] ),
        .\mdt_TRI[8] (\mdt_TRI[8] ),
        .\mdt_TRI[9] (\mdt_TRI[9] ),
        .mdt_dsky({mdt_dsky[16],mdt_dsky[5:4]}),
        .mdt_periph(mdt_periph[3:1]));
  status_regs stat_regs
       (.D({cmd_ctrl_n_248,cmd_ctrl_n_249,cmd_ctrl_n_250,cmd_ctrl_n_251,cmd_ctrl_n_252,cmd_ctrl_n_253,cmd_ctrl_n_254,cmd_ctrl_n_255,cmd_ctrl_n_256,cmd_ctrl_n_257,cmd_ctrl_n_258,cmd_ctrl_n_259,cmd_ctrl_n_260,cmd_ctrl_n_261,cmd_ctrl_n_262,cmd_ctrl_n_263}),
        .E(read_data),
        .Q(cmd_addr[1]),
        .\adc_bplssw_reg[15]_0 ({stat_regs_n_46,stat_regs_n_47,stat_regs_n_48,stat_regs_n_49,stat_regs_n_50,stat_regs_n_51,stat_regs_n_52,stat_regs_n_53,stat_regs_n_54,stat_regs_n_55,stat_regs_n_56,stat_regs_n_57,stat_regs_n_58,stat_regs_n_59,stat_regs_n_60,stat_regs_n_61}),
        .\adc_bplssw_reg[15]_1 (mon_dsky_n_0),
        .\adc_mtemp_reg[15]_0 ({stat_regs_n_30,stat_regs_n_31,stat_regs_n_32,stat_regs_n_33,stat_regs_n_34,stat_regs_n_35,stat_regs_n_36,stat_regs_n_37,stat_regs_n_38,stat_regs_n_39,stat_regs_n_40,stat_regs_n_41,stat_regs_n_42,stat_regs_n_43,stat_regs_n_44,stat_regs_n_45}),
        .\adc_p4sw_reg[15]_0 ({stat_regs_n_62,stat_regs_n_63,stat_regs_n_64,stat_regs_n_65,stat_regs_n_66,stat_regs_n_67,stat_regs_n_68,stat_regs_n_69,stat_regs_n_70,stat_regs_n_71,stat_regs_n_72,stat_regs_n_73,stat_regs_n_74,stat_regs_n_75,stat_regs_n_76,stat_regs_n_77}),
        .\adc_vccint_reg[0]_0 (stat_regs_n_29),
        .\adc_vccint_reg[10]_0 (stat_regs_n_19),
        .\adc_vccint_reg[11]_0 (stat_regs_n_18),
        .\adc_vccint_reg[12]_0 (stat_regs_n_17),
        .\adc_vccint_reg[13]_0 (stat_regs_n_16),
        .\adc_vccint_reg[14]_0 (stat_regs_n_15),
        .\adc_vccint_reg[15]_0 (stat_regs_n_14),
        .\adc_vccint_reg[1]_0 (stat_regs_n_28),
        .\adc_vccint_reg[2]_0 (stat_regs_n_27),
        .\adc_vccint_reg[3]_0 (stat_regs_n_26),
        .\adc_vccint_reg[4]_0 (stat_regs_n_25),
        .\adc_vccint_reg[5]_0 (stat_regs_n_24),
        .\adc_vccint_reg[6]_0 (stat_regs_n_23),
        .\adc_vccint_reg[7]_0 (stat_regs_n_22),
        .\adc_vccint_reg[8]_0 (stat_regs_n_21),
        .\adc_vccint_reg[9]_0 (stat_regs_n_20),
        .alarms(alarms),
        .\alarms_reg[0]_0 (cmd_ctrl_n_246),
        .\alarms_reg[10]_0 (cmd_ctrl_n_236),
        .\alarms_reg[11]_0 (cmd_ctrl_n_235),
        .\alarms_reg[1]_0 (cmd_ctrl_n_245),
        .\alarms_reg[2]_0 (cmd_ctrl_n_244),
        .\alarms_reg[3]_0 (cmd_ctrl_n_243),
        .\alarms_reg[4]_0 (cmd_ctrl_n_242),
        .\alarms_reg[5]_0 (cmd_ctrl_n_241),
        .\alarms_reg[6]_0 (cmd_ctrl_n_240),
        .\alarms_reg[7]_0 (cmd_ctrl_n_239),
        .\alarms_reg[8]_0 (cmd_ctrl_n_238),
        .\alarms_reg[9]_0 (cmd_ctrl_n_237),
        .bplssw_n(bplssw_n),
        .bplssw_p(bplssw_p),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .mtemp_n(mtemp_n),
        .mtemp_p(mtemp_p),
        .p3v3io_n(p3v3io_n),
        .p3v3io_p(p3v3io_p),
        .p4sw_n(p4sw_n),
        .p4sw_p(p4sw_p),
        .\read_data_reg[0]_0 (ctrl_regs_n_2),
        .\read_data_reg[15]_0 ({stat_regs_n_78,stat_regs_n_79,stat_regs_n_80,stat_regs_n_81,stat_regs_n_82,stat_regs_n_83,stat_regs_n_84,stat_regs_n_85,stat_regs_n_86,stat_regs_n_87,stat_regs_n_88,stat_regs_n_89,stat_regs_n_90,stat_regs_n_91,stat_regs_n_92,stat_regs_n_93}),
        .\read_data_reg[15]_1 (rst_n_0),
        .\read_data_reg[15]_2 (cmd_ctrl_n_73),
        .read_done(read_done_8),
        .rst_n(stat_regs_n_0),
        .rst_n_IBUF(rst_n_IBUF),
        .status_read_en(status_read_en));
  start_stop strt_stp
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .mnisq_db(mnisq_db),
        .mstrt_TRI(mstrt_TRI),
        .mstrt_reg_0(ctrl_regs_n_118),
        .mstrt_reg_1(usb_if_n_52),
        .proceed_req(proceed_req),
        .proceeding(proceeding),
        .proceeding_reg_0(ctrl_regs_n_111),
        .prog_step_match_reg_0(strt_stp_n_0),
        .prog_step_match_reg_1(ctrl_regs_n_105),
        .prog_step_match_reg_2(mon_regs_n_14),
        .stop_cause(stop_cause),
        .\stop_cause_reg[0]_0 (ctrl_regs_n_117),
        .\stop_cause_reg[1]_0 (ctrl_regs_n_116),
        .\stop_cause_reg[2]_0 (ctrl_regs_n_106),
        .\stop_cause_reg[3]_0 (ctrl_regs_n_107),
        .\stop_cause_reg[4]_0 (ctrl_regs_n_108),
        .\stop_cause_reg[5]_0 (strt_stp_n_15),
        .\stop_cause_reg[5]_1 (ctrl_regs_n_114),
        .\stop_cause_reg[6]_0 (ctrl_regs_n_113),
        .\stop_cause_reg[7]_0 (ctrl_regs_n_112),
        .\stop_cause_reg[8]_0 (ctrl_regs_n_115),
        .\stop_cause_reg[9]_0 (strt_stp_n_14),
        .\stop_cause_reg[9]_1 (ctrl_regs_n_109));
  usb_interface usb_if
       (.CLK(CLK),
        .\FSM_sequential_state_reg[0]_0 (rd_n_OBUF),
        .\active_cmd_reg[39] (cmd_read_en),
        .\bbstub_dout[32] (usb_if_n_55),
        .\bbstub_dout[34] (usb_if_n_56),
        .\bbstub_dout[34]_0 (usb_if_n_57),
        .\bbstub_dout[34]_1 (usb_if_n_58),
        .\bbstub_dout[7] (dout),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cmd_ready(cmd_ready),
        .data_IBUF(data_IBUF),
        .\data_TRI[0] (\data_TRI[0] ),
        .dbg_OBUF(dbg_OBUF),
        .din({read_msg,cmd_addr,read_data__0}),
        .dout(cmd),
        .empty(cmd_fifo_empty),
        .full(read_fifo_full),
        .oe_n_OBUF(oe_n_OBUF),
        .rst_n(rst_n),
        .rst_n_0(usb_if_n_52),
        .rst_n_IBUF(rst_n_IBUF),
        .rxf_n_IBUF(rxf_n_IBUF),
        .txe_n_IBUF(txe_n_IBUF),
        .wr_en(read_msg_ready),
        .wr_n_OBUF(wr_n_OBUF),
        .\write_index_reg[0] (mon_chans_n_5));
endmodule

module monitor_channels
   (read_en_q,
    fext,
    rst_n,
    rst_n_0,
    \val_reg[10] ,
    Q,
    \val_reg[15] ,
    \val_reg[11] ,
    \val_reg[12] ,
    \val_reg[13] ,
    \val_reg[14] ,
    \val_reg[15]_0 ,
    \val_reg[15]_1 ,
    \val_reg[15]_2 ,
    \val_reg[15]_3 ,
    \val_reg[15]_4 ,
    \val_reg[15]_5 ,
    \val_reg[15]_6 ,
    \val_reg[15]_7 ,
    \val_reg[15]_8 ,
    \val_reg[14]_0 ,
    \val_reg[14]_1 ,
    \val_reg[13]_0 ,
    \val_reg[13]_1 ,
    \val_reg[12]_0 ,
    \val_reg[12]_1 ,
    \val_reg[11]_0 ,
    \val_reg[11]_1 ,
    \val_reg[10]_0 ,
    \val_reg[10]_1 ,
    \val_reg[9] ,
    \val_reg[15]_9 ,
    \val_reg[15]_10 ,
    \val_reg[9]_0 ,
    \val_reg[9]_1 ,
    \val_reg[8] ,
    \val_reg[8]_0 ,
    \val_reg[8]_1 ,
    \val_reg[15]_11 ,
    \val_reg[8]_2 ,
    \val_reg[8]_3 ,
    \val_reg[8]_4 ,
    \val_reg[7] ,
    \active_cmd_reg[21] ,
    \val_reg[15]_12 ,
    \val_reg[15]_13 ,
    \val_reg[7]_0 ,
    \val_reg[6] ,
    \active_cmd_reg[21]_0 ,
    \val_reg[5] ,
    \active_cmd_reg[21]_1 ,
    \val_reg[5]_0 ,
    \val_reg[4] ,
    \active_cmd_reg[21]_2 ,
    \val_reg[3] ,
    \active_cmd_reg[21]_3 ,
    \val_reg[2] ,
    \active_cmd_reg[21]_4 ,
    \val_reg[1] ,
    \active_cmd_reg[21]_5 ,
    DI,
    prog1,
    \rywd_timer_reg[11] ,
    \rywd_timer_reg[7] ,
    E,
    \val_reg[15]_14 ,
    \val_reg[14]_2 ,
    \val_reg[14]_3 ,
    \val_reg[15]_15 ,
    \val_reg[14]_4 ,
    prio_disp,
    CO,
    O,
    mon_chan_read_en,
    clk_IBUF_BUFG,
    \val_reg[1]_0 ,
    \val_reg[3]_0 ,
    \val_reg[3]_1 ,
    \val_reg[2]_0 ,
    \val_reg[2]_1 ,
    \val_reg[1]_1 ,
    rst_n_IBUF,
    read_msg_queue_i_126,
    read_msg_queue_i_126_0,
    read_msg_queue_i_131,
    read_msg_queue_i_80,
    read_msg_queue_i_80_0,
    read_msg_queue_i_54,
    rywd_timer_reg,
    \reg2_reg[14] ,
    \reg2_reg[14]_0 ,
    S,
    \val_reg[1]_2 ,
    D,
    \val_reg[1]_3 ,
    \val_reg[15]_16 ,
    \val_reg[1]_4 ,
    \val_reg[8]_5 ,
    \val_reg[1]_5 ,
    \val_reg[8]_6 ,
    \val_reg[1]_6 ,
    \val_reg[15]_17 ,
    \val_reg[4]_0 ,
    \val_reg[1]_7 ,
    \val_reg[15]_18 ,
    \val_reg[14]_5 ,
    \val_reg[10]_2 ,
    \val_reg[6]_0 ,
    \val_reg[1]_8 ,
    \val_reg[15]_19 ,
    \val_reg[1]_9 ,
    \val_reg[15]_20 ,
    \val_reg[1]_10 ,
    \val_reg[15]_21 ,
    \val_reg[1]_11 ,
    \val_reg[5]_1 ,
    \val_reg[1]_12 ,
    \val_reg[7]_1 ,
    \val_reg[1]_13 ,
    \val_reg[15]_22 ,
    \val_reg[1]_14 ,
    \val_reg[15]_23 ,
    \val_reg[15]_24 ,
    \val_reg[15]_25 ,
    \val_reg[1]_15 ,
    \val_reg[15]_26 ,
    \val_reg[1]_16 ,
    \val_reg[15]_27 ,
    \val_reg[15]_28 ,
    \val_reg[15]_29 );
  output read_en_q;
  output [7:5]fext;
  output rst_n;
  output rst_n_0;
  output \val_reg[10] ;
  output [14:0]Q;
  output [14:0]\val_reg[15] ;
  output \val_reg[11] ;
  output \val_reg[12] ;
  output \val_reg[13] ;
  output \val_reg[14] ;
  output \val_reg[15]_0 ;
  output \val_reg[15]_1 ;
  output [14:0]\val_reg[15]_2 ;
  output [14:0]\val_reg[15]_3 ;
  output [14:0]\val_reg[15]_4 ;
  output [14:0]\val_reg[15]_5 ;
  output \val_reg[15]_6 ;
  output [14:0]\val_reg[15]_7 ;
  output [14:0]\val_reg[15]_8 ;
  output \val_reg[14]_0 ;
  output \val_reg[14]_1 ;
  output \val_reg[13]_0 ;
  output \val_reg[13]_1 ;
  output \val_reg[12]_0 ;
  output \val_reg[12]_1 ;
  output \val_reg[11]_0 ;
  output \val_reg[11]_1 ;
  output \val_reg[10]_0 ;
  output \val_reg[10]_1 ;
  output \val_reg[9] ;
  output [14:0]\val_reg[15]_9 ;
  output [14:0]\val_reg[15]_10 ;
  output \val_reg[9]_0 ;
  output \val_reg[9]_1 ;
  output \val_reg[8] ;
  output \val_reg[8]_0 ;
  output \val_reg[8]_1 ;
  output [14:0]\val_reg[15]_11 ;
  output [7:0]\val_reg[8]_2 ;
  output [7:0]\val_reg[8]_3 ;
  output \val_reg[8]_4 ;
  output \val_reg[7] ;
  output \active_cmd_reg[21] ;
  output [14:0]\val_reg[15]_12 ;
  output [14:0]\val_reg[15]_13 ;
  output [6:0]\val_reg[7]_0 ;
  output \val_reg[6] ;
  output \active_cmd_reg[21]_0 ;
  output \val_reg[5] ;
  output \active_cmd_reg[21]_1 ;
  output [4:0]\val_reg[5]_0 ;
  output \val_reg[4] ;
  output \active_cmd_reg[21]_2 ;
  output \val_reg[3] ;
  output \active_cmd_reg[21]_3 ;
  output \val_reg[2] ;
  output \active_cmd_reg[21]_4 ;
  output \val_reg[1] ;
  output \active_cmd_reg[21]_5 ;
  output [1:0]DI;
  output prog1;
  output [2:0]\rywd_timer_reg[11] ;
  output [2:0]\rywd_timer_reg[7] ;
  output [2:0]E;
  output [2:0]\val_reg[15]_14 ;
  output [1:0]\val_reg[14]_2 ;
  output [0:0]\val_reg[14]_3 ;
  output [0:0]\val_reg[15]_15 ;
  output [0:0]\val_reg[14]_4 ;
  output prio_disp;
  output [0:0]CO;
  output [3:0]O;
  input mon_chan_read_en;
  input clk_IBUF_BUFG;
  input \val_reg[1]_0 ;
  input \val_reg[3]_0 ;
  input \val_reg[3]_1 ;
  input \val_reg[2]_0 ;
  input \val_reg[2]_1 ;
  input \val_reg[1]_1 ;
  input rst_n_IBUF;
  input read_msg_queue_i_126;
  input read_msg_queue_i_126_0;
  input read_msg_queue_i_131;
  input [14:0]read_msg_queue_i_80;
  input [14:0]read_msg_queue_i_80_0;
  input read_msg_queue_i_54;
  input [11:0]rywd_timer_reg;
  input \reg2_reg[14] ;
  input [3:0]\reg2_reg[14]_0 ;
  input [3:0]S;
  input [0:0]\val_reg[1]_2 ;
  input [14:0]D;
  input [0:0]\val_reg[1]_3 ;
  input [14:0]\val_reg[15]_16 ;
  input [0:0]\val_reg[1]_4 ;
  input [7:0]\val_reg[8]_5 ;
  input [0:0]\val_reg[1]_5 ;
  input [7:0]\val_reg[8]_6 ;
  input [0:0]\val_reg[1]_6 ;
  input [14:0]\val_reg[15]_17 ;
  input \val_reg[4]_0 ;
  input [0:0]\val_reg[1]_7 ;
  input [14:0]\val_reg[15]_18 ;
  input \val_reg[14]_5 ;
  input \val_reg[10]_2 ;
  input \val_reg[6]_0 ;
  input [0:0]\val_reg[1]_8 ;
  input [14:0]\val_reg[15]_19 ;
  input [0:0]\val_reg[1]_9 ;
  input [14:0]\val_reg[15]_20 ;
  input [0:0]\val_reg[1]_10 ;
  input [14:0]\val_reg[15]_21 ;
  input [0:0]\val_reg[1]_11 ;
  input [4:0]\val_reg[5]_1 ;
  input [0:0]\val_reg[1]_12 ;
  input [6:0]\val_reg[7]_1 ;
  input [0:0]\val_reg[1]_13 ;
  input [14:0]\val_reg[15]_22 ;
  input [0:0]\val_reg[1]_14 ;
  input [14:0]\val_reg[15]_23 ;
  input [0:0]\val_reg[15]_24 ;
  input [14:0]\val_reg[15]_25 ;
  input [0:0]\val_reg[1]_15 ;
  input [14:0]\val_reg[15]_26 ;
  input [0:0]\val_reg[1]_16 ;
  input [14:0]\val_reg[15]_27 ;
  input [0:0]\val_reg[15]_28 ;
  input [14:0]\val_reg[15]_29 ;

  wire [0:0]CO;
  wire [14:0]D;
  wire [1:0]DI;
  wire [2:0]E;
  wire [3:0]O;
  wire [14:0]Q;
  wire [3:0]S;
  wire \active_cmd_reg[21] ;
  wire \active_cmd_reg[21]_0 ;
  wire \active_cmd_reg[21]_1 ;
  wire \active_cmd_reg[21]_2 ;
  wire \active_cmd_reg[21]_3 ;
  wire \active_cmd_reg[21]_4 ;
  wire \active_cmd_reg[21]_5 ;
  wire chan_10_n_16;
  wire chan_10_n_17;
  wire chan_10_n_18;
  wire chan_10_n_19;
  wire chan_10_n_20;
  wire chan_10_n_21;
  wire chan_10_n_22;
  wire chan_14_n_23;
  wire chan_14_n_24;
  wire chan_14_n_25;
  wire chan_14_n_26;
  wire chan_14_n_27;
  wire chan_14_n_28;
  wire chan_14_n_29;
  wire chan_31_n_1;
  wire chan_31_n_17;
  wire chan_31_n_18;
  wire chan_31_n_19;
  wire chan_31_n_20;
  wire chan_31_n_21;
  wire chan_31_n_22;
  wire chan_33_n_0;
  wire chan_33_n_16;
  wire chan_33_n_17;
  wire chan_33_n_18;
  wire chan_33_n_19;
  wire chan_33_n_20;
  wire clk_IBUF_BUFG;
  wire [7:5]fext;
  wire mon_chan_read_en;
  wire prio_disp;
  wire prog1;
  wire read_en_q;
  wire read_msg_queue_i_126;
  wire read_msg_queue_i_126_0;
  wire read_msg_queue_i_131;
  wire read_msg_queue_i_54;
  wire [14:0]read_msg_queue_i_80;
  wire [14:0]read_msg_queue_i_80_0;
  wire \reg2_reg[14] ;
  wire [3:0]\reg2_reg[14]_0 ;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_IBUF;
  wire [11:0]rywd_timer_reg;
  wire [2:0]\rywd_timer_reg[11] ;
  wire [2:0]\rywd_timer_reg[7] ;
  wire \val_reg[10] ;
  wire \val_reg[10]_0 ;
  wire \val_reg[10]_1 ;
  wire \val_reg[10]_2 ;
  wire \val_reg[11] ;
  wire \val_reg[11]_0 ;
  wire \val_reg[11]_1 ;
  wire \val_reg[12] ;
  wire \val_reg[12]_0 ;
  wire \val_reg[12]_1 ;
  wire \val_reg[13] ;
  wire \val_reg[13]_0 ;
  wire \val_reg[13]_1 ;
  wire \val_reg[14] ;
  wire \val_reg[14]_0 ;
  wire \val_reg[14]_1 ;
  wire [1:0]\val_reg[14]_2 ;
  wire [0:0]\val_reg[14]_3 ;
  wire [0:0]\val_reg[14]_4 ;
  wire \val_reg[14]_5 ;
  wire [14:0]\val_reg[15] ;
  wire \val_reg[15]_0 ;
  wire \val_reg[15]_1 ;
  wire [14:0]\val_reg[15]_10 ;
  wire [14:0]\val_reg[15]_11 ;
  wire [14:0]\val_reg[15]_12 ;
  wire [14:0]\val_reg[15]_13 ;
  wire [2:0]\val_reg[15]_14 ;
  wire [0:0]\val_reg[15]_15 ;
  wire [14:0]\val_reg[15]_16 ;
  wire [14:0]\val_reg[15]_17 ;
  wire [14:0]\val_reg[15]_18 ;
  wire [14:0]\val_reg[15]_19 ;
  wire [14:0]\val_reg[15]_2 ;
  wire [14:0]\val_reg[15]_20 ;
  wire [14:0]\val_reg[15]_21 ;
  wire [14:0]\val_reg[15]_22 ;
  wire [14:0]\val_reg[15]_23 ;
  wire [0:0]\val_reg[15]_24 ;
  wire [14:0]\val_reg[15]_25 ;
  wire [14:0]\val_reg[15]_26 ;
  wire [14:0]\val_reg[15]_27 ;
  wire [0:0]\val_reg[15]_28 ;
  wire [14:0]\val_reg[15]_29 ;
  wire [14:0]\val_reg[15]_3 ;
  wire [14:0]\val_reg[15]_4 ;
  wire [14:0]\val_reg[15]_5 ;
  wire \val_reg[15]_6 ;
  wire [14:0]\val_reg[15]_7 ;
  wire [14:0]\val_reg[15]_8 ;
  wire [14:0]\val_reg[15]_9 ;
  wire \val_reg[1] ;
  wire \val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire [0:0]\val_reg[1]_10 ;
  wire [0:0]\val_reg[1]_11 ;
  wire [0:0]\val_reg[1]_12 ;
  wire [0:0]\val_reg[1]_13 ;
  wire [0:0]\val_reg[1]_14 ;
  wire [0:0]\val_reg[1]_15 ;
  wire [0:0]\val_reg[1]_16 ;
  wire [0:0]\val_reg[1]_2 ;
  wire [0:0]\val_reg[1]_3 ;
  wire [0:0]\val_reg[1]_4 ;
  wire [0:0]\val_reg[1]_5 ;
  wire [0:0]\val_reg[1]_6 ;
  wire [0:0]\val_reg[1]_7 ;
  wire [0:0]\val_reg[1]_8 ;
  wire [0:0]\val_reg[1]_9 ;
  wire \val_reg[2] ;
  wire \val_reg[2]_0 ;
  wire \val_reg[2]_1 ;
  wire \val_reg[3] ;
  wire \val_reg[3]_0 ;
  wire \val_reg[3]_1 ;
  wire \val_reg[4] ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5] ;
  wire [4:0]\val_reg[5]_0 ;
  wire [4:0]\val_reg[5]_1 ;
  wire \val_reg[6] ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7] ;
  wire [6:0]\val_reg[7]_0 ;
  wire [6:0]\val_reg[7]_1 ;
  wire \val_reg[8] ;
  wire \val_reg[8]_0 ;
  wire \val_reg[8]_1 ;
  wire [7:0]\val_reg[8]_2 ;
  wire [7:0]\val_reg[8]_3 ;
  wire \val_reg[8]_4 ;
  wire [7:0]\val_reg[8]_5 ;
  wire [7:0]\val_reg[8]_6 ;
  wire \val_reg[9] ;
  wire \val_reg[9]_0 ;
  wire \val_reg[9]_1 ;

  channel__parameterized4 chan_10
       (.CO(CO),
        .DI(DI),
        .E(E),
        .O(O),
        .S(S),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fext(fext),
        .prio_disp(prio_disp),
        .read_msg_queue_i_126(read_msg_queue_i_126_0),
        .read_msg_queue_i_126_0(\val_reg[8]_2 ),
        .read_msg_queue_i_126_1(read_msg_queue_i_126),
        .read_msg_queue_i_126_2(\val_reg[8]_3 ),
        .\reg2_reg[14] (\reg2_reg[14] ),
        .\reg2_reg[14]_0 (\reg2_reg[14]_0 ),
        .rywd_timer_reg(rywd_timer_reg),
        .\rywd_timer_reg[11] (\rywd_timer_reg[11] ),
        .\rywd_timer_reg[7] (\rywd_timer_reg[7] ),
        .\val_reg[14]_0 (\val_reg[14]_2 ),
        .\val_reg[14]_1 (\val_reg[14]_3 ),
        .\val_reg[14]_2 (\val_reg[14]_4 ),
        .\val_reg[15]_0 (\val_reg[15]_11 ),
        .\val_reg[15]_1 (prog1),
        .\val_reg[15]_2 (\val_reg[15]_14 ),
        .\val_reg[15]_3 (\val_reg[15]_15 ),
        .\val_reg[15]_4 (\val_reg[15]_17 ),
        .\val_reg[15]_5 (\val_reg[4]_0 ),
        .\val_reg[1]_0 (chan_10_n_22),
        .\val_reg[1]_1 (\val_reg[1]_6 ),
        .\val_reg[1]_2 (\val_reg[3]_1 ),
        .\val_reg[2]_0 (chan_10_n_21),
        .\val_reg[3]_0 (chan_10_n_20),
        .\val_reg[4]_0 (chan_10_n_19),
        .\val_reg[5]_0 (chan_10_n_18),
        .\val_reg[6]_0 (chan_10_n_17),
        .\val_reg[7]_0 (chan_10_n_16),
        .\val_reg[8]_0 (\val_reg[8]_1 ));
  channel__parameterized5 chan_11
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[10]_0 (\val_reg[10]_2 ),
        .\val_reg[13]_0 (rst_n_0),
        .\val_reg[15]_0 (\val_reg[15]_5 ),
        .\val_reg[15]_1 (\val_reg[15]_18 ),
        .\val_reg[15]_2 (\val_reg[14]_5 ),
        .\val_reg[1]_0 (\val_reg[1]_7 ),
        .\val_reg[6]_0 (\val_reg[6]_0 ),
        .\val_reg[7]_0 (\val_reg[2]_1 ));
  channel__parameterized6 chan_12
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[10]_0 (\val_reg[10]_2 ),
        .\val_reg[13]_0 (rst_n_0),
        .\val_reg[14]_0 (\val_reg[14]_5 ),
        .\val_reg[15]_0 (\val_reg[15]_4 ),
        .\val_reg[15]_1 (\val_reg[15]_19 ),
        .\val_reg[1]_0 (\val_reg[1]_8 ),
        .\val_reg[6]_0 (\val_reg[6]_0 ));
  channel__parameterized7 chan_13
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[10]_0 (\val_reg[2]_1 ),
        .\val_reg[14]_0 (rst_n_0),
        .\val_reg[15]_0 (\val_reg[15]_3 ),
        .\val_reg[15]_1 (\val_reg[15]_20 ),
        .\val_reg[15]_2 (\val_reg[14]_5 ),
        .\val_reg[1]_0 (\val_reg[1]_9 ),
        .\val_reg[6]_0 (\val_reg[6]_0 ));
  channel__parameterized8 chan_14
       (.\active_cmd_reg[19] (chan_14_n_23),
        .\active_cmd_reg[19]_0 (chan_14_n_24),
        .\active_cmd_reg[19]_1 (chan_14_n_25),
        .\active_cmd_reg[19]_2 (chan_14_n_26),
        .\active_cmd_reg[19]_3 (chan_14_n_27),
        .\active_cmd_reg[19]_4 (chan_14_n_28),
        .\active_cmd_reg[19]_5 (chan_14_n_29),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_131(read_msg_queue_i_131),
        .read_msg_queue_i_131_0(chan_31_n_1),
        .read_msg_queue_i_136(chan_31_n_17),
        .read_msg_queue_i_141(chan_31_n_18),
        .read_msg_queue_i_146(chan_31_n_19),
        .read_msg_queue_i_151(chan_31_n_20),
        .read_msg_queue_i_156(chan_31_n_21),
        .read_msg_queue_i_161(chan_31_n_22),
        .read_msg_queue_i_82(\val_reg[15]_3 ),
        .read_msg_queue_i_82_0(read_msg_queue_i_126_0),
        .read_msg_queue_i_82_1(\val_reg[15]_4 ),
        .read_msg_queue_i_82_2(read_msg_queue_i_126),
        .read_msg_queue_i_82_3(\val_reg[15]_5 ),
        .\val_reg[10]_0 (\val_reg[10]_0 ),
        .\val_reg[10]_1 (\val_reg[10]_2 ),
        .\val_reg[11]_0 (\val_reg[11]_0 ),
        .\val_reg[12]_0 (\val_reg[12]_0 ),
        .\val_reg[13]_0 (\val_reg[13]_0 ),
        .\val_reg[13]_1 (rst_n_0),
        .\val_reg[14]_0 (\val_reg[14]_0 ),
        .\val_reg[14]_1 (\val_reg[14]_5 ),
        .\val_reg[15]_0 (\val_reg[15]_1 ),
        .\val_reg[15]_1 (\val_reg[15]_2 ),
        .\val_reg[15]_2 (\val_reg[15]_21 ),
        .\val_reg[1]_0 (\val_reg[1]_10 ),
        .\val_reg[6]_0 (\val_reg[6]_0 ),
        .\val_reg[8]_0 (\val_reg[8]_0 ),
        .\val_reg[9]_0 (\val_reg[9]_0 ));
  channel__parameterized9 chan_15
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[1]_0 (\val_reg[1]_11 ),
        .\val_reg[5]_0 (\val_reg[5]_0 ),
        .\val_reg[5]_1 (\val_reg[5]_1 ),
        .\val_reg[5]_2 (rst_n_0));
  channel__parameterized10 chan_16
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[1]_0 (\val_reg[1]_12 ),
        .\val_reg[7]_0 (\val_reg[7]_0 ),
        .\val_reg[7]_1 (\val_reg[7]_1 ),
        .\val_reg[7]_2 (rst_n_0));
  channel chan_3
       (.D(D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[15]_0 (\val_reg[15]_8 ),
        .\val_reg[1]_0 (\val_reg[1]_2 ),
        .\val_reg[1]_1 (rst_n));
  channel__parameterized11 chan_30
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[13]_0 (rst_n_0),
        .\val_reg[15]_0 (\val_reg[15]_13 ),
        .\val_reg[15]_1 (\val_reg[15]_22 ),
        .\val_reg[15]_2 (\val_reg[14]_5 ),
        .\val_reg[1]_0 (\val_reg[1]_13 ));
  channel__parameterized12 chan_31
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_219(\val_reg[15]_13 [6:0]),
        .read_msg_queue_i_219_0(read_msg_queue_i_126_0),
        .read_msg_queue_i_219_1(read_msg_queue_i_126),
        .read_msg_queue_i_219_2(\val_reg[7]_0 ),
        .read_msg_queue_i_231(\val_reg[5]_0 ),
        .rst_n(rst_n_0),
        .rst_n_IBUF(rst_n_IBUF),
        .\val_reg[14]_0 (\val_reg[14]_5 ),
        .\val_reg[15]_0 (\val_reg[15]_12 ),
        .\val_reg[15]_1 (\val_reg[15]_23 ),
        .\val_reg[1]_0 (chan_31_n_22),
        .\val_reg[1]_1 (\val_reg[1]_14 ),
        .\val_reg[2]_0 (chan_31_n_21),
        .\val_reg[3]_0 (chan_31_n_20),
        .\val_reg[4]_0 (chan_31_n_19),
        .\val_reg[5]_0 (chan_31_n_18),
        .\val_reg[6]_0 (chan_31_n_17),
        .\val_reg[7]_0 (chan_31_n_1));
  channel__parameterized13 chan_32
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[15]_0 (\val_reg[15]_10 ),
        .\val_reg[15]_1 (\val_reg[15]_24 ),
        .\val_reg[15]_2 (\val_reg[15]_25 ),
        .\val_reg[15]_3 (rst_n_0),
        .\val_reg[1]_0 (\val_reg[1]_0 ),
        .\val_reg[5]_0 (\val_reg[4]_0 ));
  channel__parameterized14 chan_33
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_84(read_msg_queue_i_126),
        .read_msg_queue_i_84_0(\val_reg[15]_10 [14:9]),
        .\val_reg[10]_0 (chan_33_n_20),
        .\val_reg[11]_0 (chan_33_n_19),
        .\val_reg[12]_0 (chan_33_n_18),
        .\val_reg[13]_0 (chan_33_n_17),
        .\val_reg[14]_0 (chan_33_n_16),
        .\val_reg[15]_0 (chan_33_n_0),
        .\val_reg[15]_1 (\val_reg[15]_9 ),
        .\val_reg[15]_2 (\val_reg[15]_26 ),
        .\val_reg[15]_3 (rst_n_0),
        .\val_reg[1]_0 (\val_reg[1]_15 ),
        .\val_reg[1]_1 (\val_reg[1]_0 ),
        .\val_reg[5]_0 (\val_reg[4]_0 ));
  channel__parameterized15 chan_34
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[15]_0 (\val_reg[15] ),
        .\val_reg[15]_1 (\val_reg[15]_27 ),
        .\val_reg[15]_2 (rst_n_0),
        .\val_reg[1]_0 (\val_reg[1]_16 ),
        .\val_reg[1]_1 (\val_reg[1]_0 ),
        .\val_reg[5]_0 (\val_reg[4]_0 ));
  channel__parameterized16 chan_35
       (.Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_121(\val_reg[15]_9 [8:0]),
        .read_msg_queue_i_121_0(\val_reg[15]_10 [8:0]),
        .read_msg_queue_i_24(\val_reg[15] ),
        .read_msg_queue_i_24_0(chan_33_n_0),
        .read_msg_queue_i_28(chan_33_n_16),
        .read_msg_queue_i_32(chan_33_n_17),
        .read_msg_queue_i_36(chan_33_n_18),
        .read_msg_queue_i_40(chan_33_n_19),
        .read_msg_queue_i_44(read_msg_queue_i_126),
        .read_msg_queue_i_44_0(read_msg_queue_i_126_0),
        .read_msg_queue_i_44_1(chan_33_n_20),
        .read_msg_queue_i_44_2(read_msg_queue_i_131),
        .\val_reg[10]_0 (\val_reg[10] ),
        .\val_reg[11]_0 (\val_reg[11] ),
        .\val_reg[12]_0 (\val_reg[12] ),
        .\val_reg[13]_0 (\val_reg[13] ),
        .\val_reg[14]_0 (\val_reg[14] ),
        .\val_reg[15]_0 (\val_reg[15]_0 ),
        .\val_reg[15]_1 (\val_reg[15]_28 ),
        .\val_reg[15]_2 (\val_reg[15]_29 ),
        .\val_reg[15]_3 (rst_n_0),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[1]_1 (\val_reg[1]_0 ),
        .\val_reg[2]_0 (\val_reg[2] ),
        .\val_reg[3]_0 (\val_reg[3] ),
        .\val_reg[4]_0 (\val_reg[4] ),
        .\val_reg[4]_1 (\val_reg[4]_0 ),
        .\val_reg[5]_0 (\val_reg[5] ),
        .\val_reg[6]_0 (\val_reg[6] ),
        .\val_reg[7]_0 (\val_reg[7] ),
        .\val_reg[8]_0 (\val_reg[8] ),
        .\val_reg[9]_0 (\val_reg[9] ));
  channel__parameterized0 chan_4
       (.\active_cmd_reg[21] (\active_cmd_reg[21] ),
        .\active_cmd_reg[21]_0 (\active_cmd_reg[21]_0 ),
        .\active_cmd_reg[21]_1 (\active_cmd_reg[21]_1 ),
        .\active_cmd_reg[21]_2 (\active_cmd_reg[21]_2 ),
        .\active_cmd_reg[21]_3 (\active_cmd_reg[21]_3 ),
        .\active_cmd_reg[21]_4 (\active_cmd_reg[21]_4 ),
        .\active_cmd_reg[21]_5 (\active_cmd_reg[21]_5 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_131_0(read_msg_queue_i_131),
        .read_msg_queue_i_131_1(chan_10_n_16),
        .read_msg_queue_i_136_0(chan_10_n_17),
        .read_msg_queue_i_141_0(chan_10_n_18),
        .read_msg_queue_i_146_0(chan_10_n_19),
        .read_msg_queue_i_151_0(chan_10_n_20),
        .read_msg_queue_i_156_0(chan_10_n_21),
        .read_msg_queue_i_161_0(chan_10_n_22),
        .read_msg_queue_i_54(read_msg_queue_i_54),
        .read_msg_queue_i_54_0(chan_14_n_23),
        .read_msg_queue_i_57(chan_14_n_24),
        .read_msg_queue_i_60(chan_14_n_25),
        .read_msg_queue_i_63(chan_14_n_26),
        .read_msg_queue_i_66(chan_14_n_27),
        .read_msg_queue_i_69(chan_14_n_28),
        .read_msg_queue_i_72(chan_14_n_29),
        .read_msg_queue_i_80(\val_reg[15]_8 ),
        .read_msg_queue_i_80_0(read_msg_queue_i_126_0),
        .read_msg_queue_i_80_1(read_msg_queue_i_80),
        .read_msg_queue_i_80_2(read_msg_queue_i_126),
        .read_msg_queue_i_80_3(read_msg_queue_i_80_0),
        .rst_n(rst_n),
        .rst_n_IBUF(rst_n_IBUF),
        .\val_reg[10]_0 (\val_reg[10]_1 ),
        .\val_reg[11]_0 (\val_reg[11]_1 ),
        .\val_reg[12]_0 (\val_reg[12]_1 ),
        .\val_reg[13]_0 (\val_reg[13]_1 ),
        .\val_reg[14]_0 (\val_reg[14]_1 ),
        .\val_reg[15]_0 (\val_reg[15]_6 ),
        .\val_reg[15]_1 (\val_reg[15]_7 ),
        .\val_reg[15]_2 (\val_reg[15]_16 ),
        .\val_reg[1]_0 (\val_reg[1]_3 ),
        .\val_reg[8]_0 (\val_reg[8]_4 ),
        .\val_reg[9]_0 (\val_reg[9]_1 ));
  channel__parameterized1 chan_5
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[1]_0 (\val_reg[1]_4 ),
        .\val_reg[8]_0 (\val_reg[8]_3 ),
        .\val_reg[8]_1 (\val_reg[8]_5 ),
        .\val_reg[8]_2 (\val_reg[2]_1 ));
  channel__parameterized2 chan_6
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[1]_0 (\val_reg[1]_5 ),
        .\val_reg[1]_1 (\val_reg[2]_1 ),
        .\val_reg[8]_0 (\val_reg[8]_2 ),
        .\val_reg[8]_1 (\val_reg[8]_6 ));
  channel__parameterized3 chan_7
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fext(fext),
        .\val_reg[1]_0 (\val_reg[1]_1 ),
        .\val_reg[2]_0 (\val_reg[2]_0 ),
        .\val_reg[2]_1 (\val_reg[2]_1 ),
        .\val_reg[3]_0 (\val_reg[3]_0 ),
        .\val_reg[3]_1 (\val_reg[3]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    read_en_q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[1]_0 ),
        .D(mon_chan_read_en),
        .Q(read_en_q));
endmodule

module monitor_dsky
   (rst_n,
    read_done,
    proceed,
    rxor_32,
    \rywd_timer_reg[14]_0 ,
    rst_n_0,
    E,
    \FSM_sequential_state_reg[0]_0 ,
    state,
    \FSM_sequential_state_reg[1]_0 ,
    \reg3_reg[26]_0 ,
    \reg1_reg[13]_0 ,
    \reg1_reg[14]_0 ,
    mdt_dsky,
    \FSM_sequential_state_reg[0]_1 ,
    \ch15_read_sr_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_0 ,
    \keycode_reg[2]_0 ,
    \reg3_reg[11]_0 ,
    \reg3_reg[10]_0 ,
    leds_OBUF,
    \FSM_sequential_state_reg[0]_2 ,
    \rywd_timer_reg[2]_0 ,
    mnhsbf_TRI,
    \mdt_TRI[14] ,
    \mdt_TRI[10] ,
    monpar_TRI,
    \active_cmd_reg[20] ,
    S,
    \rywd_p_reg[15]_0 ,
    \reg1_reg[11]_0 ,
    \read_data_reg[15]_0 ,
    mgojam_IBUF,
    clk_IBUF_BUFG,
    prio_disp,
    \rywd_p_reg[15]_1 ,
    mon_dsky_read_en,
    read_done_reg_0,
    proceed_reg_0,
    proceed_reg_1,
    rxor_32_reg_0,
    rxor_32_reg_1,
    O,
    \rywd_timer_reg[3]_0 ,
    rst_n_IBUF,
    \mon_word_reg[1] ,
    Q,
    \mon_word_reg[1]_0 ,
    \read_data_reg[0]_0 ,
    \read_data_reg[0]_1 ,
    \read_data_reg[3]_0 ,
    \read_data_reg[9]_0 ,
    addra,
    \mdt_OBUFT[1]_inst_i_4 ,
    \mdt_OBUFT[1]_inst_i_4_0 ,
    \mdt_OBUFT[5]_inst_i_2 ,
    \mdt_OBUFT[5]_inst_i_2_0 ,
    \FSM_sequential_state[2]_i_3 ,
    \mdt_OBUFT[14]_inst_i_1_0 ,
    \mdt_OBUFT[10]_inst_i_1_0 ,
    \mdt_OBUFT[14]_inst_i_1_1 ,
    monpar_OBUFT_inst_i_1_0,
    monpar_OBUFT_inst_i_1_1,
    state_0,
    prog1,
    \read_data_reg[0]_2 ,
    CO,
    \rywd_timer_reg[7]_0 ,
    \rywd_timer_reg[11]_0 ,
    DI,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[0]_3 ,
    \keycode_reg[4]_0 ,
    D,
    \ch15_read_sr_reg[0]_1 ,
    \prog_reg[9]_0 ,
    \verb_reg[9]_0 ,
    \noun_reg[9]_0 ,
    \reg1_reg[14]_1 ,
    \reg2_reg[26]_0 ,
    \reg3_reg[14]_0 ,
    \read_data_reg[15]_1 ,
    \read_data_reg[15]_2 );
  output rst_n;
  output read_done;
  output proceed;
  output rxor_32;
  output [11:0]\rywd_timer_reg[14]_0 ;
  output rst_n_0;
  output [0:0]E;
  output \FSM_sequential_state_reg[0]_0 ;
  output [0:0]state;
  output \FSM_sequential_state_reg[1]_0 ;
  output [1:0]\reg3_reg[26]_0 ;
  output \reg1_reg[13]_0 ;
  output \reg1_reg[14]_0 ;
  output [3:0]mdt_dsky;
  output \FSM_sequential_state_reg[0]_1 ;
  output \ch15_read_sr_reg[0]_0 ;
  output \FSM_sequential_state_reg[2]_0 ;
  output [2:0]\keycode_reg[2]_0 ;
  output \reg3_reg[11]_0 ;
  output \reg3_reg[10]_0 ;
  output [0:0]leds_OBUF;
  output \FSM_sequential_state_reg[0]_2 ;
  output \rywd_timer_reg[2]_0 ;
  output mnhsbf_TRI;
  output \mdt_TRI[14] ;
  output \mdt_TRI[10] ;
  output monpar_TRI;
  output \active_cmd_reg[20] ;
  output [3:0]S;
  output [3:0]\rywd_p_reg[15]_0 ;
  output [1:0]\reg1_reg[11]_0 ;
  output [15:0]\read_data_reg[15]_0 ;
  input mgojam_IBUF;
  input clk_IBUF_BUFG;
  input prio_disp;
  input [14:0]\rywd_p_reg[15]_1 ;
  input mon_dsky_read_en;
  input read_done_reg_0;
  input proceed_reg_0;
  input proceed_reg_1;
  input rxor_32_reg_0;
  input rxor_32_reg_1;
  input [3:0]O;
  input \rywd_timer_reg[3]_0 ;
  input rst_n_IBUF;
  input \mon_word_reg[1] ;
  input [4:0]Q;
  input \mon_word_reg[1]_0 ;
  input [2:0]\read_data_reg[0]_0 ;
  input \read_data_reg[0]_1 ;
  input [0:0]\read_data_reg[3]_0 ;
  input [1:0]\read_data_reg[9]_0 ;
  input [0:0]addra;
  input \mdt_OBUFT[1]_inst_i_4 ;
  input \mdt_OBUFT[1]_inst_i_4_0 ;
  input \mdt_OBUFT[5]_inst_i_2 ;
  input \mdt_OBUFT[5]_inst_i_2_0 ;
  input \FSM_sequential_state[2]_i_3 ;
  input [1:0]\mdt_OBUFT[14]_inst_i_1_0 ;
  input \mdt_OBUFT[10]_inst_i_1_0 ;
  input \mdt_OBUFT[14]_inst_i_1_1 ;
  input [0:0]monpar_OBUFT_inst_i_1_0;
  input monpar_OBUFT_inst_i_1_1;
  input [1:0]state_0;
  input prog1;
  input \read_data_reg[0]_2 ;
  input [0:0]CO;
  input [2:0]\rywd_timer_reg[7]_0 ;
  input [2:0]\rywd_timer_reg[11]_0 ;
  input [1:0]DI;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[0]_3 ;
  input [0:0]\keycode_reg[4]_0 ;
  input [4:0]D;
  input [0:0]\ch15_read_sr_reg[0]_1 ;
  input [0:0]\prog_reg[9]_0 ;
  input [0:0]\verb_reg[9]_0 ;
  input [0:0]\noun_reg[9]_0 ;
  input [2:0]\reg1_reg[14]_1 ;
  input [2:0]\reg2_reg[26]_0 ;
  input [1:0]\reg3_reg[14]_0 ;
  input [0:0]\read_data_reg[15]_1 ;
  input [4:0]\read_data_reg[15]_2 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__3_n_0 ;
  wire \FSM_sequential_state[1]_i_1__3_n_0 ;
  wire \FSM_sequential_state[2]_i_12_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_3 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire [4:0]Q;
  wire [3:0]S;
  wire \active_cmd_reg[20] ;
  wire [0:0]addra;
  wire alt;
  wire [1:0]ch15_read_sr;
  wire \ch15_read_sr_reg[0]_0 ;
  wire [0:0]\ch15_read_sr_reg[0]_1 ;
  wire clk_IBUF_BUFG;
  wire [11:0]data4;
  wire [11:0]data6;
  wire [9:0]data8;
  wire gimbal_lock;
  wire [2:0]\keycode_reg[2]_0 ;
  wire [0:0]\keycode_reg[4]_0 ;
  wire \keycode_reg_n_0_[3] ;
  wire \keycode_reg_n_0_[4] ;
  wire [0:0]leds_OBUF;
  wire \mdt_OBUFT[10]_inst_i_1_0 ;
  wire \mdt_OBUFT[10]_inst_i_2_n_0 ;
  wire [1:0]\mdt_OBUFT[14]_inst_i_1_0 ;
  wire \mdt_OBUFT[14]_inst_i_1_1 ;
  wire \mdt_OBUFT[14]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[1]_inst_i_4 ;
  wire \mdt_OBUFT[1]_inst_i_4_0 ;
  wire \mdt_OBUFT[5]_inst_i_2 ;
  wire \mdt_OBUFT[5]_inst_i_2_0 ;
  wire \mdt_TRI[10] ;
  wire \mdt_TRI[14] ;
  wire [3:0]mdt_dsky;
  wire mgojam_IBUF;
  wire mnhsbf_OBUFT_inst_i_2_n_0;
  wire mnhsbf_TRI;
  wire mon_dsky_read_en;
  wire \mon_word_reg[1] ;
  wire \mon_word_reg[1]_0 ;
  wire [0:0]monpar_OBUFT_inst_i_1_0;
  wire monpar_OBUFT_inst_i_1_1;
  wire monpar_OBUFT_inst_i_2_n_0;
  wire monpar_TRI;
  wire no_att;
  wire no_dap;
  wire [0:0]\noun_reg[9]_0 ;
  wire \noun_reg_n_0_[0] ;
  wire \noun_reg_n_0_[1] ;
  wire \noun_reg_n_0_[2] ;
  wire \noun_reg_n_0_[3] ;
  wire \noun_reg_n_0_[4] ;
  wire \noun_reg_n_0_[5] ;
  wire \noun_reg_n_0_[6] ;
  wire \noun_reg_n_0_[7] ;
  wire \noun_reg_n_0_[8] ;
  wire \noun_reg_n_0_[9] ;
  wire prio_disp;
  wire prio_disp_reg_n_0;
  wire proceed;
  wire proceed_reg_0;
  wire proceed_reg_1;
  wire prog1;
  wire prog_alarm_reg_n_0;
  wire [0:0]\prog_reg[9]_0 ;
  wire \prog_reg_n_0_[0] ;
  wire \prog_reg_n_0_[1] ;
  wire \prog_reg_n_0_[2] ;
  wire \prog_reg_n_0_[3] ;
  wire \prog_reg_n_0_[4] ;
  wire \prog_reg_n_0_[5] ;
  wire \prog_reg_n_0_[6] ;
  wire \prog_reg_n_0_[7] ;
  wire \prog_reg_n_0_[8] ;
  wire \prog_reg_n_0_[9] ;
  wire \read_data[0]_i_1__1_n_0 ;
  wire \read_data[0]_i_2__1_n_0 ;
  wire \read_data[0]_i_3__1_n_0 ;
  wire \read_data[12]_i_1__1_n_0 ;
  wire \read_data[12]_i_2__1_n_0 ;
  wire \read_data[1]_i_1__0_n_0 ;
  wire \read_data[1]_i_2__1_n_0 ;
  wire \read_data[1]_i_3__1_n_0 ;
  wire \read_data[2]_i_1__1_n_0 ;
  wire \read_data[2]_i_2__1_n_0 ;
  wire \read_data[2]_i_3__1_n_0 ;
  wire \read_data[3]_i_1__1_n_0 ;
  wire \read_data[3]_i_3__1_n_0 ;
  wire \read_data[3]_i_4__1_n_0 ;
  wire \read_data[4]_i_1__0_n_0 ;
  wire \read_data[4]_i_2__1_n_0 ;
  wire \read_data[4]_i_3__1_n_0 ;
  wire \read_data[5]_i_1__0_n_0 ;
  wire \read_data[5]_i_2__1_n_0 ;
  wire \read_data[5]_i_3__1_n_0 ;
  wire \read_data[6]_i_1__0_n_0 ;
  wire \read_data[6]_i_2__1_n_0 ;
  wire \read_data[6]_i_3__1_n_0 ;
  wire \read_data[7]_i_1__0_n_0 ;
  wire \read_data[7]_i_2__0_n_0 ;
  wire \read_data[7]_i_3__0_n_0 ;
  wire \read_data[8]_i_1__0_n_0 ;
  wire \read_data[8]_i_2__1_n_0 ;
  wire \read_data[8]_i_3__1_n_0 ;
  wire \read_data[9]_i_1__0_n_0 ;
  wire \read_data[9]_i_2__1_n_0 ;
  wire \read_data[9]_i_4__0_n_0 ;
  wire [2:0]\read_data_reg[0]_0 ;
  wire \read_data_reg[0]_1 ;
  wire \read_data_reg[0]_2 ;
  wire [15:0]\read_data_reg[15]_0 ;
  wire [0:0]\read_data_reg[15]_1 ;
  wire [4:0]\read_data_reg[15]_2 ;
  wire [0:0]\read_data_reg[3]_0 ;
  wire \read_data_reg[3]_i_2_n_0 ;
  wire [1:0]\read_data_reg[9]_0 ;
  wire read_done;
  wire read_done_reg_0;
  wire [1:0]\reg1_reg[11]_0 ;
  wire \reg1_reg[13]_0 ;
  wire \reg1_reg[14]_0 ;
  wire [2:0]\reg1_reg[14]_1 ;
  wire \reg1_reg_n_0_[0] ;
  wire \reg1_reg_n_0_[12] ;
  wire \reg1_reg_n_0_[13] ;
  wire \reg1_reg_n_0_[14] ;
  wire \reg1_reg_n_0_[1] ;
  wire \reg1_reg_n_0_[2] ;
  wire \reg1_reg_n_0_[3] ;
  wire \reg1_reg_n_0_[4] ;
  wire \reg1_reg_n_0_[5] ;
  wire \reg1_reg_n_0_[6] ;
  wire \reg1_reg_n_0_[7] ;
  wire \reg1_reg_n_0_[8] ;
  wire \reg1_reg_n_0_[9] ;
  wire [2:0]\reg2_reg[26]_0 ;
  wire \reg2_reg_n_0_[0] ;
  wire \reg2_reg_n_0_[10] ;
  wire \reg2_reg_n_0_[11] ;
  wire \reg2_reg_n_0_[12] ;
  wire \reg2_reg_n_0_[13] ;
  wire \reg2_reg_n_0_[14] ;
  wire \reg2_reg_n_0_[1] ;
  wire \reg2_reg_n_0_[2] ;
  wire \reg2_reg_n_0_[3] ;
  wire \reg2_reg_n_0_[4] ;
  wire \reg2_reg_n_0_[5] ;
  wire \reg2_reg_n_0_[6] ;
  wire \reg2_reg_n_0_[7] ;
  wire \reg2_reg_n_0_[8] ;
  wire \reg2_reg_n_0_[9] ;
  wire \reg3_reg[10]_0 ;
  wire \reg3_reg[11]_0 ;
  wire [1:0]\reg3_reg[14]_0 ;
  wire [1:0]\reg3_reg[26]_0 ;
  wire \reg3_reg_n_0_[0] ;
  wire \reg3_reg_n_0_[10] ;
  wire \reg3_reg_n_0_[11] ;
  wire \reg3_reg_n_0_[12] ;
  wire \reg3_reg_n_0_[13] ;
  wire \reg3_reg_n_0_[14] ;
  wire \reg3_reg_n_0_[1] ;
  wire \reg3_reg_n_0_[2] ;
  wire \reg3_reg_n_0_[3] ;
  wire \reg3_reg_n_0_[4] ;
  wire \reg3_reg_n_0_[5] ;
  wire \reg3_reg_n_0_[6] ;
  wire \reg3_reg_n_0_[7] ;
  wire \reg3_reg_n_0_[8] ;
  wire \reg3_reg_n_0_[9] ;
  wire restart_ff;
  wire restart_ff_reg_n_0;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_IBUF;
  wire rxor_32;
  wire rxor_32_reg_0;
  wire rxor_32_reg_1;
  wire [3:0]\rywd_p_reg[15]_0 ;
  wire [14:0]\rywd_p_reg[15]_1 ;
  wire \rywd_timer[0]_i_1_n_0 ;
  wire \rywd_timer[12]_i_2_n_0 ;
  wire \rywd_timer[12]_i_4_n_0 ;
  wire \rywd_timer[12]_i_6_n_0 ;
  wire \rywd_timer[12]_i_7_n_0 ;
  wire \rywd_timer[12]_i_8_n_0 ;
  wire \rywd_timer[12]_i_9_n_0 ;
  wire \rywd_timer[16]_i_2_n_0 ;
  wire \rywd_timer[16]_i_3_n_0 ;
  wire \rywd_timer[16]_i_4_n_0 ;
  wire \rywd_timer[16]_i_5_n_0 ;
  wire \rywd_timer[16]_i_6_n_0 ;
  wire \rywd_timer[4]_i_4_n_0 ;
  wire \rywd_timer[4]_i_6_n_0 ;
  wire \rywd_timer[4]_i_7_n_0 ;
  wire \rywd_timer[4]_i_8_n_0 ;
  wire \rywd_timer[4]_i_9_n_0 ;
  wire \rywd_timer[8]_i_5_n_0 ;
  wire \rywd_timer[8]_i_6_n_0 ;
  wire \rywd_timer[8]_i_7_n_0 ;
  wire \rywd_timer[8]_i_8_n_0 ;
  wire \rywd_timer[8]_i_9_n_0 ;
  wire [18:5]rywd_timer_reg;
  wire [2:0]\rywd_timer_reg[11]_0 ;
  wire \rywd_timer_reg[12]_i_1_n_0 ;
  wire \rywd_timer_reg[12]_i_1_n_1 ;
  wire \rywd_timer_reg[12]_i_1_n_2 ;
  wire \rywd_timer_reg[12]_i_1_n_3 ;
  wire \rywd_timer_reg[12]_i_1_n_4 ;
  wire \rywd_timer_reg[12]_i_1_n_5 ;
  wire \rywd_timer_reg[12]_i_1_n_6 ;
  wire \rywd_timer_reg[12]_i_1_n_7 ;
  wire [11:0]\rywd_timer_reg[14]_0 ;
  wire \rywd_timer_reg[16]_i_1_n_2 ;
  wire \rywd_timer_reg[16]_i_1_n_3 ;
  wire \rywd_timer_reg[16]_i_1_n_5 ;
  wire \rywd_timer_reg[16]_i_1_n_6 ;
  wire \rywd_timer_reg[16]_i_1_n_7 ;
  wire \rywd_timer_reg[2]_0 ;
  wire \rywd_timer_reg[3]_0 ;
  wire \rywd_timer_reg[4]_i_1_n_0 ;
  wire \rywd_timer_reg[4]_i_1_n_1 ;
  wire \rywd_timer_reg[4]_i_1_n_2 ;
  wire \rywd_timer_reg[4]_i_1_n_3 ;
  wire \rywd_timer_reg[4]_i_1_n_4 ;
  wire \rywd_timer_reg[4]_i_1_n_5 ;
  wire \rywd_timer_reg[4]_i_1_n_6 ;
  wire \rywd_timer_reg[4]_i_1_n_7 ;
  wire [2:0]\rywd_timer_reg[7]_0 ;
  wire \rywd_timer_reg[8]_i_1_n_0 ;
  wire \rywd_timer_reg[8]_i_1_n_1 ;
  wire \rywd_timer_reg[8]_i_1_n_2 ;
  wire \rywd_timer_reg[8]_i_1_n_3 ;
  wire \rywd_timer_reg[8]_i_1_n_4 ;
  wire \rywd_timer_reg[8]_i_1_n_5 ;
  wire \rywd_timer_reg[8]_i_1_n_6 ;
  wire \rywd_timer_reg[8]_i_1_n_7 ;
  wire [0:0]state;
  wire [1:0]state_0;
  wire tracker;
  wire vel;
  wire vel_i_5_n_0;
  wire vel_i_6_n_0;
  wire vel_i_7_n_0;
  wire vel_i_8_n_0;
  wire [0:0]\verb_reg[9]_0 ;
  wire \verb_reg_n_0_[0] ;
  wire \verb_reg_n_0_[1] ;
  wire \verb_reg_n_0_[2] ;
  wire \verb_reg_n_0_[3] ;
  wire \verb_reg_n_0_[4] ;
  wire \verb_reg_n_0_[5] ;
  wire \verb_reg_n_0_[6] ;
  wire \verb_reg_n_0_[7] ;
  wire \verb_reg_n_0_[8] ;
  wire \verb_reg_n_0_[9] ;
  wire [3:2]\NLW_rywd_timer_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rywd_timer_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0200FFFF02220000)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(mgojam_IBUF),
        .I2(state),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(\FSM_sequential_state_reg[0]_3 ),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h01FF0A00)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state),
        .I2(mgojam_IBUF),
        .I3(\FSM_sequential_state_reg[0]_3 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h03FF0400)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(mgojam_IBUF),
        .I3(\FSM_sequential_state_reg[0]_3 ),
        .I4(state),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state[2]_i_12 
       (.I0(\keycode_reg_n_0_[3] ),
        .I1(\keycode_reg[2]_0 [0]),
        .I2(\keycode_reg[2]_0 [2]),
        .I3(\keycode_reg_n_0_[4] ),
        .I4(\keycode_reg[2]_0 [1]),
        .O(\FSM_sequential_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000BB0F00000000)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(ch15_read_sr[0]),
        .I1(ch15_read_sr[1]),
        .I2(Q[4]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state),
        .O(\ch15_read_sr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCFDD)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(\FSM_sequential_state[2]_i_12_n_0 ),
        .I1(state),
        .I2(Q[2]),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\FSM_sequential_state[2]_i_3 ),
        .O(\FSM_sequential_state_reg[2]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,BREAK_RSM:010,WAIT_FOR_NDX1:011,INJECT_KEY:101,COMPLETE:110,WAIT_FOR_RSM:001,FORCE_TCF:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_state[0]_i_1__3_n_0 ),
        .Q(\FSM_sequential_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,BREAK_RSM:010,WAIT_FOR_NDX1:011,INJECT_KEY:101,COMPLETE:110,WAIT_FOR_RSM:001,FORCE_TCF:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\FSM_sequential_state[1]_i_1__3_n_0 ),
        .Q(\FSM_sequential_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,BREAK_RSM:010,WAIT_FOR_NDX1:011,INJECT_KEY:101,COMPLETE:110,WAIT_FOR_RSM:001,FORCE_TCF:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state));
  LUT1 #(
    .INIT(2'h1)) 
    \active_cmd[16]_rep_i_1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  FDCE #(
    .INIT(1'b0)) 
    alt_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(alt));
  FDCE #(
    .INIT(1'b0)) 
    \ch15_read_sr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\ch15_read_sr_reg[0]_1 ),
        .Q(ch15_read_sr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ch15_read_sr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(ch15_read_sr[0]),
        .Q(ch15_read_sr[1]));
  FDCE #(
    .INIT(1'b0)) 
    gimbal_lock_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(gimbal_lock));
  FDCE #(
    .INIT(1'b0)) 
    \keycode_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\keycode_reg[4]_0 ),
        .CLR(rst_n_0),
        .D(D[0]),
        .Q(\keycode_reg[2]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \keycode_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\keycode_reg[4]_0 ),
        .CLR(rst_n_0),
        .D(D[1]),
        .Q(\keycode_reg[2]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \keycode_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\keycode_reg[4]_0 ),
        .CLR(rst_n_0),
        .D(D[2]),
        .Q(\keycode_reg[2]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \keycode_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\keycode_reg[4]_0 ),
        .CLR(rst_n_0),
        .D(D[3]),
        .Q(\keycode_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \keycode_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\keycode_reg[4]_0 ),
        .CLR(rst_n_0),
        .D(D[4]),
        .Q(\keycode_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'h00000000000000FB)) 
    \leds_OBUF[2]_inst_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(\mon_word_reg[1]_0 ),
        .I4(state_0[1]),
        .I5(state_0[0]),
        .O(leds_OBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[10]_inst_i_1 
       (.I0(\mdt_OBUFT[10]_inst_i_2_n_0 ),
        .O(\mdt_TRI[10] ));
  LUT6 #(
    .INIT(64'h0000000055555155)) 
    \mdt_OBUFT[10]_inst_i_2 
       (.I0(\mdt_OBUFT[14]_inst_i_1_0 [0]),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\mdt_OBUFT[10]_inst_i_1_0 ),
        .O(\mdt_OBUFT[10]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h04040400)) 
    \mdt_OBUFT[12]_inst_i_5 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(mdt_dsky[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[14]_inst_i_1 
       (.I0(\mdt_OBUFT[14]_inst_i_2_n_0 ),
        .O(\mdt_TRI[14] ));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    \mdt_OBUFT[14]_inst_i_2 
       (.I0(\mdt_OBUFT[14]_inst_i_1_0 [1]),
        .I1(mdt_dsky[3]),
        .I2(Q[3]),
        .I3(proceed),
        .I4(rxor_32),
        .I5(\mdt_OBUFT[14]_inst_i_1_1 ),
        .O(\mdt_OBUFT[14]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \mdt_OBUFT[14]_inst_i_4 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .O(mdt_dsky[3]));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \mdt_OBUFT[4]_inst_i_4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q[1]),
        .I4(\FSM_sequential_state_reg[0]_1 ),
        .I5(\keycode_reg_n_0_[3] ),
        .O(mdt_dsky[0]));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \mdt_OBUFT[4]_inst_i_6 
       (.I0(\mdt_OBUFT[1]_inst_i_4 ),
        .I1(\mdt_OBUFT[1]_inst_i_4_0 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(state),
        .O(\FSM_sequential_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000022F000FF0000)) 
    \mdt_OBUFT[5]_inst_i_4 
       (.I0(\keycode_reg_n_0_[4] ),
        .I1(\mdt_OBUFT[5]_inst_i_2 ),
        .I2(\mdt_OBUFT[5]_inst_i_2_0 ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state),
        .O(mdt_dsky[1]));
  LUT1 #(
    .INIT(2'h1)) 
    mnhsbf_OBUFT_inst_i_1
       (.I0(mnhsbf_OBUFT_inst_i_2_n_0),
        .O(mnhsbf_TRI));
  LUT4 #(
    .INIT(16'h00FB)) 
    mnhsbf_OBUFT_inst_i_2
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(\mon_word_reg[1]_0 ),
        .O(mnhsbf_OBUFT_inst_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mnhsbf_i_3
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \mon_word[16]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(\mon_word_reg[1] ),
        .I4(Q[0]),
        .I5(\mon_word_reg[1]_0 ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    monpar_OBUFT_inst_i_1
       (.I0(monpar_OBUFT_inst_i_2_n_0),
        .O(monpar_TRI));
  LUT6 #(
    .INIT(64'h7777707777777777)) 
    monpar_OBUFT_inst_i_2
       (.I0(monpar_OBUFT_inst_i_1_0),
        .I1(monpar_OBUFT_inst_i_1_1),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(Q[0]),
        .O(monpar_OBUFT_inst_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    no_att_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(no_att));
  FDCE #(
    .INIT(1'b0)) 
    no_dap_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(no_dap));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\noun_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\noun_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\noun_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\noun_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\noun_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\noun_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\noun_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\noun_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\noun_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \noun_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\noun_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\noun_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    prio_disp_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(prio_disp_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    proceed_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(proceed_reg_1),
        .D(proceed_reg_0),
        .Q(proceed));
  FDCE #(
    .INIT(1'b0)) 
    prog_alarm_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(prog_alarm_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\prog_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\prog_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\prog_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\prog_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\prog_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\prog_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\prog_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\prog_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\prog_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \prog_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\prog_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\prog_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[0]_i_1__1 
       (.I0(data8[0]),
        .I1(vel),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[0]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[0]_i_3__1_n_0 ),
        .O(\read_data[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[0]_i_2__1 
       (.I0(\reg1_reg_n_0_[0] ),
        .I1(\noun_reg_n_0_[0] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[0] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[0] ),
        .O(\read_data[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400000400)) 
    \read_data[0]_i_3__0 
       (.I0(\read_data_reg[0]_0 [2]),
        .I1(\read_data_reg[0]_2 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(state),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\mon_word_reg[1]_0 ),
        .O(\active_cmd_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[0]_i_3__1 
       (.I0(\reg3_reg_n_0_[0] ),
        .I1(data6[0]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[0] ),
        .I4(addra),
        .I5(data4[0]),
        .O(\read_data[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[10]_i_3__1 
       (.I0(\reg3_reg_n_0_[10] ),
        .I1(data6[10]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[10] ),
        .I4(addra),
        .I5(data4[10]),
        .O(\reg3_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[11]_i_3__1 
       (.I0(\reg3_reg_n_0_[11] ),
        .I1(data6[11]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[11] ),
        .I4(addra),
        .I5(data4[11]),
        .O(\reg3_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \read_data[12]_i_1__1 
       (.I0(no_att),
        .I1(\read_data_reg[0]_0 [0]),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[12]_i_2__1_n_0 ),
        .O(\read_data[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \read_data[12]_i_2__1 
       (.I0(\reg1_reg_n_0_[12] ),
        .I1(\read_data_reg[0]_1 ),
        .I2(\reg3_reg_n_0_[12] ),
        .I3(\read_data_reg[0]_0 [0]),
        .I4(addra),
        .I5(\reg2_reg_n_0_[12] ),
        .O(\read_data[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \read_data[13]_i_2__1 
       (.I0(\reg1_reg_n_0_[13] ),
        .I1(\read_data_reg[0]_1 ),
        .I2(\reg3_reg_n_0_[13] ),
        .I3(\read_data_reg[0]_0 [0]),
        .I4(addra),
        .I5(\reg2_reg_n_0_[13] ),
        .O(\reg1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \read_data[14]_i_2__1 
       (.I0(\reg1_reg_n_0_[14] ),
        .I1(\read_data_reg[0]_1 ),
        .I2(\reg3_reg_n_0_[14] ),
        .I3(\read_data_reg[0]_0 [0]),
        .I4(addra),
        .I5(\reg2_reg_n_0_[14] ),
        .O(\reg1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[1]_i_1__0 
       (.I0(data8[1]),
        .I1(alt),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[1]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[1]_i_3__1_n_0 ),
        .O(\read_data[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[1]_i_2__1 
       (.I0(\reg1_reg_n_0_[1] ),
        .I1(\noun_reg_n_0_[1] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[1] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[1] ),
        .O(\read_data[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[1]_i_3__1 
       (.I0(\reg3_reg_n_0_[1] ),
        .I1(data6[1]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[1] ),
        .I4(addra),
        .I5(data4[1]),
        .O(\read_data[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[2]_i_1__1 
       (.I0(data8[2]),
        .I1(tracker),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[2]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[2]_i_3__1_n_0 ),
        .O(\read_data[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[2]_i_2__1 
       (.I0(\reg1_reg_n_0_[2] ),
        .I1(\noun_reg_n_0_[2] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[2] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[2] ),
        .O(\read_data[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[2]_i_3__1 
       (.I0(\reg3_reg_n_0_[2] ),
        .I1(data6[2]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[2] ),
        .I4(addra),
        .I5(data4[2]),
        .O(\read_data[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \read_data[3]_i_1__1 
       (.I0(data8[3]),
        .I1(\read_data_reg[0]_1 ),
        .I2(\read_data_reg[3]_0 ),
        .I3(restart_ff_reg_n_0),
        .I4(\read_data_reg[0]_0 [1]),
        .I5(\read_data_reg[3]_i_2_n_0 ),
        .O(\read_data[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[3]_i_3__1 
       (.I0(\reg3_reg_n_0_[3] ),
        .I1(data6[3]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[3] ),
        .I4(addra),
        .I5(data4[3]),
        .O(\read_data[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[3]_i_4__1 
       (.I0(\reg1_reg_n_0_[3] ),
        .I1(\noun_reg_n_0_[3] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[3] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[3] ),
        .O(\read_data[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[4]_i_1__0 
       (.I0(data8[4]),
        .I1(prog_alarm_reg_n_0),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[4]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[4]_i_3__1_n_0 ),
        .O(\read_data[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[4]_i_2__1 
       (.I0(\reg1_reg_n_0_[4] ),
        .I1(\noun_reg_n_0_[4] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[4] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[4] ),
        .O(\read_data[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[4]_i_3__1 
       (.I0(\reg3_reg_n_0_[4] ),
        .I1(data6[4]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[4] ),
        .I4(addra),
        .I5(data4[4]),
        .O(\read_data[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[5]_i_1__0 
       (.I0(data8[5]),
        .I1(gimbal_lock),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[5]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[5]_i_3__1_n_0 ),
        .O(\read_data[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[5]_i_2__1 
       (.I0(\reg1_reg_n_0_[5] ),
        .I1(\noun_reg_n_0_[5] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[5] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[5] ),
        .O(\read_data[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[5]_i_3__1 
       (.I0(\reg3_reg_n_0_[5] ),
        .I1(data6[5]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[5] ),
        .I4(addra),
        .I5(data4[5]),
        .O(\read_data[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[6]_i_1__0 
       (.I0(data8[6]),
        .I1(\read_data_reg[9]_0 [0]),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[6]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[6]_i_3__1_n_0 ),
        .O(\read_data[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[6]_i_2__1 
       (.I0(\reg1_reg_n_0_[6] ),
        .I1(\noun_reg_n_0_[6] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[6] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[6] ),
        .O(\read_data[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[6]_i_3__1 
       (.I0(\reg3_reg_n_0_[6] ),
        .I1(data6[6]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[6] ),
        .I4(addra),
        .I5(data4[6]),
        .O(\read_data[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[7]_i_1__0 
       (.I0(data8[7]),
        .I1(prio_disp_reg_n_0),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[7]_i_2__0_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[7]_i_3__0_n_0 ),
        .O(\read_data[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[7]_i_2__0 
       (.I0(\reg1_reg_n_0_[7] ),
        .I1(\noun_reg_n_0_[7] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[7] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[7] ),
        .O(\read_data[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[7]_i_3__0 
       (.I0(\reg3_reg_n_0_[7] ),
        .I1(data6[7]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[7] ),
        .I4(addra),
        .I5(data4[7]),
        .O(\read_data[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[8]_i_1__0 
       (.I0(data8[8]),
        .I1(no_dap),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[8]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[8]_i_3__1_n_0 ),
        .O(\read_data[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[8]_i_2__1 
       (.I0(\reg1_reg_n_0_[8] ),
        .I1(\noun_reg_n_0_[8] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[8] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[8] ),
        .O(\read_data[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[8]_i_3__1 
       (.I0(\reg3_reg_n_0_[8] ),
        .I1(data6[8]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[8] ),
        .I4(addra),
        .I5(data4[8]),
        .O(\read_data[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[9]_i_1__0 
       (.I0(data8[9]),
        .I1(\read_data_reg[9]_0 [1]),
        .I2(\read_data_reg[0]_0 [1]),
        .I3(\read_data[9]_i_2__1_n_0 ),
        .I4(\read_data_reg[0]_1 ),
        .I5(\read_data[9]_i_4__0_n_0 ),
        .O(\read_data[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[9]_i_2__1 
       (.I0(\reg1_reg_n_0_[9] ),
        .I1(\noun_reg_n_0_[9] ),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\verb_reg_n_0_[9] ),
        .I4(addra),
        .I5(\prog_reg_n_0_[9] ),
        .O(\read_data[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data[9]_i_4__0 
       (.I0(\reg3_reg_n_0_[9] ),
        .I1(data6[9]),
        .I2(\read_data_reg[0]_0 [0]),
        .I3(\reg2_reg_n_0_[9] ),
        .I4(addra),
        .I5(data4[9]),
        .O(\read_data[9]_i_4__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[0]_i_1__1_n_0 ),
        .Q(\read_data_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data_reg[15]_2 [0]),
        .Q(\read_data_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data_reg[15]_2 [1]),
        .Q(\read_data_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[12]_i_1__1_n_0 ),
        .Q(\read_data_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data_reg[15]_2 [2]),
        .Q(\read_data_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data_reg[15]_2 [3]),
        .Q(\read_data_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data_reg[15]_2 [4]),
        .Q(\read_data_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[1]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[2]_i_1__1_n_0 ),
        .Q(\read_data_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[3]_i_1__1_n_0 ),
        .Q(\read_data_reg[15]_0 [3]));
  MUXF7 \read_data_reg[3]_i_2 
       (.I0(\read_data[3]_i_3__1_n_0 ),
        .I1(\read_data[3]_i_4__1_n_0 ),
        .O(\read_data_reg[3]_i_2_n_0 ),
        .S(\read_data_reg[0]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[4]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[5]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[6]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[7]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[8]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data_reg[15]_1 ),
        .CLR(read_done_reg_0),
        .D(\read_data[9]_i_1__0_n_0 ),
        .Q(\read_data_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(read_done_reg_0),
        .D(mon_dsky_read_en),
        .Q(read_done));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\reg1_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\reg1_reg[11]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\reg1_reg[11]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\reg1_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\reg1_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\reg1_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(data4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(data4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(data4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(data4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(data4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\reg1_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(data4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(data4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(data4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(data4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(data4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [10]),
        .Q(data4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [10]),
        .Q(data4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\reg1_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\reg1_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\reg1_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\reg1_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\reg1_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\reg1_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\reg1_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg1_reg[14]_1 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\reg1_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\reg2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\reg2_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\reg2_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\reg2_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\reg2_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\reg2_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(data6[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(data6[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(data6[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(data6[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(data6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\reg2_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(data6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(data6[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(data6[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(data6[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(data6[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [10]),
        .Q(data6[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [2]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [10]),
        .Q(data6[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\reg2_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\reg2_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\reg2_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\reg2_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\reg2_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\reg2_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\reg2_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\reg2_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\reg3_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\reg3_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\reg3_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\reg3_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\reg3_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\reg3_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(data8[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(data8[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(data8[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(data8[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(data8[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\reg3_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(data8[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(data8[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(data8[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(data8[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg2_reg[26]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(data8[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [10]),
        .Q(\reg3_reg[26]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [1]),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [10]),
        .Q(\reg3_reg[26]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\reg3_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\reg3_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\reg3_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\reg3_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\reg3_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\reg3_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\reg3_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg3_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\reg3_reg[14]_0 [0]),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\reg3_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    restart_ff_i_1
       (.I0(mgojam_IBUF),
        .I1(\keycode_reg[2]_0 [2]),
        .I2(\keycode_reg_n_0_[4] ),
        .I3(\keycode_reg[2]_0 [1]),
        .I4(\keycode_reg[2]_0 [0]),
        .I5(\keycode_reg_n_0_[3] ),
        .O(restart_ff));
  FDCE #(
    .INIT(1'b0)) 
    restart_ff_reg
       (.C(clk_IBUF_BUFG),
        .CE(restart_ff),
        .CLR(rst_n),
        .D(mgojam_IBUF),
        .Q(restart_ff_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rxor_32_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rxor_32_reg_1),
        .D(rxor_32_reg_0),
        .Q(rxor_32));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_p_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_p_reg[15]_1 [11]),
        .Q(\rywd_p_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_p_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_p_reg[15]_1 [12]),
        .Q(\rywd_p_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_p_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_p_reg[15]_1 [13]),
        .Q(\rywd_p_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_p_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_p_reg[15]_1 [14]),
        .Q(\rywd_p_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[0]_i_1 
       (.I0(\rywd_timer_reg[2]_0 ),
        .I1(prog1),
        .O(\rywd_timer[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[0]_i_10 
       (.I0(\rywd_timer_reg[14]_0 [0]),
        .I1(prog1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[0]_i_7 
       (.I0(\rywd_timer_reg[14]_0 [3]),
        .I1(prog1),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[0]_i_8 
       (.I0(\rywd_timer_reg[14]_0 [2]),
        .I1(prog1),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[0]_i_9 
       (.I0(\rywd_timer_reg[14]_0 [1]),
        .I1(prog1),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[12]_i_2 
       (.I0(rywd_timer_reg[15]),
        .I1(prog1),
        .O(\rywd_timer[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[12]_i_4 
       (.I0(rywd_timer_reg[13]),
        .I1(prog1),
        .O(\rywd_timer[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[12]_i_6 
       (.I0(rywd_timer_reg[15]),
        .I1(prog1),
        .O(\rywd_timer[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[12]_i_7 
       (.I0(\rywd_timer_reg[14]_0 [11]),
        .I1(prog1),
        .O(\rywd_timer[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[12]_i_8 
       (.I0(rywd_timer_reg[13]),
        .I1(prog1),
        .O(\rywd_timer[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[12]_i_9 
       (.I0(\rywd_timer_reg[14]_0 [10]),
        .I1(prog1),
        .O(\rywd_timer[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[16]_i_2 
       (.I0(rywd_timer_reg[17]),
        .I1(prog1),
        .O(\rywd_timer[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[16]_i_3 
       (.I0(rywd_timer_reg[16]),
        .I1(prog1),
        .O(\rywd_timer[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[16]_i_4 
       (.I0(rywd_timer_reg[18]),
        .I1(prog1),
        .O(\rywd_timer[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[16]_i_5 
       (.I0(rywd_timer_reg[17]),
        .I1(prog1),
        .O(\rywd_timer[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[16]_i_6 
       (.I0(rywd_timer_reg[16]),
        .I1(prog1),
        .O(\rywd_timer[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[4]_i_4 
       (.I0(rywd_timer_reg[5]),
        .I1(prog1),
        .O(\rywd_timer[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[4]_i_6 
       (.I0(\rywd_timer_reg[14]_0 [6]),
        .I1(prog1),
        .O(\rywd_timer[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[4]_i_7 
       (.I0(\rywd_timer_reg[14]_0 [5]),
        .I1(prog1),
        .O(\rywd_timer[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[4]_i_8 
       (.I0(rywd_timer_reg[5]),
        .I1(prog1),
        .O(\rywd_timer[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[4]_i_9 
       (.I0(\rywd_timer_reg[14]_0 [4]),
        .I1(prog1),
        .O(\rywd_timer[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rywd_timer[8]_i_5 
       (.I0(rywd_timer_reg[8]),
        .I1(prog1),
        .O(\rywd_timer[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[8]_i_6 
       (.I0(\rywd_timer_reg[14]_0 [9]),
        .I1(prog1),
        .O(\rywd_timer[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[8]_i_7 
       (.I0(\rywd_timer_reg[14]_0 [8]),
        .I1(prog1),
        .O(\rywd_timer[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \rywd_timer[8]_i_8 
       (.I0(\rywd_timer_reg[14]_0 [7]),
        .I1(prog1),
        .O(\rywd_timer[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rywd_timer[8]_i_9 
       (.I0(rywd_timer_reg[8]),
        .I1(prog1),
        .O(\rywd_timer[8]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(O[0]),
        .Q(\rywd_timer_reg[14]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[8]_i_1_n_5 ),
        .Q(\rywd_timer_reg[14]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[8]_i_1_n_4 ),
        .Q(\rywd_timer_reg[14]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[12]_i_1_n_7 ),
        .Q(\rywd_timer_reg[14]_0 [10]));
  CARRY4 \rywd_timer_reg[12]_i_1 
       (.CI(\rywd_timer_reg[8]_i_1_n_0 ),
        .CO({\rywd_timer_reg[12]_i_1_n_0 ,\rywd_timer_reg[12]_i_1_n_1 ,\rywd_timer_reg[12]_i_1_n_2 ,\rywd_timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rywd_timer[12]_i_2_n_0 ,DI[1],\rywd_timer[12]_i_4_n_0 ,DI[0]}),
        .O({\rywd_timer_reg[12]_i_1_n_4 ,\rywd_timer_reg[12]_i_1_n_5 ,\rywd_timer_reg[12]_i_1_n_6 ,\rywd_timer_reg[12]_i_1_n_7 }),
        .S({\rywd_timer[12]_i_6_n_0 ,\rywd_timer[12]_i_7_n_0 ,\rywd_timer[12]_i_8_n_0 ,\rywd_timer[12]_i_9_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[12]_i_1_n_6 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[12]_i_1_n_5 ),
        .Q(\rywd_timer_reg[14]_0 [11]));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[12]_i_1_n_4 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[15]));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[16]_i_1_n_7 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[16]));
  CARRY4 \rywd_timer_reg[16]_i_1 
       (.CI(\rywd_timer_reg[12]_i_1_n_0 ),
        .CO({\NLW_rywd_timer_reg[16]_i_1_CO_UNCONNECTED [3:2],\rywd_timer_reg[16]_i_1_n_2 ,\rywd_timer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\rywd_timer[16]_i_2_n_0 ,\rywd_timer[16]_i_3_n_0 }),
        .O({\NLW_rywd_timer_reg[16]_i_1_O_UNCONNECTED [3],\rywd_timer_reg[16]_i_1_n_5 ,\rywd_timer_reg[16]_i_1_n_6 ,\rywd_timer_reg[16]_i_1_n_7 }),
        .S({1'b0,\rywd_timer[16]_i_4_n_0 ,\rywd_timer[16]_i_5_n_0 ,\rywd_timer[16]_i_6_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[16]_i_1_n_6 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[17]));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[16]_i_1_n_5 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(O[1]),
        .Q(\rywd_timer_reg[14]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(O[2]),
        .Q(\rywd_timer_reg[14]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(O[3]),
        .Q(\rywd_timer_reg[14]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[4]_i_1_n_7 ),
        .Q(\rywd_timer_reg[14]_0 [4]));
  CARRY4 \rywd_timer_reg[4]_i_1 
       (.CI(CO),
        .CO({\rywd_timer_reg[4]_i_1_n_0 ,\rywd_timer_reg[4]_i_1_n_1 ,\rywd_timer_reg[4]_i_1_n_2 ,\rywd_timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rywd_timer_reg[7]_0 [2:1],\rywd_timer[4]_i_4_n_0 ,\rywd_timer_reg[7]_0 [0]}),
        .O({\rywd_timer_reg[4]_i_1_n_4 ,\rywd_timer_reg[4]_i_1_n_5 ,\rywd_timer_reg[4]_i_1_n_6 ,\rywd_timer_reg[4]_i_1_n_7 }),
        .S({\rywd_timer[4]_i_6_n_0 ,\rywd_timer[4]_i_7_n_0 ,\rywd_timer[4]_i_8_n_0 ,\rywd_timer[4]_i_9_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[4]_i_1_n_6 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[4]_i_1_n_5 ),
        .Q(\rywd_timer_reg[14]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[4]_i_1_n_4 ),
        .Q(\rywd_timer_reg[14]_0 [6]));
  FDPE #(
    .INIT(1'b1)) 
    \rywd_timer_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .D(\rywd_timer_reg[8]_i_1_n_7 ),
        .PRE(\rywd_timer_reg[3]_0 ),
        .Q(rywd_timer_reg[8]));
  CARRY4 \rywd_timer_reg[8]_i_1 
       (.CI(\rywd_timer_reg[4]_i_1_n_0 ),
        .CO({\rywd_timer_reg[8]_i_1_n_0 ,\rywd_timer_reg[8]_i_1_n_1 ,\rywd_timer_reg[8]_i_1_n_2 ,\rywd_timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rywd_timer_reg[11]_0 ,\rywd_timer[8]_i_5_n_0 }),
        .O({\rywd_timer_reg[8]_i_1_n_4 ,\rywd_timer_reg[8]_i_1_n_5 ,\rywd_timer_reg[8]_i_1_n_6 ,\rywd_timer_reg[8]_i_1_n_7 }),
        .S({\rywd_timer[8]_i_6_n_0 ,\rywd_timer[8]_i_7_n_0 ,\rywd_timer[8]_i_8_n_0 ,\rywd_timer[8]_i_9_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \rywd_timer_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rywd_timer[0]_i_1_n_0 ),
        .CLR(\rywd_timer_reg[3]_0 ),
        .D(\rywd_timer_reg[8]_i_1_n_6 ),
        .Q(\rywd_timer_reg[14]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    tracker_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(tracker));
  LUT1 #(
    .INIT(2'h1)) 
    \val[3]_i_2 
       (.I0(rst_n_IBUF),
        .O(rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    vel_i_3
       (.I0(\rywd_timer_reg[14]_0 [2]),
        .I1(\rywd_timer_reg[14]_0 [3]),
        .I2(\rywd_timer_reg[14]_0 [1]),
        .I3(vel_i_5_n_0),
        .I4(vel_i_6_n_0),
        .O(\rywd_timer_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    vel_i_5
       (.I0(\rywd_timer_reg[14]_0 [11]),
        .I1(rywd_timer_reg[15]),
        .I2(\rywd_timer_reg[14]_0 [10]),
        .I3(rywd_timer_reg[13]),
        .I4(vel_i_7_n_0),
        .O(vel_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    vel_i_6
       (.I0(\rywd_timer_reg[14]_0 [5]),
        .I1(\rywd_timer_reg[14]_0 [6]),
        .I2(\rywd_timer_reg[14]_0 [4]),
        .I3(rywd_timer_reg[5]),
        .I4(vel_i_8_n_0),
        .O(vel_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    vel_i_7
       (.I0(rywd_timer_reg[17]),
        .I1(rywd_timer_reg[16]),
        .I2(\rywd_timer_reg[14]_0 [0]),
        .I3(rywd_timer_reg[18]),
        .O(vel_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    vel_i_8
       (.I0(\rywd_timer_reg[14]_0 [7]),
        .I1(rywd_timer_reg[8]),
        .I2(\rywd_timer_reg[14]_0 [9]),
        .I3(\rywd_timer_reg[14]_0 [8]),
        .O(vel_i_8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    vel_reg
       (.C(clk_IBUF_BUFG),
        .CE(prio_disp),
        .CLR(rst_n),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(vel));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [0]),
        .Q(\verb_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [1]),
        .Q(\verb_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [2]),
        .Q(\verb_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [3]),
        .Q(\verb_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [4]),
        .Q(\verb_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [5]),
        .Q(\verb_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [6]),
        .Q(\verb_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [7]),
        .Q(\verb_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [8]),
        .Q(\verb_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \verb_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\verb_reg[9]_0 ),
        .CLR(rst_n_0),
        .D(\rywd_p_reg[15]_1 [9]),
        .Q(\verb_reg_n_0_[9] ));
endmodule

(* HW_HANDOFF = "monitor_ps.hwdef" *) 
module monitor_ps
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire NLW_processing_system7_0_FCLK_CLK0_UNCONNECTED;
  wire NLW_processing_system7_0_FCLK_RESET0_N_UNCONNECTED;
  wire NLW_processing_system7_0_UART0_TX_UNCONNECTED;

  (* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2018.2" *) 
  monitor_ps_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(NLW_processing_system7_0_FCLK_CLK0_UNCONNECTED),
        .FCLK_RESET0_N(NLW_processing_system7_0_FCLK_RESET0_N_UNCONNECTED),
        .MIO(FIXED_IO_mio),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_processing_system7_0_UART0_TX_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "monitor_ps_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2018.2" *) 
module monitor_ps_processing_system7_0_0
   (UART0_TX,
    UART0_RX,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* X_INTERFACE_INFO = "xilinx.com:interface:uart:1.0 UART_0 TxD" *) output UART0_TX;
  (* X_INTERFACE_INFO = "xilinx.com:interface:uart:1.0 UART_0 RxD" *) input UART0_RX;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FCLK_CLK0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN monitor_ps_processing_system7_0_0_FCLK_CLK0" *) output FCLK_CLK0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FCLK_RESET0_N, POLARITY ACTIVE_LOW" *) output FCLK_RESET0_N;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11" *) inout [3:0]DDR_DQS;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [53:0]MIO;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire UART0_RX;
  wire UART0_TX;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_WVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP0_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP0_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP0_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP0_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP0_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP0_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP0_WSTRB_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB0_PORT_INDCTL_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "TRUE" *) 
  (* C_FCLK_CLK1_BUF = "FALSE" *) 
  (* C_FCLK_CLK2_BUF = "FALSE" *) 
  (* C_FCLK_CLK3_BUF = "FALSE" *) 
  (* C_GP0_EN_MODIFIABLE_TXN = "1" *) 
  (* C_GP1_EN_MODIFIABLE_TXN = "1" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "1" *) 
  (* C_PACKAGE_NAME = "clg484" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "0" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "monitor_ps_processing_system7_0_0.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={16} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={UART} ioStandard={} bidis={0} ioBank={} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1600.000} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  monitor_ps_processing_system7_0_0__processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(1'b0),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(1'b0),
        .M_AXI_GP0_ARADDR(NLW_inst_M_AXI_GP0_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP0_ARBURST(NLW_inst_M_AXI_GP0_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP0_ARCACHE(NLW_inst_M_AXI_GP0_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(NLW_inst_M_AXI_GP0_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP0_ARLEN(NLW_inst_M_AXI_GP0_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARLOCK(NLW_inst_M_AXI_GP0_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP0_ARPROT(NLW_inst_M_AXI_GP0_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP0_ARQOS(NLW_inst_M_AXI_GP0_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP0_ARREADY(1'b0),
        .M_AXI_GP0_ARSIZE(NLW_inst_M_AXI_GP0_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP0_ARVALID(NLW_inst_M_AXI_GP0_ARVALID_UNCONNECTED),
        .M_AXI_GP0_AWADDR(NLW_inst_M_AXI_GP0_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP0_AWBURST(NLW_inst_M_AXI_GP0_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP0_AWCACHE(NLW_inst_M_AXI_GP0_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWID(NLW_inst_M_AXI_GP0_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP0_AWLEN(NLW_inst_M_AXI_GP0_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWLOCK(NLW_inst_M_AXI_GP0_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP0_AWPROT(NLW_inst_M_AXI_GP0_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP0_AWQOS(NLW_inst_M_AXI_GP0_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP0_AWREADY(1'b0),
        .M_AXI_GP0_AWSIZE(NLW_inst_M_AXI_GP0_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP0_AWVALID(NLW_inst_M_AXI_GP0_AWVALID_UNCONNECTED),
        .M_AXI_GP0_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP0_BREADY(NLW_inst_M_AXI_GP0_BREADY_UNCONNECTED),
        .M_AXI_GP0_BRESP({1'b0,1'b0}),
        .M_AXI_GP0_BVALID(1'b0),
        .M_AXI_GP0_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP0_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP0_RLAST(1'b0),
        .M_AXI_GP0_RREADY(NLW_inst_M_AXI_GP0_RREADY_UNCONNECTED),
        .M_AXI_GP0_RRESP({1'b0,1'b0}),
        .M_AXI_GP0_RVALID(1'b0),
        .M_AXI_GP0_WDATA(NLW_inst_M_AXI_GP0_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP0_WID(NLW_inst_M_AXI_GP0_WID_UNCONNECTED[11:0]),
        .M_AXI_GP0_WLAST(NLW_inst_M_AXI_GP0_WLAST_UNCONNECTED),
        .M_AXI_GP0_WREADY(1'b0),
        .M_AXI_GP0_WSTRB(NLW_inst_M_AXI_GP0_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP0_WVALID(NLW_inst_M_AXI_GP0_WVALID_UNCONNECTED),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(NLW_inst_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_inst_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_inst_TTC0_WAVE2_OUT_UNCONNECTED),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(UART0_RX),
        .UART0_TX(UART0_TX),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(NLW_inst_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_inst_USB0_VBUS_PWRSELECT_UNCONNECTED),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "TRUE" *) 
(* C_FCLK_CLK1_BUF = "FALSE" *) (* C_FCLK_CLK2_BUF = "FALSE" *) (* C_FCLK_CLK3_BUF = "FALSE" *) 
(* C_GP0_EN_MODIFIABLE_TXN = "1" *) (* C_GP1_EN_MODIFIABLE_TXN = "1" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
(* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
(* C_NUM_F2P_INTR_INPUTS = "1" *) (* C_PACKAGE_NAME = "clg484" *) (* C_PS7_SI_REV = "PRODUCTION" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
(* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) 
(* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "0" *) (* C_USE_M_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_HP0 = "0" *) (* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "0" *) 
(* C_USE_S_AXI_HP3 = "0" *) (* HW_HANDOFF = "monitor_ps_processing_system7_0_0.hwdef" *) (* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) 
(* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={16} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={UART} ioStandard={} bidis={0} ioBank={} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS33} bidis={6} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1600.000} />/>" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module monitor_ps_processing_system7_0_0__processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire \<const1> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [0:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]\^M_AXI_GP0_ARCACHE ;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]\^M_AXI_GP0_AWCACHE ;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]\^M_AXI_GP1_ARCACHE ;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]\^M_AXI_GP1_AWCACHE ;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire [3:0]SDIO0_DATA_T_n;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire [3:0]SDIO1_DATA_T_n;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [63:0]gpio_out_t_n;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP0ARCACHE_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP0AWCACHE_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP1ARCACHE_UNCONNECTED;
  wire [1:1]NLW_PS7_i_MAXIGP1AWCACHE_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARCACHE[3:2] = \^M_AXI_GP0_ARCACHE [3:2];
  assign M_AXI_GP0_ARCACHE[1] = \<const1> ;
  assign M_AXI_GP0_ARCACHE[0] = \^M_AXI_GP0_ARCACHE [0];
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWCACHE[3:2] = \^M_AXI_GP0_AWCACHE [3:2];
  assign M_AXI_GP0_AWCACHE[1] = \<const1> ;
  assign M_AXI_GP0_AWCACHE[0] = \^M_AXI_GP0_AWCACHE [0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARCACHE[3:2] = \^M_AXI_GP1_ARCACHE [3:2];
  assign M_AXI_GP1_ARCACHE[1] = \<const1> ;
  assign M_AXI_GP1_ARCACHE[0] = \^M_AXI_GP1_ARCACHE [0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWCACHE[3:2] = \^M_AXI_GP1_AWCACHE [3:2];
  assign M_AXI_GP1_AWCACHE[1] = \<const1> ;
  assign M_AXI_GP1_AWCACHE[0] = \^M_AXI_GP1_AWCACHE [0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* box_type = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(gpio_out_t_n[0]),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(gpio_out_t_n[10]),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(gpio_out_t_n[11]),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(gpio_out_t_n[12]),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(gpio_out_t_n[13]),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(gpio_out_t_n[14]),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(gpio_out_t_n[15]),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(gpio_out_t_n[16]),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(gpio_out_t_n[17]),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(gpio_out_t_n[18]),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(gpio_out_t_n[19]),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(gpio_out_t_n[1]),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(gpio_out_t_n[20]),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(gpio_out_t_n[21]),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(gpio_out_t_n[22]),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(gpio_out_t_n[23]),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(gpio_out_t_n[24]),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(gpio_out_t_n[25]),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(gpio_out_t_n[26]),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(gpio_out_t_n[27]),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(gpio_out_t_n[28]),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(gpio_out_t_n[29]),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(gpio_out_t_n[2]),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(gpio_out_t_n[30]),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(gpio_out_t_n[31]),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(gpio_out_t_n[32]),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(gpio_out_t_n[33]),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(gpio_out_t_n[34]),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(gpio_out_t_n[35]),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(gpio_out_t_n[36]),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(gpio_out_t_n[37]),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(gpio_out_t_n[38]),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(gpio_out_t_n[39]),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(gpio_out_t_n[3]),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(gpio_out_t_n[40]),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(gpio_out_t_n[41]),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(gpio_out_t_n[42]),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(gpio_out_t_n[43]),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(gpio_out_t_n[44]),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(gpio_out_t_n[45]),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(gpio_out_t_n[46]),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(gpio_out_t_n[47]),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(gpio_out_t_n[48]),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(gpio_out_t_n[49]),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(gpio_out_t_n[4]),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(gpio_out_t_n[50]),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(gpio_out_t_n[51]),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(gpio_out_t_n[52]),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(gpio_out_t_n[53]),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(gpio_out_t_n[54]),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(gpio_out_t_n[55]),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[56]_INST_0 
       (.I0(gpio_out_t_n[56]),
        .O(GPIO_T[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[57]_INST_0 
       (.I0(gpio_out_t_n[57]),
        .O(GPIO_T[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[58]_INST_0 
       (.I0(gpio_out_t_n[58]),
        .O(GPIO_T[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[59]_INST_0 
       (.I0(gpio_out_t_n[59]),
        .O(GPIO_T[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(gpio_out_t_n[5]),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[60]_INST_0 
       (.I0(gpio_out_t_n[60]),
        .O(GPIO_T[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[61]_INST_0 
       (.I0(gpio_out_t_n[61]),
        .O(GPIO_T[61]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[62]_INST_0 
       (.I0(gpio_out_t_n[62]),
        .O(GPIO_T[62]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[63]_INST_0 
       (.I0(gpio_out_t_n[63]),
        .O(GPIO_T[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(gpio_out_t_n[6]),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(gpio_out_t_n[7]),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(gpio_out_t_n[8]),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(gpio_out_t_n[9]),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* box_type = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(gpio_out_t_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(SDIO0_DATA_T_n),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN(SDIO1_DATA_T_n),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK1,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(\^M_AXI_GP0_ARCACHE ),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(\^M_AXI_GP0_AWCACHE ),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(\^M_AXI_GP1_ARCACHE ),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(\^M_AXI_GP1_AWCACHE ),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* box_type = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(SDIO0_DATA_T_n[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(SDIO0_DATA_T_n[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(SDIO0_DATA_T_n[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(SDIO0_DATA_T_n[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(SDIO1_DATA_T_n[0]),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(SDIO1_DATA_T_n[1]),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(SDIO1_DATA_T_n[2]),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(SDIO1_DATA_T_n[3]),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  VCC VCC
       (.P(\<const1> ));
  (* box_type = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* box_type = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

module monitor_ps_wrapper
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;

  (* HW_HANDOFF = "monitor_ps.hwdef" *) 
  monitor_ps monitor_ps_i
       (.DDR_addr(DDR_addr),
        .DDR_ba(DDR_ba),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm),
        .DDR_dq(DDR_dq),
        .DDR_dqs_n(DDR_dqs_n),
        .DDR_dqs_p(DDR_dqs_p),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb));
endmodule

module monitor_regs
   (\val_reg[3] ,
    rst_n,
    \val_reg[2] ,
    \val_reg[1] ,
    i,
    wp,
    p_match,
    data12,
    rst_n_0,
    read_en_q,
    addrb,
    Q,
    \val_reg[16] ,
    \s_mct_reg[2] ,
    p_match_reg_0,
    \val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    \val_reg[16]_3 ,
    \val_reg[16]_4 ,
    \val_reg[16]_5 ,
    \active_cmd_reg[18] ,
    \val_reg[5] ,
    \active_cmd_reg[18]_0 ,
    \active_cmd_reg[18]_1 ,
    \val_reg[12] ,
    \val_reg[12]_0 ,
    \val_reg[11] ,
    \val_reg[11]_0 ,
    \val_reg[10] ,
    \val_reg[10]_0 ,
    \val_reg[9] ,
    \val_reg[9]_0 ,
    \val_reg[8] ,
    \val_reg[8]_0 ,
    \val_reg[7] ,
    \val_reg[7]_0 ,
    \val_reg[6] ,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \active_cmd_reg[18]_2 ,
    \active_cmd_reg[18]_3 ,
    \active_cmd_reg[18]_4 ,
    \active_cmd_reg[18]_5 ,
    \val_reg[5]_1 ,
    \val_reg[9]_1 ,
    \val_reg[2]_0 ,
    \val_reg[4] ,
    \val_reg[5]_2 ,
    \val_reg[3]_0 ,
    \val_reg[2]_1 ,
    \val_reg[3]_1 ,
    \val_reg[1]_0 ,
    \val_reg[1]_1 ,
    \val_reg[3]_2 ,
    \val_reg[3]_3 ,
    \val_reg[1]_2 ,
    \val_reg[5]_3 ,
    \val_reg[5]_4 ,
    \val_reg[3]_4 ,
    \val_reg[3]_5 ,
    \val_reg[1]_3 ,
    \val_reg[5]_5 ,
    chan772,
    D,
    \val_reg[9]_2 ,
    \val_reg[7]_1 ,
    \val_reg[7]_2 ,
    \val_reg[3]_6 ,
    \sq_reg[15]_0 ,
    \val_reg[8]_1 ,
    \sq_reg[14]_0 ,
    E,
    \out_reg[12] ,
    \monwt_sr_reg[0]_0 ,
    \val_reg[16]_6 ,
    \val_reg[16]_7 ,
    \val_reg[3]_7 ,
    clk_IBUF_BUFG,
    \val_reg[2]_2 ,
    \val_reg[1]_4 ,
    \st_reg[3]_0 ,
    \st_reg[2]_0 ,
    \st_reg[1]_0 ,
    \wp_reg[1]_0 ,
    \wp_reg[0]_0 ,
    p_match_reg_1,
    p_match_reg_2,
    \gp_reg[1]_0 ,
    \gp_reg[0]_0 ,
    read_en_q_reg_0,
    \s_mct_reg[3] ,
    monwt_db,
    rst_n_IBUF,
    \val_reg[16]_8 ,
    \val_reg[12]_1 ,
    \val_reg[12]_2 ,
    \val_reg[14] ,
    \val_reg[13] ,
    \val_reg[12]_3 ,
    \val_reg[11]_1 ,
    \val_reg[10]_1 ,
    \val_reg[9]_3 ,
    \val_reg[8]_2 ,
    \val_reg[7]_3 ,
    \val_reg[6]_1 ,
    \val_reg[5]_6 ,
    \val_reg[4]_0 ,
    \val_reg[3]_8 ,
    \val_reg[2]_3 ,
    \val_reg[1]_5 ,
    mwg_db,
    w_mode,
    read_msg_queue_i_76,
    \val_reg[1]_6 ,
    fext,
    mrchg,
    msqext_db,
    rxor_32_reg,
    \FSM_sequential_state[2]_i_2_0 ,
    \writeback_eaddr_reg[1] ,
    \writeback_eaddr_reg[1]_0 ,
    mamu_pp,
    \writeback_eaddr_reg[1]_1 ,
    \writeback_eaddr_reg[1]_2 ,
    rxor_32,
    \val_reg[1]_7 ,
    \val_reg[5]_7 ,
    \val_reg[16]_9 ,
    \sq_reg[10]_0 ,
    \sq_reg[15]_1 ,
    \br_reg[2]_0 ,
    \br_reg[1]_0 ,
    \val_reg[16]_10 ,
    \val_reg[16]_11 ,
    \val_reg[16]_12 ,
    \val_reg[16]_13 ,
    \val_reg[1]_8 ,
    \val_reg[16]_14 ,
    \val_reg[16]_15 ,
    \val_reg[16]_16 ,
    \val_reg[16]_17 ,
    \val_reg[16]_18 ,
    \val_reg[1]_9 ,
    \val_reg[16]_19 ,
    \val_reg[16]_20 ,
    \val_reg[16]_21 ,
    \next_s_reg[12]_0 );
  output \val_reg[3] ;
  output rst_n;
  output \val_reg[2] ;
  output \val_reg[1] ;
  output [4:0]i;
  output [1:0]wp;
  output p_match;
  output [1:0]data12;
  output rst_n_0;
  output read_en_q;
  output [15:0]addrb;
  output [1:0]Q;
  output [14:0]\val_reg[16] ;
  output [1:0]\s_mct_reg[2] ;
  output p_match_reg_0;
  output \val_reg[16]_0 ;
  output [15:0]\val_reg[16]_1 ;
  output [15:0]\val_reg[16]_2 ;
  output [15:0]\val_reg[16]_3 ;
  output [15:0]\val_reg[16]_4 ;
  output [15:0]\val_reg[16]_5 ;
  output \active_cmd_reg[18] ;
  output [4:0]\val_reg[5] ;
  output \active_cmd_reg[18]_0 ;
  output \active_cmd_reg[18]_1 ;
  output \val_reg[12] ;
  output \val_reg[12]_0 ;
  output \val_reg[11] ;
  output \val_reg[11]_0 ;
  output \val_reg[10] ;
  output \val_reg[10]_0 ;
  output \val_reg[9] ;
  output \val_reg[9]_0 ;
  output \val_reg[8] ;
  output \val_reg[8]_0 ;
  output \val_reg[7] ;
  output \val_reg[7]_0 ;
  output \val_reg[6] ;
  output \val_reg[6]_0 ;
  output \val_reg[5]_0 ;
  output \active_cmd_reg[18]_2 ;
  output \active_cmd_reg[18]_3 ;
  output \active_cmd_reg[18]_4 ;
  output \active_cmd_reg[18]_5 ;
  output [0:0]\val_reg[5]_1 ;
  output \val_reg[9]_1 ;
  output [0:0]\val_reg[2]_0 ;
  output [0:0]\val_reg[4] ;
  output [0:0]\val_reg[5]_2 ;
  output [0:0]\val_reg[3]_0 ;
  output [0:0]\val_reg[2]_1 ;
  output [0:0]\val_reg[3]_1 ;
  output [0:0]\val_reg[1]_0 ;
  output [0:0]\val_reg[1]_1 ;
  output [0:0]\val_reg[3]_2 ;
  output [0:0]\val_reg[3]_3 ;
  output [0:0]\val_reg[1]_2 ;
  output [0:0]\val_reg[5]_3 ;
  output [0:0]\val_reg[5]_4 ;
  output [0:0]\val_reg[3]_4 ;
  output \val_reg[3]_5 ;
  output \val_reg[1]_3 ;
  output \val_reg[5]_5 ;
  output chan772;
  output [2:0]D;
  output \val_reg[9]_2 ;
  output [0:0]\val_reg[7]_1 ;
  output \val_reg[7]_2 ;
  output \val_reg[3]_6 ;
  output [5:0]\sq_reg[15]_0 ;
  output \val_reg[8]_1 ;
  output \sq_reg[14]_0 ;
  output [0:0]E;
  output \out_reg[12] ;
  output \monwt_sr_reg[0]_0 ;
  output [15:0]\val_reg[16]_6 ;
  output [15:0]\val_reg[16]_7 ;
  input \val_reg[3]_7 ;
  input clk_IBUF_BUFG;
  input \val_reg[2]_2 ;
  input \val_reg[1]_4 ;
  input \st_reg[3]_0 ;
  input \st_reg[2]_0 ;
  input \st_reg[1]_0 ;
  input \wp_reg[1]_0 ;
  input \wp_reg[0]_0 ;
  input p_match_reg_1;
  input p_match_reg_2;
  input \gp_reg[1]_0 ;
  input \gp_reg[0]_0 ;
  input read_en_q_reg_0;
  input \s_mct_reg[3] ;
  input monwt_db;
  input rst_n_IBUF;
  input [15:0]\val_reg[16]_8 ;
  input \val_reg[12]_1 ;
  input \val_reg[12]_2 ;
  input \val_reg[14] ;
  input \val_reg[13] ;
  input \val_reg[12]_3 ;
  input \val_reg[11]_1 ;
  input \val_reg[10]_1 ;
  input \val_reg[9]_3 ;
  input \val_reg[8]_2 ;
  input \val_reg[7]_3 ;
  input \val_reg[6]_1 ;
  input \val_reg[5]_6 ;
  input \val_reg[4]_0 ;
  input \val_reg[3]_8 ;
  input \val_reg[2]_3 ;
  input \val_reg[1]_5 ;
  input mwg_db;
  input [0:0]w_mode;
  input [2:0]read_msg_queue_i_76;
  input \val_reg[1]_6 ;
  input [7:5]fext;
  input mrchg;
  input msqext_db;
  input [1:0]rxor_32_reg;
  input [0:0]\FSM_sequential_state[2]_i_2_0 ;
  input \writeback_eaddr_reg[1] ;
  input \writeback_eaddr_reg[1]_0 ;
  input mamu_pp;
  input \writeback_eaddr_reg[1]_1 ;
  input \writeback_eaddr_reg[1]_2 ;
  input rxor_32;
  input [0:0]\val_reg[1]_7 ;
  input [4:0]\val_reg[5]_7 ;
  input [0:0]\val_reg[16]_9 ;
  input [0:0]\sq_reg[10]_0 ;
  input [5:0]\sq_reg[15]_1 ;
  input \br_reg[2]_0 ;
  input \br_reg[1]_0 ;
  input [0:0]\val_reg[16]_10 ;
  input [15:0]\val_reg[16]_11 ;
  input [0:0]\val_reg[16]_12 ;
  input [15:0]\val_reg[16]_13 ;
  input [0:0]\val_reg[1]_8 ;
  input [15:0]\val_reg[16]_14 ;
  input [0:0]\val_reg[16]_15 ;
  input [15:0]\val_reg[16]_16 ;
  input [0:0]\val_reg[16]_17 ;
  input [15:0]\val_reg[16]_18 ;
  input [0:0]\val_reg[1]_9 ;
  input [15:0]\val_reg[16]_19 ;
  input [0:0]\val_reg[16]_20 ;
  input [15:0]\val_reg[16]_21 ;
  input [0:0]\next_s_reg[12]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state[2]_i_2_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire [1:0]Q;
  wire \active_cmd_reg[18] ;
  wire \active_cmd_reg[18]_0 ;
  wire \active_cmd_reg[18]_1 ;
  wire \active_cmd_reg[18]_2 ;
  wire \active_cmd_reg[18]_3 ;
  wire \active_cmd_reg[18]_4 ;
  wire \active_cmd_reg[18]_5 ;
  wire [15:0]addrb;
  wire \br_reg[1]_0 ;
  wire \br_reg[2]_0 ;
  wire chan772;
  wire clk_IBUF_BUFG;
  wire [1:0]data12;
  wire editing_n_0;
  wire editing_n_1;
  wire editing_n_10;
  wire editing_n_11;
  wire editing_n_12;
  wire editing_n_13;
  wire editing_n_2;
  wire editing_n_3;
  wire editing_n_4;
  wire editing_n_5;
  wire editing_n_6;
  wire editing_n_7;
  wire editing_n_8;
  wire editing_n_9;
  wire [7:5]fext;
  wire \gp_reg[0]_0 ;
  wire \gp_reg[1]_0 ;
  wire [4:0]i;
  wire mamu_pp;
  wire monwt_db;
  wire [1:0]monwt_sr;
  wire \monwt_sr_reg[0]_0 ;
  wire mrchg;
  wire msqext_db;
  wire mwg_db;
  wire mws_adv_i_1_n_0;
  wire mws_adv_reg_n_0;
  wire [12:1]next_s;
  wire [0:0]\next_s_reg[12]_0 ;
  wire \out_reg[12] ;
  wire p_match;
  wire p_match_reg_0;
  wire p_match_reg_1;
  wire p_match_reg_2;
  wire read_en_q;
  wire read_en_q_reg_0;
  wire [2:0]read_msg_queue_i_76;
  wire reg_g_n_17;
  wire reg_g_n_18;
  wire reg_g_n_19;
  wire reg_g_n_2;
  wire reg_g_n_27;
  wire reg_g_n_28;
  wire reg_g_n_29;
  wire reg_g_n_30;
  wire reg_s_n_0;
  wire reg_s_n_1;
  wire reg_s_n_10;
  wire reg_s_n_11;
  wire reg_s_n_2;
  wire reg_s_n_3;
  wire reg_s_n_4;
  wire reg_s_n_5;
  wire reg_s_n_6;
  wire reg_s_n_7;
  wire reg_s_n_8;
  wire reg_s_n_9;
  wire reg_z_n_0;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_IBUF;
  wire rxor_32;
  wire [1:0]rxor_32_reg;
  wire s_adv_pending;
  wire s_adv_pending_i_1_n_0;
  wire [1:0]\s_mct_reg[2] ;
  wire \s_mct_reg[3] ;
  wire [0:0]\sq_reg[10]_0 ;
  wire \sq_reg[14]_0 ;
  wire [5:0]\sq_reg[15]_0 ;
  wire [5:0]\sq_reg[15]_1 ;
  wire \st_reg[1]_0 ;
  wire \st_reg[2]_0 ;
  wire \st_reg[3]_0 ;
  wire \val_reg[10] ;
  wire \val_reg[10]_0 ;
  wire \val_reg[10]_1 ;
  wire \val_reg[11] ;
  wire \val_reg[11]_0 ;
  wire \val_reg[11]_1 ;
  wire \val_reg[12] ;
  wire \val_reg[12]_0 ;
  wire \val_reg[12]_1 ;
  wire \val_reg[12]_2 ;
  wire \val_reg[12]_3 ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire [14:0]\val_reg[16] ;
  wire \val_reg[16]_0 ;
  wire [15:0]\val_reg[16]_1 ;
  wire [0:0]\val_reg[16]_10 ;
  wire [15:0]\val_reg[16]_11 ;
  wire [0:0]\val_reg[16]_12 ;
  wire [15:0]\val_reg[16]_13 ;
  wire [15:0]\val_reg[16]_14 ;
  wire [0:0]\val_reg[16]_15 ;
  wire [15:0]\val_reg[16]_16 ;
  wire [0:0]\val_reg[16]_17 ;
  wire [15:0]\val_reg[16]_18 ;
  wire [15:0]\val_reg[16]_19 ;
  wire [15:0]\val_reg[16]_2 ;
  wire [0:0]\val_reg[16]_20 ;
  wire [15:0]\val_reg[16]_21 ;
  wire [15:0]\val_reg[16]_3 ;
  wire [15:0]\val_reg[16]_4 ;
  wire [15:0]\val_reg[16]_5 ;
  wire [15:0]\val_reg[16]_6 ;
  wire [15:0]\val_reg[16]_7 ;
  wire [15:0]\val_reg[16]_8 ;
  wire [0:0]\val_reg[16]_9 ;
  wire \val_reg[1] ;
  wire [0:0]\val_reg[1]_0 ;
  wire [0:0]\val_reg[1]_1 ;
  wire [0:0]\val_reg[1]_2 ;
  wire \val_reg[1]_3 ;
  wire \val_reg[1]_4 ;
  wire \val_reg[1]_5 ;
  wire \val_reg[1]_6 ;
  wire [0:0]\val_reg[1]_7 ;
  wire [0:0]\val_reg[1]_8 ;
  wire [0:0]\val_reg[1]_9 ;
  wire \val_reg[2] ;
  wire [0:0]\val_reg[2]_0 ;
  wire [0:0]\val_reg[2]_1 ;
  wire \val_reg[2]_2 ;
  wire \val_reg[2]_3 ;
  wire \val_reg[3] ;
  wire [0:0]\val_reg[3]_0 ;
  wire [0:0]\val_reg[3]_1 ;
  wire [0:0]\val_reg[3]_2 ;
  wire [0:0]\val_reg[3]_3 ;
  wire [0:0]\val_reg[3]_4 ;
  wire \val_reg[3]_5 ;
  wire \val_reg[3]_6 ;
  wire \val_reg[3]_7 ;
  wire \val_reg[3]_8 ;
  wire [0:0]\val_reg[4] ;
  wire \val_reg[4]_0 ;
  wire [4:0]\val_reg[5] ;
  wire \val_reg[5]_0 ;
  wire [0:0]\val_reg[5]_1 ;
  wire [0:0]\val_reg[5]_2 ;
  wire [0:0]\val_reg[5]_3 ;
  wire [0:0]\val_reg[5]_4 ;
  wire \val_reg[5]_5 ;
  wire \val_reg[5]_6 ;
  wire [4:0]\val_reg[5]_7 ;
  wire \val_reg[6] ;
  wire \val_reg[6]_0 ;
  wire \val_reg[6]_1 ;
  wire \val_reg[7] ;
  wire \val_reg[7]_0 ;
  wire [0:0]\val_reg[7]_1 ;
  wire \val_reg[7]_2 ;
  wire \val_reg[7]_3 ;
  wire \val_reg[8] ;
  wire \val_reg[8]_0 ;
  wire \val_reg[8]_1 ;
  wire \val_reg[8]_2 ;
  wire \val_reg[9] ;
  wire \val_reg[9]_0 ;
  wire \val_reg[9]_1 ;
  wire \val_reg[9]_2 ;
  wire \val_reg[9]_3 ;
  wire [0:0]w_mode;
  wire [1:0]wp;
  wire \wp_reg[0]_0 ;
  wire \wp_reg[1]_0 ;
  wire \writeback_eaddr_reg[1] ;
  wire \writeback_eaddr_reg[1]_0 ;
  wire \writeback_eaddr_reg[1]_1 ;
  wire \writeback_eaddr_reg[1]_2 ;

  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\sq_reg[15]_0 [4]),
        .I1(\sq_reg[15]_0 [3]),
        .I2(\sq_reg[15]_0 [2]),
        .I3(msqext_db),
        .I4(\FSM_sequential_state[2]_i_4_n_0 ),
        .O(\sq_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\sq_reg[15]_0 [1]),
        .I1(\sq_reg[15]_0 [0]),
        .I2(\FSM_sequential_state[2]_i_2_0 ),
        .I3(\sq_reg[15]_0 [5]),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \br_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\br_reg[1]_0 ),
        .Q(i[3]));
  FDCE #(
    .INIT(1'b0)) 
    \br_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\br_reg[2]_0 ),
        .Q(i[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \ct_count[4]_i_2 
       (.I0(monwt_sr[0]),
        .I1(monwt_db),
        .O(\monwt_sr_reg[0]_0 ));
  edit editing
       (.D({editing_n_0,editing_n_1,editing_n_2,editing_n_3,editing_n_4,editing_n_5,editing_n_6,editing_n_7,editing_n_8,editing_n_9,editing_n_10,editing_n_11,editing_n_12}),
        .Q({\val_reg[16] [14],reg_g_n_2,\val_reg[16] [13:7],\val_reg[16] [5],\val_reg[16] [3:2],\val_reg[16] [0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .mwg_db(mwg_db),
        .\s_mct_reg[10]_0 (editing_n_13),
        .\s_mct_reg[12]_0 ({Q,addrb[9:0]}),
        .\s_mct_reg[1]_0 (rxor_32_reg[0]),
        .\s_mct_reg[2]_0 (\s_mct_reg[2] ),
        .\s_mct_reg[3]_0 (\s_mct_reg[3] ),
        .\val_reg[10] (\val_reg[10]_1 ),
        .\val_reg[11] (\val_reg[11]_1 ),
        .\val_reg[12] (\val_reg[12]_3 ),
        .\val_reg[13] (\val_reg[13] ),
        .\val_reg[14] (\val_reg[14] ),
        .\val_reg[16] ({\val_reg[16]_8 [15:7],\val_reg[16]_8 [5],\val_reg[16]_8 [3:2],\val_reg[16]_8 [0]}),
        .\val_reg[16]_0 (\val_reg[12]_2 ),
        .\val_reg[1] (\val_reg[1]_5 ),
        .\val_reg[3] (\val_reg[3]_8 ),
        .\val_reg[4] (\val_reg[4]_0 ),
        .\val_reg[6] (\val_reg[6]_1 ),
        .\val_reg[8] (\val_reg[8]_2 ),
        .\val_reg[9] (\val_reg[9]_3 ));
  FDCE #(
    .INIT(1'b0)) 
    \gp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\gp_reg[0]_0 ),
        .Q(data12[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\gp_reg[1]_0 ),
        .Q(data12[1]));
  FDCE #(
    .INIT(1'b0)) 
    \monwt_sr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\s_mct_reg[3] ),
        .D(monwt_db),
        .Q(monwt_sr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \monwt_sr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\s_mct_reg[3] ),
        .D(monwt_sr[0]),
        .Q(monwt_sr[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hF0F0B2F0)) 
    mws_adv_i_1
       (.I0(monwt_sr[0]),
        .I1(monwt_sr[1]),
        .I2(mws_adv_reg_n_0),
        .I3(s_adv_pending),
        .I4(\next_s_reg[12]_0 ),
        .O(mws_adv_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    mws_adv_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\s_mct_reg[3] ),
        .D(mws_adv_i_1_n_0),
        .Q(mws_adv_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_2),
        .Q(next_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_1),
        .Q(next_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_0),
        .Q(next_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_11),
        .Q(next_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_10),
        .Q(next_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_9),
        .Q(next_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_8),
        .Q(next_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_7),
        .Q(next_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_6),
        .Q(next_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_5),
        .Q(next_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_4),
        .Q(next_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \next_s_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\next_s_reg[12]_0 ),
        .CLR(\s_mct_reg[3] ),
        .D(reg_s_n_3),
        .Q(next_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    p_match_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(p_match_reg_2),
        .D(p_match_reg_1),
        .Q(p_match));
  FDCE #(
    .INIT(1'b0)) 
    read_en_q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(read_en_q_reg_0),
        .Q(read_en_q));
  register reg_a
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[16]_0 (\val_reg[16]_5 ),
        .\val_reg[16]_1 (\val_reg[16]_15 ),
        .\val_reg[16]_2 (\val_reg[16]_16 ),
        .\val_reg[1]_0 (rst_n_0));
  register_0 reg_b
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_76(read_msg_queue_i_76),
        .read_msg_queue_i_76_0(\val_reg[16] [14]),
        .read_msg_queue_i_76_1(reg_z_n_0),
        .rst_n(rst_n_0),
        .rst_n_IBUF(rst_n_IBUF),
        .\val_reg[16]_0 (\val_reg[16]_0 ),
        .\val_reg[16]_1 (\val_reg[16]_1 ),
        .\val_reg[16]_2 (\val_reg[16]_19 ),
        .\val_reg[1]_0 (\val_reg[1]_9 ));
  register2 reg_eb
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[1]_1 (\val_reg[1]_4 ),
        .\val_reg[2]_0 (\val_reg[2] ),
        .\val_reg[2]_1 (\val_reg[2]_2 ),
        .\val_reg[3]_0 (\val_reg[3] ),
        .\val_reg[3]_1 (\val_reg[3]_7 ),
        .\val_reg[3]_2 (rst_n));
  register__parameterized0 reg_fb
       (.Q(Q[1]),
        .addrb(addrb[15:11]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fext(fext),
        .\val_reg[1]_0 (\val_reg[1]_7 ),
        .\val_reg[1]_1 (rst_n_0),
        .\val_reg[2]_0 (rst_n),
        .\val_reg[5]_0 (\val_reg[5] ),
        .\val_reg[5]_1 (\val_reg[5]_7 ));
  register2__parameterized1 reg_g
       (.D({editing_n_0,editing_n_1,editing_n_2,editing_n_3,editing_n_4,editing_n_5,editing_n_6,editing_n_7,editing_n_8,editing_n_9,editing_n_10,editing_n_11,editing_n_12}),
        .Q({\val_reg[16] [14],reg_g_n_2,\val_reg[16] [13:0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_100({Q,addrb[9:5],addrb[3:0]}),
        .read_msg_queue_i_165({\val_reg[16]_1 [14:5],\val_reg[16]_1 [3:0]}),
        .read_msg_queue_i_165_0(read_msg_queue_i_76[1:0]),
        .read_msg_queue_i_165_1(\val_reg[5] ),
        .read_msg_queue_i_238(\val_reg[3] ),
        .read_msg_queue_i_243(\val_reg[2] ),
        .read_msg_queue_i_248(\val_reg[1] ),
        .rst_n(rst_n),
        .rst_n_IBUF(rst_n_IBUF),
        .\val_reg[10]_0 (\val_reg[10] ),
        .\val_reg[11]_0 (\val_reg[11] ),
        .\val_reg[12]_0 (\val_reg[12] ),
        .\val_reg[13]_0 (reg_g_n_19),
        .\val_reg[14]_0 (reg_g_n_18),
        .\val_reg[15]_0 (reg_g_n_17),
        .\val_reg[16]_0 (\val_reg[16]_9 ),
        .\val_reg[1]_0 (reg_g_n_30),
        .\val_reg[2]_0 (reg_g_n_29),
        .\val_reg[2]_1 (\val_reg[2]_3 ),
        .\val_reg[3]_0 (reg_g_n_28),
        .\val_reg[4]_0 (reg_g_n_27),
        .\val_reg[5]_0 (\val_reg[5]_6 ),
        .\val_reg[6]_0 (\val_reg[6] ),
        .\val_reg[7]_0 (\val_reg[7] ),
        .\val_reg[7]_1 ({\val_reg[16]_8 [6],\val_reg[16]_8 [4],\val_reg[16]_8 [1]}),
        .\val_reg[7]_2 (\val_reg[12]_2 ),
        .\val_reg[7]_3 (\val_reg[7]_3 ),
        .\val_reg[7]_4 (editing_n_13),
        .\val_reg[8]_0 (\val_reg[8] ),
        .\val_reg[9]_0 (\val_reg[9] ));
  register_1 reg_l
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[16]_0 (\val_reg[16]_3 ),
        .\val_reg[16]_1 (\val_reg[16]_10 ),
        .\val_reg[16]_2 (\val_reg[16]_11 ),
        .\val_reg[1]_0 (rst_n_0));
  register_2 reg_q
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[16]_0 (\val_reg[16]_4 ),
        .\val_reg[16]_1 (\val_reg[16]_12 ),
        .\val_reg[16]_2 (\val_reg[16]_13 ),
        .\val_reg[16]_3 (rst_n));
  register2__parameterized0 reg_s
       (.D({reg_s_n_0,reg_s_n_1,reg_s_n_2,reg_s_n_3,reg_s_n_4,reg_s_n_5,reg_s_n_6,reg_s_n_7,reg_s_n_8,reg_s_n_9,reg_s_n_10,reg_s_n_11}),
        .E(E),
        .Q({Q,addrb[9:0]}),
        .addrb(addrb[10]),
        .chan772(chan772),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .mamu_pp(mamu_pp),
        .\mon_word_reg[16] (\val_reg[5] [0]),
        .mrchg(mrchg),
        .msqext_db(msqext_db),
        .\out_reg[12] (\out_reg[12] ),
        .rxor_32(rxor_32),
        .rxor_32_i_2_0(\sq_reg[15]_0 ),
        .rxor_32_reg(rxor_32_reg),
        .\val_reg[12]_0 (\val_reg[16]_8 [11:0]),
        .\val_reg[12]_1 (\val_reg[12]_1 ),
        .\val_reg[12]_2 (next_s),
        .\val_reg[12]_3 (\val_reg[12]_2 ),
        .\val_reg[12]_4 (rst_n),
        .\val_reg[1]_0 (\val_reg[1]_0 ),
        .\val_reg[1]_1 (\val_reg[1]_1 ),
        .\val_reg[1]_2 (\val_reg[1]_2 ),
        .\val_reg[1]_3 (\val_reg[1]_3 ),
        .\val_reg[1]_4 (mws_adv_reg_n_0),
        .\val_reg[1]_5 (\val_reg[1]_6 ),
        .\val_reg[2]_0 (\val_reg[2]_0 ),
        .\val_reg[2]_1 (\val_reg[2]_1 ),
        .\val_reg[3]_0 (\val_reg[3]_0 ),
        .\val_reg[3]_1 (\val_reg[3]_1 ),
        .\val_reg[3]_2 (\val_reg[3]_2 ),
        .\val_reg[3]_3 (\val_reg[3]_3 ),
        .\val_reg[3]_4 (\val_reg[3]_4 ),
        .\val_reg[3]_5 (\val_reg[3]_5 ),
        .\val_reg[3]_6 (D),
        .\val_reg[3]_7 (\val_reg[3]_6 ),
        .\val_reg[3]_8 (rst_n_0),
        .\val_reg[4]_0 (\val_reg[4] ),
        .\val_reg[5]_0 (\val_reg[5]_1 ),
        .\val_reg[5]_1 (\val_reg[5]_2 ),
        .\val_reg[5]_2 (\val_reg[5]_3 ),
        .\val_reg[5]_3 (\val_reg[5]_4 ),
        .\val_reg[5]_4 (\val_reg[5]_5 ),
        .\val_reg[7]_0 (\val_reg[7]_1 ),
        .\val_reg[7]_1 (\val_reg[7]_2 ),
        .\val_reg[8]_0 (\val_reg[8]_1 ),
        .\val_reg[9]_0 (\val_reg[9]_1 ),
        .\val_reg[9]_1 (\val_reg[9]_2 ),
        .\writeback_eaddr_reg[10] (\val_reg[2] ),
        .\writeback_eaddr_reg[11] (\val_reg[3] ),
        .\writeback_eaddr_reg[1] (\writeback_eaddr_reg[1] ),
        .\writeback_eaddr_reg[1]_0 (\writeback_eaddr_reg[1]_0 ),
        .\writeback_eaddr_reg[1]_1 (\writeback_eaddr_reg[1]_1 ),
        .\writeback_eaddr_reg[1]_2 (\writeback_eaddr_reg[1]_2 ),
        .\writeback_eaddr_reg[9] (\val_reg[1] ));
  register_3 reg_w
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_match(p_match),
        .p_match_reg(p_match_reg_0),
        .\val_reg[16]_0 (\val_reg[16]_6 ),
        .\val_reg[16]_1 (\val_reg[16]_14 ),
        .\val_reg[16]_2 (rst_n),
        .\val_reg[1]_0 (\val_reg[1]_8 ),
        .w_mode(w_mode));
  register_4 reg_y
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\val_reg[16]_0 (\val_reg[16]_7 ),
        .\val_reg[16]_1 (\val_reg[16]_20 ),
        .\val_reg[16]_2 (\val_reg[16]_21 ),
        .\val_reg[16]_3 (rst_n));
  register_5 reg_z
       (.\active_cmd_reg[18] (\active_cmd_reg[18] ),
        .\active_cmd_reg[18]_0 (\active_cmd_reg[18]_0 ),
        .\active_cmd_reg[18]_1 (\active_cmd_reg[18]_1 ),
        .\active_cmd_reg[18]_2 (\active_cmd_reg[18]_2 ),
        .\active_cmd_reg[18]_3 (\active_cmd_reg[18]_3 ),
        .\active_cmd_reg[18]_4 (\active_cmd_reg[18]_4 ),
        .\active_cmd_reg[18]_5 (\active_cmd_reg[18]_5 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .read_msg_queue_i_144(reg_g_n_27),
        .read_msg_queue_i_149(reg_g_n_28),
        .read_msg_queue_i_154(reg_g_n_29),
        .read_msg_queue_i_159(reg_g_n_30),
        .read_msg_queue_i_164(\val_reg[16]_3 ),
        .read_msg_queue_i_164_0(\val_reg[16]_4 ),
        .read_msg_queue_i_164_1(\val_reg[16]_5 ),
        .read_msg_queue_i_79(read_msg_queue_i_76),
        .read_msg_queue_i_79_0(reg_g_n_17),
        .read_msg_queue_i_88(reg_g_n_18),
        .read_msg_queue_i_94(reg_g_n_19),
        .\val_reg[10]_0 (\val_reg[10]_0 ),
        .\val_reg[11]_0 (\val_reg[11]_0 ),
        .\val_reg[12]_0 (\val_reg[12]_0 ),
        .\val_reg[16]_0 (reg_z_n_0),
        .\val_reg[16]_1 (\val_reg[16]_2 ),
        .\val_reg[16]_2 (\val_reg[16]_17 ),
        .\val_reg[16]_3 (\val_reg[16]_18 ),
        .\val_reg[16]_4 (rst_n),
        .\val_reg[5]_0 (\val_reg[5]_0 ),
        .\val_reg[6]_0 (\val_reg[6]_0 ),
        .\val_reg[7]_0 (\val_reg[7]_0 ),
        .\val_reg[8]_0 (\val_reg[8]_0 ),
        .\val_reg[9]_0 (\val_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    s_adv_pending_i_1
       (.I0(\next_s_reg[12]_0 ),
        .I1(monwt_sr[0]),
        .I2(monwt_sr[1]),
        .I3(mws_adv_reg_n_0),
        .I4(s_adv_pending),
        .O(s_adv_pending_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_adv_pending_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\s_mct_reg[3] ),
        .D(s_adv_pending_i_1_n_0),
        .Q(s_adv_pending));
  FDCE #(
    .INIT(1'b0)) 
    \sq_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\sq_reg[10]_0 ),
        .CLR(rst_n_0),
        .D(\sq_reg[15]_1 [0]),
        .Q(\sq_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \sq_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\sq_reg[10]_0 ),
        .CLR(rst_n_0),
        .D(\sq_reg[15]_1 [1]),
        .Q(\sq_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \sq_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\sq_reg[10]_0 ),
        .CLR(rst_n_0),
        .D(\sq_reg[15]_1 [2]),
        .Q(\sq_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \sq_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\sq_reg[10]_0 ),
        .CLR(rst_n_0),
        .D(\sq_reg[15]_1 [3]),
        .Q(\sq_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \sq_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\sq_reg[10]_0 ),
        .CLR(rst_n_0),
        .D(\sq_reg[15]_1 [4]),
        .Q(\sq_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \sq_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\sq_reg[10]_0 ),
        .CLR(rst_n_0),
        .D(\sq_reg[15]_1 [5]),
        .Q(\sq_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \st_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\st_reg[1]_0 ),
        .Q(i[0]));
  FDCE #(
    .INIT(1'b0)) 
    \st_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\st_reg[2]_0 ),
        .Q(i[1]));
  FDCE #(
    .INIT(1'b0)) 
    \st_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\st_reg[3]_0 ),
        .Q(i[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\wp_reg[0]_0 ),
        .Q(wp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\wp_reg[1]_0 ),
        .Q(wp[1]));
endmodule

module msg_sender
   (rst_n,
    din,
    rd_en,
    wr_en,
    rst_n_IBUF,
    full,
    empty,
    clk_IBUF_BUFG,
    D);
  output rst_n;
  output [7:0]din;
  output rd_en;
  output wr_en;
  input rst_n_IBUF;
  input full;
  input empty;
  input clk_IBUF_BUFG;
  input [39:0]D;

  wire [39:0]D;
  wire \FSM_sequential_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4__1_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \active_msg[39]_i_1_n_0 ;
  wire \active_msg_reg_n_0_[0] ;
  wire \active_msg_reg_n_0_[1] ;
  wire \active_msg_reg_n_0_[2] ;
  wire \active_msg_reg_n_0_[3] ;
  wire \active_msg_reg_n_0_[4] ;
  wire \active_msg_reg_n_0_[5] ;
  wire \active_msg_reg_n_0_[6] ;
  wire \active_msg_reg_n_0_[7] ;
  wire [2:0]byte_index;
  wire \byte_index[0]_i_1_n_0 ;
  wire \byte_index[0]_i_2_n_0 ;
  wire \byte_index[1]_i_1_n_0 ;
  wire \byte_index[1]_i_2_n_0 ;
  wire \byte_index[2]_i_1_n_0 ;
  wire \byte_index[2]_i_2_n_0 ;
  wire \byte_index[2]_i_3_n_0 ;
  wire clk_IBUF_BUFG;
  wire [7:0]cur_byte__53;
  wire [7:0]data0;
  wire [7:0]data1;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]din;
  wire empty;
  wire full;
  wire next_state0__0;
  wire [1:1]next_state__0;
  wire out_byte_ready0;
  wire rd_en;
  wire read_byte_queue_i_11_n_0;
  wire read_byte_queue_i_13_n_0;
  wire read_byte_queue_i_14_n_0;
  wire read_byte_queue_i_16_n_0;
  wire read_byte_queue_i_20_n_0;
  wire read_byte_queue_i_23_n_0;
  wire read_byte_queue_i_25_n_0;
  wire read_byte_queue_i_28_n_0;
  wire read_byte_queue_i_29_n_0;
  wire read_byte_queue_i_30_n_0;
  wire read_byte_queue_i_31_n_0;
  wire read_byte_queue_i_32_n_0;
  wire read_byte_queue_i_33_n_0;
  wire read_byte_queue_i_34_n_0;
  wire read_byte_queue_i_35_n_0;
  wire read_byte_queue_i_36_n_0;
  wire rst_n;
  wire rst_n_IBUF;
  wire [1:0]state;
  wire wr_en;

  LUT6 #(
    .INIT(64'hFFFFAAFA55551111)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(full),
        .I1(empty),
        .I2(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I3(next_state0__0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hAAAAC888)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(next_state0__0),
        .I3(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I4(full),
        .O(\FSM_sequential_state[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  LUT4 #(
    .INIT(16'h0200)) 
    \FSM_sequential_state[1]_i_3__1 
       (.I0(\FSM_sequential_state[1]_i_5_n_0 ),
        .I1(cur_byte__53[5]),
        .I2(cur_byte__53[2]),
        .I3(\FSM_sequential_state[1]_i_6_n_0 ),
        .O(next_state0__0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_4__1 
       (.I0(byte_index[0]),
        .I1(byte_index[1]),
        .I2(byte_index[2]),
        .O(\FSM_sequential_state[1]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(cur_byte__53[6]),
        .I1(cur_byte__53[7]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h8001)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(cur_byte__53[1]),
        .I1(cur_byte__53[4]),
        .I2(cur_byte__53[0]),
        .I3(cur_byte__53[3]),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "ACTIVE:01,ESCAPE:10,IDLE:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_state[0]_i_1__0_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ACTIVE:01,ESCAPE:10,IDLE:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_state[1]_i_1__0_n_0 ),
        .Q(state[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \active_msg[39]_i_1 
       (.I0(state[1]),
        .I1(empty),
        .I2(full),
        .I3(state[0]),
        .O(\active_msg[39]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[0]),
        .Q(\active_msg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[10]),
        .Q(data3[2]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[11]),
        .Q(data3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[12]),
        .Q(data3[4]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[13]),
        .Q(data3[5]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[14]),
        .Q(data3[6]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[15]),
        .Q(data3[7]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[16]),
        .Q(data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[17]),
        .Q(data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[18]),
        .Q(data2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[19]),
        .Q(data2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[1]),
        .Q(\active_msg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[20]),
        .Q(data2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[21]),
        .Q(data2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[22]),
        .Q(data2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[23]),
        .Q(data2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[24]),
        .Q(data1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[25]),
        .Q(data1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[26]),
        .Q(data1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[27]),
        .Q(data1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[28]),
        .Q(data1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[29]),
        .Q(data1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[2]),
        .Q(\active_msg_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[30]),
        .Q(data1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[31]),
        .Q(data1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[32]),
        .Q(data0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[33]),
        .Q(data0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[34]),
        .Q(data0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[35]),
        .Q(data0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[36]),
        .Q(data0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[37]),
        .Q(data0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[38]),
        .Q(data0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[39]),
        .Q(data0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[3]),
        .Q(\active_msg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[4]),
        .Q(\active_msg_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[5]),
        .Q(\active_msg_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[6]),
        .Q(\active_msg_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[7]),
        .Q(\active_msg_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[8]),
        .Q(data3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \active_msg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\active_msg[39]_i_1_n_0 ),
        .CLR(rst_n),
        .D(D[9]),
        .Q(data3[1]));
  LUT6 #(
    .INIT(64'h0000FFCFAAAA0020)) 
    \byte_index[0]_i_1 
       (.I0(\byte_index[0]_i_2_n_0 ),
        .I1(next_state0__0),
        .I2(next_state__0),
        .I3(full),
        .I4(\byte_index[2]_i_3_n_0 ),
        .I5(byte_index[0]),
        .O(\byte_index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \byte_index[0]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\byte_index[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFEFAAAA0020)) 
    \byte_index[1]_i_1 
       (.I0(\byte_index[1]_i_2_n_0 ),
        .I1(next_state0__0),
        .I2(next_state__0),
        .I3(full),
        .I4(\byte_index[2]_i_3_n_0 ),
        .I5(byte_index[1]),
        .O(\byte_index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \byte_index[1]_i_2 
       (.I0(byte_index[1]),
        .I1(byte_index[0]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\byte_index[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFEFAAAA0020)) 
    \byte_index[2]_i_1 
       (.I0(\byte_index[2]_i_2_n_0 ),
        .I1(next_state0__0),
        .I2(next_state__0),
        .I3(full),
        .I4(\byte_index[2]_i_3_n_0 ),
        .I5(byte_index[2]),
        .O(\byte_index[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h06666000)) 
    \byte_index[2]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(byte_index[2]),
        .O(\byte_index[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h1101)) 
    \byte_index[2]_i_3 
       (.I0(full),
        .I1(state[0]),
        .I2(empty),
        .I3(state[1]),
        .O(\byte_index[2]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \byte_index_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\byte_index[0]_i_1_n_0 ),
        .Q(byte_index[0]));
  FDCE #(
    .INIT(1'b0)) 
    \byte_index_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\byte_index[1]_i_1_n_0 ),
        .Q(byte_index[1]));
  FDCE #(
    .INIT(1'b0)) 
    \byte_index_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\byte_index[2]_i_1_n_0 ),
        .Q(byte_index[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFBAAAA)) 
    read_byte_queue_i_1
       (.I0(read_byte_queue_i_11_n_0),
        .I1(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I2(cur_byte__53[7]),
        .I3(next_state0__0),
        .I4(read_byte_queue_i_13_n_0),
        .I5(full),
        .O(din[7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hF0F000FD)) 
    read_byte_queue_i_11
       (.I0(empty),
        .I1(state[1]),
        .I2(cur_byte__53[7]),
        .I3(state[0]),
        .I4(full),
        .O(read_byte_queue_i_11_n_0));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_12
       (.I0(read_byte_queue_i_28_n_0),
        .I1(\active_msg_reg_n_0_[7] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[7]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    read_byte_queue_i_13
       (.I0(state[0]),
        .I1(state[1]),
        .O(read_byte_queue_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hF0F000FD)) 
    read_byte_queue_i_14
       (.I0(empty),
        .I1(state[1]),
        .I2(cur_byte__53[6]),
        .I3(state[0]),
        .I4(full),
        .O(read_byte_queue_i_14_n_0));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_15
       (.I0(read_byte_queue_i_29_n_0),
        .I1(\active_msg_reg_n_0_[6] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[6]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'hB)) 
    read_byte_queue_i_16
       (.I0(state[0]),
        .I1(empty),
        .O(read_byte_queue_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_17
       (.I0(read_byte_queue_i_30_n_0),
        .I1(\active_msg_reg_n_0_[5] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h44044444)) 
    read_byte_queue_i_18
       (.I0(state[1]),
        .I1(state[0]),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(next_state__0));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_19
       (.I0(read_byte_queue_i_31_n_0),
        .I1(\active_msg_reg_n_0_[4] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFBAAAA)) 
    read_byte_queue_i_2
       (.I0(read_byte_queue_i_14_n_0),
        .I1(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I2(cur_byte__53[6]),
        .I3(next_state0__0),
        .I4(read_byte_queue_i_13_n_0),
        .I5(full),
        .O(din[6]));
  LUT2 #(
    .INIT(4'h2)) 
    read_byte_queue_i_20
       (.I0(state[1]),
        .I1(state[0]),
        .O(read_byte_queue_i_20_n_0));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_21
       (.I0(read_byte_queue_i_32_n_0),
        .I1(\active_msg_reg_n_0_[3] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[3]));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_22
       (.I0(read_byte_queue_i_33_n_0),
        .I1(\active_msg_reg_n_0_[2] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    read_byte_queue_i_23
       (.I0(byte_index[2]),
        .I1(byte_index[1]),
        .I2(byte_index[0]),
        .I3(state[0]),
        .O(read_byte_queue_i_23_n_0));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_24
       (.I0(read_byte_queue_i_34_n_0),
        .I1(\active_msg_reg_n_0_[1] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[1]));
  LUT6 #(
    .INIT(64'h4444444444404444)) 
    read_byte_queue_i_25
       (.I0(state[0]),
        .I1(state[1]),
        .I2(cur_byte__53[4]),
        .I3(cur_byte__53[5]),
        .I4(\FSM_sequential_state[1]_i_5_n_0 ),
        .I5(read_byte_queue_i_35_n_0),
        .O(read_byte_queue_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    read_byte_queue_i_26
       (.I0(empty),
        .I1(state[0]),
        .I2(state[1]),
        .O(out_byte_ready0));
  LUT5 #(
    .INIT(32'h0A0A0ACA)) 
    read_byte_queue_i_27
       (.I0(read_byte_queue_i_36_n_0),
        .I1(\active_msg_reg_n_0_[0] ),
        .I2(byte_index[2]),
        .I3(byte_index[1]),
        .I4(byte_index[0]),
        .O(cur_byte__53[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_28
       (.I0(data1[7]),
        .I1(data3[7]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[7]),
        .I5(data2[7]),
        .O(read_byte_queue_i_28_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_29
       (.I0(data1[6]),
        .I1(data3[6]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[6]),
        .I5(data2[6]),
        .O(read_byte_queue_i_29_n_0));
  LUT6 #(
    .INIT(64'hF1FF0000F1F10000)) 
    read_byte_queue_i_3
       (.I0(state[1]),
        .I1(read_byte_queue_i_16_n_0),
        .I2(full),
        .I3(next_state0__0),
        .I4(cur_byte__53[5]),
        .I5(next_state__0),
        .O(din[5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_30
       (.I0(data1[5]),
        .I1(data3[5]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[5]),
        .I5(data2[5]),
        .O(read_byte_queue_i_30_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_31
       (.I0(data1[4]),
        .I1(data3[4]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[4]),
        .I5(data2[4]),
        .O(read_byte_queue_i_31_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_32
       (.I0(data1[3]),
        .I1(data3[3]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[3]),
        .I5(data2[3]),
        .O(read_byte_queue_i_32_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_33
       (.I0(data1[2]),
        .I1(data3[2]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[2]),
        .I5(data2[2]),
        .O(read_byte_queue_i_33_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_34
       (.I0(data1[1]),
        .I1(data3[1]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[1]),
        .I5(data2[1]),
        .O(read_byte_queue_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    read_byte_queue_i_35
       (.I0(cur_byte__53[2]),
        .I1(cur_byte__53[3]),
        .I2(cur_byte__53[0]),
        .I3(cur_byte__53[1]),
        .O(read_byte_queue_i_35_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    read_byte_queue_i_36
       (.I0(data1[0]),
        .I1(data3[0]),
        .I2(byte_index[0]),
        .I3(byte_index[1]),
        .I4(data0[0]),
        .I5(data2[0]),
        .O(read_byte_queue_i_36_n_0));
  LUT6 #(
    .INIT(64'hDDDDDD8CDDCCDD8C)) 
    read_byte_queue_i_4
       (.I0(full),
        .I1(cur_byte__53[4]),
        .I2(read_byte_queue_i_16_n_0),
        .I3(read_byte_queue_i_20_n_0),
        .I4(next_state__0),
        .I5(next_state0__0),
        .O(din[4]));
  LUT6 #(
    .INIT(64'hDDDDDD8CDDCCDD8C)) 
    read_byte_queue_i_5
       (.I0(full),
        .I1(cur_byte__53[3]),
        .I2(read_byte_queue_i_16_n_0),
        .I3(read_byte_queue_i_20_n_0),
        .I4(next_state__0),
        .I5(next_state0__0),
        .O(din[3]));
  LUT6 #(
    .INIT(64'hEFFF4444EFEF4444)) 
    read_byte_queue_i_6
       (.I0(full),
        .I1(read_byte_queue_i_20_n_0),
        .I2(read_byte_queue_i_16_n_0),
        .I3(next_state0__0),
        .I4(cur_byte__53[2]),
        .I5(next_state__0),
        .O(din[2]));
  LUT6 #(
    .INIT(64'hFF000000FF00CF88)) 
    read_byte_queue_i_7
       (.I0(next_state0__0),
        .I1(read_byte_queue_i_23_n_0),
        .I2(read_byte_queue_i_16_n_0),
        .I3(cur_byte__53[1]),
        .I4(full),
        .I5(state[1]),
        .O(din[1]));
  LUT6 #(
    .INIT(64'hFF55FF44EF44EF44)) 
    read_byte_queue_i_8
       (.I0(full),
        .I1(read_byte_queue_i_25_n_0),
        .I2(out_byte_ready0),
        .I3(cur_byte__53[0]),
        .I4(next_state0__0),
        .I5(next_state__0),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h00EF)) 
    read_byte_queue_i_9
       (.I0(state[1]),
        .I1(state[0]),
        .I2(empty),
        .I3(full),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h1)) 
    read_msg_queue_i_18
       (.I0(state[0]),
        .I1(state[1]),
        .O(rd_en));
endmodule

module peripheral_instructions
   (periph_read_parity,
    \out_reg[1] ,
    \state_reg[3]_0 ,
    \timer_reg[10]_0 ,
    mdt_periph,
    \req_bb_reg[15]_0 ,
    \req_data_reg[15]_0 ,
    \req_s_reg[10]_0 ,
    \state_reg[3]_1 ,
    periph_complete,
    \state_reg[3]_2 ,
    \state_reg[3]_3 ,
    \state_reg[1]_0 ,
    \request_reg[4]_0 ,
    \state_reg[2]_0 ,
    \state_reg[3]_4 ,
    \state_reg[3]_5 ,
    mstp_TRI,
    leds_OBUF,
    monwbk_TRI,
    write_done20_out,
    agc_fixed_read_done,
    mtcsai_TRI,
    \read_data_reg[16]_0 ,
    Q,
    clk_IBUF_BUFG,
    \state_reg[2]_1 ,
    read_parity_reg_0,
    \read_data_reg[7]_0 ,
    mwfbg_db,
    s_only,
    mreqin_db,
    \state_reg[0]_0 ,
    monwt_db,
    mtcsa_n_db,
    D,
    ctrl_periph_tcsaj,
    ctrl_periph_readch,
    ctrl_periph_load,
    \mdt_OBUFT[1]_inst_i_2 ,
    \mdt_OBUFT[1]_inst_i_2_0 ,
    \req_bb_reg[1]_0 ,
    \mdt_OBUFT[12]_inst_i_7_0 ,
    \read_data_reg[1]_0 ,
    \sq_reg[10] ,
    \sq_reg[10]_0 ,
    write_done_reg,
    ctrl_write_en,
    state,
    \req_bb_reg[11]_0 ,
    \req_bb_reg[15]_1 ,
    \read_data_reg[16]_1 ,
    \req_s_reg[12]_0 ,
    \req_data_reg[13]_0 ,
    \req_data_reg[15]_1 ,
    \req_bb_reg[15]_2 );
  output periph_read_parity;
  output [0:0]\out_reg[1] ;
  output [2:0]\state_reg[3]_0 ;
  output \timer_reg[10]_0 ;
  output [4:0]mdt_periph;
  output [2:0]\req_bb_reg[15]_0 ;
  output [10:0]\req_data_reg[15]_0 ;
  output [6:0]\req_s_reg[10]_0 ;
  output \state_reg[3]_1 ;
  output periph_complete;
  output \state_reg[3]_2 ;
  output \state_reg[3]_3 ;
  output \state_reg[1]_0 ;
  output [3:0]\request_reg[4]_0 ;
  output \state_reg[2]_0 ;
  output \state_reg[3]_4 ;
  output \state_reg[3]_5 ;
  output mstp_TRI;
  output [0:0]leds_OBUF;
  output monwbk_TRI;
  output write_done20_out;
  output agc_fixed_read_done;
  output mtcsai_TRI;
  output [14:0]\read_data_reg[16]_0 ;
  input [6:0]Q;
  input clk_IBUF_BUFG;
  input \state_reg[2]_1 ;
  input read_parity_reg_0;
  input \read_data_reg[7]_0 ;
  input mwfbg_db;
  input s_only;
  input mreqin_db;
  input \state_reg[0]_0 ;
  input monwt_db;
  input mtcsa_n_db;
  input [1:0]D;
  input ctrl_periph_tcsaj;
  input ctrl_periph_readch;
  input ctrl_periph_load;
  input \mdt_OBUFT[1]_inst_i_2 ;
  input \mdt_OBUFT[1]_inst_i_2_0 ;
  input \req_bb_reg[1]_0 ;
  input \mdt_OBUFT[12]_inst_i_7_0 ;
  input \read_data_reg[1]_0 ;
  input \sq_reg[10] ;
  input \sq_reg[10]_0 ;
  input write_done_reg;
  input ctrl_write_en;
  input [1:0]state;
  input \req_bb_reg[11]_0 ;
  input \req_bb_reg[15]_1 ;
  input [14:0]\read_data_reg[16]_1 ;
  input [11:0]\req_s_reg[12]_0 ;
  input \req_data_reg[13]_0 ;
  input [15:0]\req_data_reg[15]_1 ;
  input [7:0]\req_bb_reg[15]_2 ;

  wire [1:0]D;
  wire [6:0]Q;
  wire agc_fixed_read_done;
  wire clk_IBUF_BUFG;
  wire ctrl_periph_load;
  wire ctrl_periph_readch;
  wire ctrl_periph_tcsaj;
  wire ctrl_write_en;
  wire [0:0]leds_OBUF;
  wire \mdt_OBUFT[12]_inst_i_10_n_0 ;
  wire \mdt_OBUFT[12]_inst_i_7_0 ;
  wire \mdt_OBUFT[12]_inst_i_8_n_0 ;
  wire \mdt_OBUFT[12]_inst_i_9_n_0 ;
  wire \mdt_OBUFT[1]_inst_i_2 ;
  wire \mdt_OBUFT[1]_inst_i_2_0 ;
  wire [4:0]mdt_periph;
  wire monwbk_OBUFT_inst_i_2_n_0;
  wire monwbk_OBUFT_inst_i_3_n_0;
  wire monwbk_OBUFT_inst_i_4_n_0;
  wire monwbk_TRI;
  wire monwt_db;
  wire mreqin_db;
  wire mstp_TRI;
  wire mt12_q;
  wire mtcsa_n_db;
  wire mtcsai_TRI;
  wire mwfbg_db;
  wire [0:0]\out_reg[1] ;
  wire [13:0]p_1_in;
  wire periph_complete;
  wire periph_read_parity;
  wire \read_data[16]_i_1_n_0 ;
  wire \read_data[16]_i_2_n_0 ;
  wire [14:0]\read_data_reg[16]_0 ;
  wire [14:0]\read_data_reg[16]_1 ;
  wire \read_data_reg[1]_0 ;
  wire \read_data_reg[7]_0 ;
  wire read_parity_reg_0;
  wire [12:1]req_bb;
  wire \req_bb_reg[11]_0 ;
  wire [2:0]\req_bb_reg[15]_0 ;
  wire \req_bb_reg[15]_1 ;
  wire [7:0]\req_bb_reg[15]_2 ;
  wire \req_bb_reg[1]_0 ;
  wire [11:0]req_data;
  wire req_data_q;
  wire \req_data_reg[13]_0 ;
  wire [10:0]\req_data_reg[15]_0 ;
  wire [15:0]\req_data_reg[15]_1 ;
  wire [12:1]req_s;
  wire [6:0]\req_s_reg[10]_0 ;
  wire [11:0]\req_s_reg[12]_0 ;
  wire \request[0]_inv_i_1_n_0 ;
  wire \request[4]_i_1_n_0 ;
  wire [4:0]request_q;
  wire [3:0]\request_reg[4]_0 ;
  wire s_only;
  wire \sq_reg[10] ;
  wire \sq_reg[10]_0 ;
  wire [1:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[3]_i_11__0_n_0 ;
  wire \state[3]_i_12_n_0 ;
  wire \state[3]_i_13_n_0 ;
  wire \state[3]_i_14_n_0 ;
  wire \state[3]_i_15_n_0 ;
  wire \state[3]_i_16_n_0 ;
  wire \state[3]_i_1__0_n_0 ;
  wire \state[3]_i_2__0_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_5__0_n_0 ;
  wire \state[3]_i_6__0_n_0 ;
  wire \state[3]_i_7__0_n_0 ;
  wire \state[3]_i_8__0_n_0 ;
  wire \state[3]_i_9__0_n_0 ;
  wire [0:0]state_0;
  wire \state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire [2:0]\state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[3]_2 ;
  wire \state_reg[3]_3 ;
  wire \state_reg[3]_4 ;
  wire \state_reg[3]_5 ;
  wire [1:0]t12_starts;
  wire \t12_starts[0]_i_1_n_0 ;
  wire \t12_starts[1]_i_1_n_0 ;
  wire [13:0]timer;
  wire [13:1]timer0;
  wire \timer[13]_i_1_n_0 ;
  wire \timer_reg[10]_0 ;
  wire \timer_reg[12]_i_2_n_0 ;
  wire \timer_reg[12]_i_2_n_1 ;
  wire \timer_reg[12]_i_2_n_2 ;
  wire \timer_reg[12]_i_2_n_3 ;
  wire \timer_reg[4]_i_2_n_0 ;
  wire \timer_reg[4]_i_2_n_1 ;
  wire \timer_reg[4]_i_2_n_2 ;
  wire \timer_reg[4]_i_2_n_3 ;
  wire \timer_reg[8]_i_2_n_0 ;
  wire \timer_reg[8]_i_2_n_1 ;
  wire \timer_reg[8]_i_2_n_2 ;
  wire \timer_reg[8]_i_2_n_3 ;
  wire write_done20_out;
  wire write_done_reg;
  wire [3:0]\NLW_timer_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_timer_reg[13]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_sequential_state[1]_i_3__2 
       (.I0(\state_reg[3]_0 [2]),
        .I1(state_0),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[3]_0 [0]),
        .O(periph_complete));
  LUT1 #(
    .INIT(2'h1)) 
    \leds_OBUF[4]_inst_i_1 
       (.I0(mstp_TRI),
        .O(leds_OBUF));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[11]_inst_i_4 
       (.I0(\mdt_OBUFT[1]_inst_i_2 ),
        .I1(req_bb[11]),
        .I2(\mdt_OBUFT[1]_inst_i_2_0 ),
        .I3(req_data[10]),
        .I4(req_s[11]),
        .I5(\state_reg[3]_1 ),
        .O(mdt_periph[3]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \mdt_OBUFT[12]_inst_i_10 
       (.I0(\state_reg[3]_0 [2]),
        .I1(\state_reg[3]_0 [0]),
        .I2(\state_reg[3]_0 [1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\mdt_OBUFT[12]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[12]_inst_i_4 
       (.I0(\mdt_OBUFT[1]_inst_i_2 ),
        .I1(req_bb[12]),
        .I2(\mdt_OBUFT[1]_inst_i_2_0 ),
        .I3(req_data[11]),
        .I4(req_s[12]),
        .I5(\state_reg[3]_1 ),
        .O(mdt_periph[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAEA)) 
    \mdt_OBUFT[12]_inst_i_7 
       (.I0(\mdt_OBUFT[12]_inst_i_8_n_0 ),
        .I1(\state_reg[3]_0 [2]),
        .I2(Q[3]),
        .I3(state_0),
        .I4(\mdt_OBUFT[12]_inst_i_9_n_0 ),
        .I5(\mdt_OBUFT[12]_inst_i_10_n_0 ),
        .O(\state_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFF000800000000)) 
    \mdt_OBUFT[12]_inst_i_8 
       (.I0(Q[0]),
        .I1(\state_reg[3]_0 [0]),
        .I2(\state_reg[3]_0 [2]),
        .I3(state_0),
        .I4(\mdt_OBUFT[12]_inst_i_7_0 ),
        .I5(\state_reg[3]_0 [1]),
        .O(\mdt_OBUFT[12]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mdt_OBUFT[12]_inst_i_9 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .O(\mdt_OBUFT[12]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mdt_OBUFT[16]_inst_i_11 
       (.I0(\state_reg[3]_0 [2]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .O(\state_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[1]_inst_i_3 
       (.I0(\mdt_OBUFT[1]_inst_i_2 ),
        .I1(req_bb[1]),
        .I2(\mdt_OBUFT[1]_inst_i_2_0 ),
        .I3(req_data[0]),
        .I4(req_s[1]),
        .I5(\state_reg[3]_1 ),
        .O(mdt_periph[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[2]_inst_i_3 
       (.I0(\mdt_OBUFT[1]_inst_i_2 ),
        .I1(req_bb[2]),
        .I2(\mdt_OBUFT[1]_inst_i_2_0 ),
        .I3(req_data[1]),
        .I4(req_s[2]),
        .I5(\state_reg[3]_1 ),
        .O(mdt_periph[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mdt_OBUFT[3]_inst_i_3 
       (.I0(\mdt_OBUFT[1]_inst_i_2 ),
        .I1(req_bb[3]),
        .I2(\mdt_OBUFT[1]_inst_i_2_0 ),
        .I3(req_data[2]),
        .I4(req_s[3]),
        .I5(\state_reg[3]_1 ),
        .O(mdt_periph[2]));
  LUT1 #(
    .INIT(2'h1)) 
    monwbk_OBUFT_inst_i_1
       (.I0(monwbk_OBUFT_inst_i_2_n_0),
        .O(monwbk_TRI));
  LUT5 #(
    .INIT(32'hC7FFFFFF)) 
    monwbk_OBUFT_inst_i_2
       (.I0(req_s[2]),
        .I1(req_s[1]),
        .I2(req_s[3]),
        .I3(monwbk_OBUFT_inst_i_3_n_0),
        .I4(monwbk_OBUFT_inst_i_4_n_0),
        .O(monwbk_OBUFT_inst_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    monwbk_OBUFT_inst_i_3
       (.I0(\req_s_reg[10]_0 [2]),
        .I1(\req_s_reg[10]_0 [3]),
        .I2(\req_s_reg[10]_0 [0]),
        .I3(\req_s_reg[10]_0 [1]),
        .I4(state_0),
        .I5(\state_reg[2]_0 ),
        .O(monwbk_OBUFT_inst_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    monwbk_OBUFT_inst_i_4
       (.I0(\req_s_reg[10]_0 [6]),
        .I1(req_s[11]),
        .I2(\req_s_reg[10]_0 [4]),
        .I3(\req_s_reg[10]_0 [5]),
        .I4(\state_reg[3]_0 [0]),
        .I5(req_s[12]),
        .O(monwbk_OBUFT_inst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    mstp_OBUFT_inst_i_1
       (.I0(\sq_reg[10] ),
        .I1(\sq_reg[10]_0 ),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[3]_0 [2]),
        .I4(state_0),
        .I5(\state_reg[3]_0 [0]),
        .O(mstp_TRI));
  FDCE #(
    .INIT(1'b0)) 
    mt12_q_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\state_reg[2]_1 ),
        .D(Q[6]),
        .Q(mt12_q));
  LUT6 #(
    .INIT(64'h4404400040004000)) 
    \read_data[16]_i_1 
       (.I0(\read_data[16]_i_2_n_0 ),
        .I1(\state_reg[3]_0 [1]),
        .I2(\state_reg[3]_0 [0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\read_data_reg[1]_0 ),
        .O(\read_data[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_data[16]_i_2 
       (.I0(state_0),
        .I1(\state_reg[3]_0 [2]),
        .O(\read_data[16]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [9]),
        .Q(\read_data_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [10]),
        .Q(\read_data_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [11]),
        .Q(\read_data_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [12]),
        .Q(\read_data_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [13]),
        .Q(\read_data_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [14]),
        .Q(\read_data_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [0]),
        .Q(\read_data_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [1]),
        .Q(\read_data_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [2]),
        .Q(\read_data_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [3]),
        .Q(\read_data_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [4]),
        .Q(\read_data_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [5]),
        .Q(\read_data_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [6]),
        .Q(\read_data_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [7]),
        .Q(\read_data_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\read_data[16]_i_1_n_0 ),
        .CLR(\read_data_reg[7]_0 ),
        .D(\read_data_reg[16]_1 [8]),
        .Q(\read_data_reg[16]_0 [8]));
  LUT5 #(
    .INIT(32'h00000040)) 
    read_parity_i_2
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(Q[2]),
        .I3(\state_reg[3]_0 [2]),
        .I4(state_0),
        .O(\state_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    read_parity_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\read_data_reg[7]_0 ),
        .D(read_parity_reg_0),
        .Q(periph_read_parity));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_bb_reg[15]_2 [3]),
        .Q(req_bb[11]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_bb_reg[15]_2 [4]),
        .Q(req_bb[12]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_bb_reg[15]_2 [5]),
        .Q(\req_bb_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_bb_reg[15]_2 [6]),
        .Q(\req_bb_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[15]_1 ),
        .D(\req_bb_reg[15]_2 [7]),
        .Q(\req_bb_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_bb_reg[15]_2 [0]),
        .Q(req_bb[1]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_bb_reg[15]_2 [1]),
        .Q(req_bb[2]));
  FDCE #(
    .INIT(1'b0)) 
    \req_bb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_bb_reg[15]_2 [2]),
        .Q(req_bb[3]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_data_reg[15]_1 [0]),
        .Q(req_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [10]),
        .Q(req_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [11]),
        .Q(req_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_data_reg[15]_1 [12]),
        .Q(\req_data_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_data_reg[15]_1 [13]),
        .Q(\req_data_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[15]_1 ),
        .D(\req_data_reg[15]_1 [14]),
        .Q(\req_data_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[15]_1 ),
        .D(\req_data_reg[15]_1 [15]),
        .Q(\req_data_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_data_reg[15]_1 [1]),
        .Q(req_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_data_reg[15]_1 [2]),
        .Q(req_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [3]),
        .Q(\req_data_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [4]),
        .Q(\req_data_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [5]),
        .Q(\req_data_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [6]),
        .Q(\req_data_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [7]),
        .Q(\req_data_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [8]),
        .Q(\req_data_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \req_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\state_reg[2]_1 ),
        .D(\req_data_reg[15]_1 [9]),
        .Q(\req_data_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \req_s[12]_i_1 
       (.I0(\req_bb_reg[1]_0 ),
        .I1(\state_reg[3]_0 [0]),
        .I2(\state_reg[3]_0 [1]),
        .I3(state_0),
        .I4(\state_reg[3]_0 [2]),
        .O(req_data_q));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [9]),
        .Q(\req_s_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [10]),
        .Q(req_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [11]),
        .Q(req_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_s_reg[12]_0 [0]),
        .Q(req_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_s_reg[12]_0 [1]),
        .Q(req_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_data_reg[13]_0 ),
        .D(\req_s_reg[12]_0 [2]),
        .Q(req_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [3]),
        .Q(\req_s_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [4]),
        .Q(\req_s_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [5]),
        .Q(\req_s_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [6]),
        .Q(\req_s_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [7]),
        .Q(\req_s_reg[10]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \req_s_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(req_data_q),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\req_s_reg[12]_0 [8]),
        .Q(\req_s_reg[10]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \request[0]_inv_i_1 
       (.I0(request_q[0]),
        .O(\request[0]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555555D7FFFFFFFF)) 
    \request[0]_inv_i_2 
       (.I0(ctrl_periph_tcsaj),
        .I1(\state_reg[3]_0 [2]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(\timer_reg[10]_0 ),
        .O(request_q[0]));
  LUT6 #(
    .INIT(64'hAAAAAA2800000000)) 
    \request[1]_i_1 
       (.I0(ctrl_periph_readch),
        .I1(\state_reg[3]_0 [2]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(\timer_reg[10]_0 ),
        .O(request_q[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFFF6)) 
    \request[3]_i_2 
       (.I0(\state_reg[3]_0 [2]),
        .I1(state_0),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[3]_0 [0]),
        .O(\state_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFBB)) 
    \request[4]_i_1 
       (.I0(\state[3]_i_9__0_n_0 ),
        .I1(\state_reg[3]_0 [2]),
        .I2(mreqin_db),
        .I3(state_0),
        .I4(\state_reg[3]_0 [1]),
        .I5(\state_reg[3]_0 [0]),
        .O(\request[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2800000000)) 
    \request[4]_i_2 
       (.I0(ctrl_periph_load),
        .I1(\state_reg[3]_0 [2]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(\timer_reg[10]_0 ),
        .O(request_q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \request_reg[0]_inv 
       (.C(clk_IBUF_BUFG),
        .CE(\request[4]_i_1_n_0 ),
        .CLR(\req_bb_reg[15]_1 ),
        .D(\request[0]_inv_i_1_n_0 ),
        .Q(mtcsai_TRI));
  FDCE #(
    .INIT(1'b0)) 
    \request_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\request[4]_i_1_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(request_q[1]),
        .Q(\request_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \request_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\request[4]_i_1_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(D[0]),
        .Q(\request_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \request_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\request[4]_i_1_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(D[1]),
        .Q(\request_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \request_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\request[4]_i_1_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(request_q[4]),
        .Q(\request_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F4FF)) 
    \state[0]_i_1__0 
       (.I0(\state_reg[3]_0 [2]),
        .I1(\state[3]_i_9__0_n_0 ),
        .I2(\state[0]_i_2__0_n_0 ),
        .I3(\state_reg[3]_0 [0]),
        .I4(state_0),
        .I5(\state[0]_i_3_n_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04040004)) 
    \state[0]_i_2__0 
       (.I0(\request_reg[4]_0 [2]),
        .I1(mreqin_db),
        .I2(state_0),
        .I3(\request_reg[4]_0 [0]),
        .I4(\request_reg[4]_0 [3]),
        .O(\state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \state[0]_i_3 
       (.I0(state_0),
        .I1(t12_starts[0]),
        .I2(t12_starts[1]),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(\state_reg[3]_0 [2]),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0202020)) 
    \state[1]_i_1__0 
       (.I0(state_0),
        .I1(\state_reg[3]_0 [2]),
        .I2(\timer_reg[10]_0 ),
        .I3(\state[1]_i_2__0_n_0 ),
        .I4(\state_reg[3]_0 [0]),
        .I5(\state_reg[3]_0 [1]),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000200020002)) 
    \state[1]_i_2__0 
       (.I0(mreqin_db),
        .I1(\request_reg[4]_0 [2]),
        .I2(\request_reg[4]_0 [3]),
        .I3(\state_reg[3]_0 [2]),
        .I4(t12_starts[0]),
        .I5(t12_starts[1]),
        .O(\state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h15000000)) 
    \state[2]_i_1__0 
       (.I0(\state[3]_i_6__0_n_0 ),
        .I1(t12_starts[1]),
        .I2(t12_starts[0]),
        .I3(mreqin_db),
        .I4(\timer_reg[10]_0 ),
        .O(\state[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000BFFFF)) 
    \state[2]_i_2__0 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(timer[10]),
        .I2(timer[11]),
        .I3(timer[12]),
        .I4(timer[13]),
        .O(\timer_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0101011101010101)) 
    \state[2]_i_3 
       (.I0(timer[9]),
        .I1(timer[8]),
        .I2(timer[7]),
        .I3(timer[6]),
        .I4(timer[5]),
        .I5(\state[2]_i_4_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \state[2]_i_4 
       (.I0(timer[0]),
        .I1(timer[3]),
        .I2(timer[4]),
        .I3(timer[2]),
        .I4(timer[1]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200200022)) 
    \state[3]_i_10__0 
       (.I0(\req_bb_reg[1]_0 ),
        .I1(\state_reg[3]_0 [2]),
        .I2(mreqin_db),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(state_0),
        .O(\state_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \state[3]_i_11__0 
       (.I0(\state[3]_i_16_n_0 ),
        .I1(\state[3]_i_9__0_n_0 ),
        .I2(\state[3]_i_6__0_n_0 ),
        .I3(Q[6]),
        .I4(monwt_db),
        .I5(mtcsa_n_db),
        .O(\state[3]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \state[3]_i_12 
       (.I0(timer[10]),
        .I1(timer[6]),
        .I2(timer[7]),
        .I3(timer[13]),
        .I4(timer[12]),
        .O(\state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \state[3]_i_12__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\state_reg[3]_0 [0]),
        .I3(\state_reg[3]_0 [1]),
        .I4(state_0),
        .I5(\state_reg[3]_0 [2]),
        .O(agc_fixed_read_done));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[3]_i_13 
       (.I0(timer[7]),
        .I1(timer[1]),
        .I2(timer[2]),
        .I3(timer[4]),
        .I4(timer[3]),
        .I5(timer[0]),
        .O(\state[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[3]_i_14 
       (.I0(timer[10]),
        .I1(timer[13]),
        .O(\state[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hFF008000)) 
    \state[3]_i_15 
       (.I0(timer[10]),
        .I1(timer[5]),
        .I2(timer[7]),
        .I3(timer[13]),
        .I4(timer[11]),
        .O(\state[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_16 
       (.I0(\state_reg[3]_0 [2]),
        .I1(state_0),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[3]_0 [0]),
        .O(\state[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \state[3]_i_1__0 
       (.I0(\state[3]_i_3_n_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state[3]_i_5__0_n_0 ),
        .I3(\state[3]_i_6__0_n_0 ),
        .I4(\state[3]_i_7__0_n_0 ),
        .I5(\state[3]_i_8__0_n_0 ),
        .O(\state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF33FFABFF88)) 
    \state[3]_i_2__0 
       (.I0(\state[3]_i_9__0_n_0 ),
        .I1(state_0),
        .I2(\state[3]_i_7__0_n_0 ),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(\state_reg[3]_0 [2]),
        .O(\state[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0203020000000000)) 
    \state[3]_i_3 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(\state_reg[3]_0 [2]),
        .I3(mreqin_db),
        .I4(state_0),
        .I5(Q[0]),
        .O(\state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \state[3]_i_5__0 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(mreqin_db),
        .I4(\state_reg[3]_0 [2]),
        .O(\state[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \state[3]_i_6__0 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(\state_reg[3]_0 [2]),
        .I3(state_0),
        .O(\state[3]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \state[3]_i_7__0 
       (.I0(mreqin_db),
        .I1(t12_starts[1]),
        .I2(t12_starts[0]),
        .O(\state[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hABAAEAAA)) 
    \state[3]_i_8__0 
       (.I0(\state[3]_i_11__0_n_0 ),
        .I1(\state_reg[3]_0 [0]),
        .I2(\state_reg[3]_0 [1]),
        .I3(Q[4]),
        .I4(\state_reg[3]_0 [2]),
        .O(\state[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \state[3]_i_9__0 
       (.I0(\state[3]_i_12_n_0 ),
        .I1(timer[8]),
        .I2(\state[3]_i_13_n_0 ),
        .I3(timer[9]),
        .I4(\state[3]_i_14_n_0 ),
        .I5(\state[3]_i_15_n_0 ),
        .O(\state[3]_i_9__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\state[3]_i_1__0_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(state_0));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\state[3]_i_1__0_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\state[3]_i_1__0_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(\state_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\state[3]_i_1__0_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\state[3]_i_2__0_n_0 ),
        .Q(\state_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h0000AADA)) 
    \t12_starts[0]_i_1 
       (.I0(t12_starts[0]),
        .I1(t12_starts[1]),
        .I2(Q[6]),
        .I3(mt12_q),
        .I4(\state[3]_i_6__0_n_0 ),
        .O(\t12_starts[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h0000CCEC)) 
    \t12_starts[1]_i_1 
       (.I0(t12_starts[0]),
        .I1(t12_starts[1]),
        .I2(Q[6]),
        .I3(mt12_q),
        .I4(\state[3]_i_6__0_n_0 ),
        .O(\t12_starts[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \t12_starts_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\t12_starts[0]_i_1_n_0 ),
        .Q(t12_starts[0]));
  FDCE #(
    .INIT(1'b0)) 
    \t12_starts_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\req_bb_reg[11]_0 ),
        .D(\t12_starts[1]_i_1_n_0 ),
        .Q(t12_starts[1]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \timer[0]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[10]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[11]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[12]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \timer[13]_i_1 
       (.I0(\timer_reg[10]_0 ),
        .I1(\state_reg[3]_0 [0]),
        .I2(\state_reg[3]_0 [1]),
        .I3(state_0),
        .I4(\state_reg[3]_0 [2]),
        .O(\timer[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[13]_i_2 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[1]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[2]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[3]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[4]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[5]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[6]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[7]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[8]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \timer[9]_i_1 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\state_reg[3]_0 [1]),
        .I2(state_0),
        .I3(\state_reg[3]_0 [2]),
        .I4(timer0[9]),
        .O(p_1_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\req_bb_reg[11]_0 ),
        .D(p_1_in[0]),
        .Q(timer[0]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[10]),
        .Q(timer[10]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[11]),
        .Q(timer[11]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[12]),
        .Q(timer[12]));
  CARRY4 \timer_reg[12]_i_2 
       (.CI(\timer_reg[8]_i_2_n_0 ),
        .CO({\timer_reg[12]_i_2_n_0 ,\timer_reg[12]_i_2_n_1 ,\timer_reg[12]_i_2_n_2 ,\timer_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(timer0[12:9]),
        .S(timer[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[13]),
        .Q(timer[13]));
  CARRY4 \timer_reg[13]_i_3 
       (.CI(\timer_reg[12]_i_2_n_0 ),
        .CO(\NLW_timer_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_timer_reg[13]_i_3_O_UNCONNECTED [3:1],timer0[13]}),
        .S({1'b0,1'b0,1'b0,timer[13]}));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[1]),
        .Q(timer[1]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[2]),
        .Q(timer[2]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[3]),
        .Q(timer[3]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[4]),
        .Q(timer[4]));
  CARRY4 \timer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[4]_i_2_n_0 ,\timer_reg[4]_i_2_n_1 ,\timer_reg[4]_i_2_n_2 ,\timer_reg[4]_i_2_n_3 }),
        .CYINIT(timer[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(timer0[4:1]),
        .S(timer[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[5]),
        .Q(timer[5]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[6]),
        .Q(timer[6]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[7]),
        .Q(timer[7]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[8]),
        .Q(timer[8]));
  CARRY4 \timer_reg[8]_i_2 
       (.CI(\timer_reg[4]_i_2_n_0 ),
        .CO({\timer_reg[8]_i_2_n_0 ,\timer_reg[8]_i_2_n_1 ,\timer_reg[8]_i_2_n_2 ,\timer_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(timer0[8:5]),
        .S(timer[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \timer_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\timer[13]_i_1_n_0 ),
        .CLR(\state_reg[2]_1 ),
        .D(p_1_in[9]),
        .Q(timer[9]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \val[12]_i_4 
       (.I0(\state_reg[3]_0 [1]),
        .I1(\state_reg[3]_0 [2]),
        .O(\state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \val[3]_i_4 
       (.I0(\state_reg[3]_0 [2]),
        .I1(\state_reg[3]_0 [1]),
        .I2(\state_reg[3]_0 [0]),
        .O(\state_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \val[5]_i_1__8 
       (.I0(mwfbg_db),
        .I1(s_only),
        .I2(\state_reg[3]_0 [0]),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [2]),
        .I5(Q[5]),
        .O(\out_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    write_done_i_1
       (.I0(write_done_reg),
        .I1(ctrl_write_en),
        .I2(\state_reg[3]_0 [2]),
        .I3(state_0),
        .I4(\state_reg[3]_0 [1]),
        .I5(\state_reg[3]_0 [0]),
        .O(write_done20_out));
endmodule

(* CHECK_LICENSE_TYPE = "read_byte_fifo,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module read_byte_fifo
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    almost_empty,
    wr_rst_busy,
    rd_rst_busy);
  input rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [7:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [7:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ ALMOST_EMPTY" *) output almost_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire almost_empty;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [14:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [14:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [14:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "15" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "1" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "32767" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "32766" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "15" *) 
  (* C_RD_DEPTH = "32768" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "15" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "15" *) 
  (* C_WR_DEPTH = "32768" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "15" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  read_byte_fifo_fifo_generator_v13_2_3 U0
       (.almost_empty(almost_empty),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[14:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[14:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[14:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "15" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module read_byte_fifo_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [14:0]src_in_bin;
  input dest_clk;
  output [14:0]dest_out_bin;

  wire [14:0]async_path;
  wire [13:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [14:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [14:0]\dest_graysync_ff[1] ;
  wire [14:0]dest_out_bin;
  wire [13:0]gray_enc;
  wire src_clk;
  wire [14:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[13]),
        .Q(\dest_graysync_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[14]),
        .Q(\dest_graysync_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [13]),
        .Q(\dest_graysync_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [14]),
        .Q(\dest_graysync_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(binval[4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[1] [10]),
        .I1(\dest_graysync_ff[1] [12]),
        .I2(\dest_graysync_ff[1] [14]),
        .I3(\dest_graysync_ff[1] [13]),
        .I4(\dest_graysync_ff[1] [11]),
        .O(binval[10]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[11]_i_1 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [13]),
        .I2(\dest_graysync_ff[1] [14]),
        .I3(\dest_graysync_ff[1] [12]),
        .O(binval[11]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[12]_i_1 
       (.I0(\dest_graysync_ff[1] [12]),
        .I1(\dest_graysync_ff[1] [14]),
        .I2(\dest_graysync_ff[1] [13]),
        .O(binval[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[13]_i_1 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [14]),
        .O(binval[13]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(binval[4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(binval[4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(binval[4]),
        .O(binval[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(binval[9]),
        .I4(\dest_graysync_ff[1] [7]),
        .I5(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(binval[9]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(binval[9]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(binval[9]),
        .I2(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(binval[9]),
        .O(binval[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [13]),
        .I3(\dest_graysync_ff[1] [14]),
        .I4(\dest_graysync_ff[1] [12]),
        .I5(\dest_graysync_ff[1] [10]),
        .O(binval[9]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[12]),
        .Q(dest_out_bin[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[13]),
        .Q(dest_out_bin[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [14]),
        .Q(dest_out_bin[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[12]),
        .I1(src_in_bin[11]),
        .O(gray_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[12]_i_1 
       (.I0(src_in_bin[13]),
        .I1(src_in_bin[12]),
        .O(gray_enc[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[13]_i_1 
       (.I0(src_in_bin[14]),
        .I1(src_in_bin[13]),
        .O(gray_enc[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[13] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[13]),
        .Q(async_path[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[14] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[14]),
        .Q(async_path[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "15" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module read_byte_fifo_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [14:0]src_in_bin;
  input dest_clk;
  output [14:0]dest_out_bin;

  wire [14:0]async_path;
  wire [13:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [14:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [14:0]\dest_graysync_ff[1] ;
  wire [14:0]dest_out_bin;
  wire [13:0]gray_enc;
  wire src_clk;
  wire [14:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[12]),
        .Q(\dest_graysync_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[13]),
        .Q(\dest_graysync_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[14]),
        .Q(\dest_graysync_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [12]),
        .Q(\dest_graysync_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [13]),
        .Q(\dest_graysync_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [14]),
        .Q(\dest_graysync_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(binval[4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[1] [10]),
        .I1(\dest_graysync_ff[1] [12]),
        .I2(\dest_graysync_ff[1] [14]),
        .I3(\dest_graysync_ff[1] [13]),
        .I4(\dest_graysync_ff[1] [11]),
        .O(binval[10]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[11]_i_1 
       (.I0(\dest_graysync_ff[1] [11]),
        .I1(\dest_graysync_ff[1] [13]),
        .I2(\dest_graysync_ff[1] [14]),
        .I3(\dest_graysync_ff[1] [12]),
        .O(binval[11]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[12]_i_1 
       (.I0(\dest_graysync_ff[1] [12]),
        .I1(\dest_graysync_ff[1] [14]),
        .I2(\dest_graysync_ff[1] [13]),
        .O(binval[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[13]_i_1 
       (.I0(\dest_graysync_ff[1] [13]),
        .I1(\dest_graysync_ff[1] [14]),
        .O(binval[13]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(binval[4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(binval[4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(binval[4]),
        .O(binval[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(binval[9]),
        .I4(\dest_graysync_ff[1] [7]),
        .I5(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(binval[9]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(binval[9]),
        .I3(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(binval[9]),
        .I2(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[1] [8]),
        .I1(binval[9]),
        .O(binval[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[1] [9]),
        .I1(\dest_graysync_ff[1] [11]),
        .I2(\dest_graysync_ff[1] [13]),
        .I3(\dest_graysync_ff[1] [14]),
        .I4(\dest_graysync_ff[1] [12]),
        .I5(\dest_graysync_ff[1] [10]),
        .O(binval[9]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[12]),
        .Q(dest_out_bin[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[13]),
        .Q(dest_out_bin[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [14]),
        .Q(dest_out_bin[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[11]_i_1 
       (.I0(src_in_bin[12]),
        .I1(src_in_bin[11]),
        .O(gray_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[12]_i_1 
       (.I0(src_in_bin[13]),
        .I1(src_in_bin[12]),
        .O(gray_enc[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[13]_i_1 
       (.I0(src_in_bin[14]),
        .I1(src_in_bin[13]),
        .O(gray_enc[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[12] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[12]),
        .Q(async_path[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[13] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[13]),
        .Q(async_path[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[14] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[14]),
        .Q(async_path[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module read_byte_fifo_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module read_byte_fifo_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module read_byte_fifo_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module read_byte_fifo_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "read_fifo,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module read_fifo
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [39:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [39:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire clk;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [13:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [13:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [13:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "14" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "40" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "40" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "14" *) 
  (* C_RD_DEPTH = "8192" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "13" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "14" *) 
  (* C_WR_DEPTH = "8192" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "13" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  read_fifo_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[13:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[13:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[13:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module register
   (\val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    clk_IBUF_BUFG,
    \val_reg[1]_0 );
  output [15:0]\val_reg[16]_0 ;
  input [0:0]\val_reg[16]_1 ;
  input [15:0]\val_reg[16]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire [15:0]\val_reg[16]_0 ;
  wire [0:0]\val_reg[16]_1 ;
  wire [15:0]\val_reg[16]_2 ;
  wire \val_reg[1]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [9]),
        .Q(\val_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [10]),
        .Q(\val_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [11]),
        .Q(\val_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [12]),
        .Q(\val_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [13]),
        .Q(\val_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [14]),
        .Q(\val_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [15]),
        .Q(\val_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [0]),
        .Q(\val_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [1]),
        .Q(\val_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [2]),
        .Q(\val_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [3]),
        .Q(\val_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [4]),
        .Q(\val_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [5]),
        .Q(\val_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [6]),
        .Q(\val_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [7]),
        .Q(\val_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [8]),
        .Q(\val_reg[16]_0 [8]));
endmodule

module register2
   (\val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    \val_reg[3]_1 ,
    clk_IBUF_BUFG,
    \val_reg[3]_2 ,
    \val_reg[2]_1 ,
    \val_reg[1]_1 );
  output \val_reg[3]_0 ;
  output \val_reg[2]_0 ;
  output \val_reg[1]_0 ;
  input \val_reg[3]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[3]_2 ;
  input \val_reg[2]_1 ;
  input \val_reg[1]_1 ;

  wire clk_IBUF_BUFG;
  wire \val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[2]_1 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[3]_1 ;
  wire \val_reg[3]_2 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[3]_2 ),
        .D(\val_reg[1]_1 ),
        .Q(\val_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[3]_2 ),
        .D(\val_reg[2]_1 ),
        .Q(\val_reg[2]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\val_reg[3]_2 ),
        .D(\val_reg[3]_1 ),
        .Q(\val_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "register2" *) 
module register2__parameterized0
   (D,
    Q,
    \val_reg[5]_0 ,
    \val_reg[9]_0 ,
    \val_reg[2]_0 ,
    \val_reg[4]_0 ,
    \val_reg[5]_1 ,
    \val_reg[3]_0 ,
    \val_reg[2]_1 ,
    \val_reg[3]_1 ,
    \val_reg[1]_0 ,
    \val_reg[1]_1 ,
    \val_reg[3]_2 ,
    \val_reg[3]_3 ,
    \val_reg[1]_2 ,
    \val_reg[5]_2 ,
    \val_reg[5]_3 ,
    \val_reg[3]_4 ,
    \val_reg[3]_5 ,
    \val_reg[1]_3 ,
    \val_reg[5]_4 ,
    chan772,
    addrb,
    \val_reg[3]_6 ,
    \val_reg[9]_1 ,
    \val_reg[7]_0 ,
    \val_reg[7]_1 ,
    \val_reg[3]_7 ,
    \val_reg[8]_0 ,
    E,
    \out_reg[12] ,
    \val_reg[12]_0 ,
    \val_reg[12]_1 ,
    \val_reg[12]_2 ,
    \val_reg[12]_3 ,
    \val_reg[1]_4 ,
    \val_reg[1]_5 ,
    \mon_word_reg[16] ,
    \writeback_eaddr_reg[9] ,
    \writeback_eaddr_reg[10] ,
    \writeback_eaddr_reg[11] ,
    mrchg,
    rxor_32_i_2_0,
    msqext_db,
    rxor_32_reg,
    \writeback_eaddr_reg[1] ,
    \writeback_eaddr_reg[1]_0 ,
    mamu_pp,
    \writeback_eaddr_reg[1]_1 ,
    \writeback_eaddr_reg[1]_2 ,
    rxor_32,
    clk_IBUF_BUFG,
    \val_reg[12]_4 ,
    \val_reg[3]_8 );
  output [11:0]D;
  output [11:0]Q;
  output [0:0]\val_reg[5]_0 ;
  output \val_reg[9]_0 ;
  output [0:0]\val_reg[2]_0 ;
  output [0:0]\val_reg[4]_0 ;
  output [0:0]\val_reg[5]_1 ;
  output [0:0]\val_reg[3]_0 ;
  output [0:0]\val_reg[2]_1 ;
  output [0:0]\val_reg[3]_1 ;
  output [0:0]\val_reg[1]_0 ;
  output [0:0]\val_reg[1]_1 ;
  output [0:0]\val_reg[3]_2 ;
  output [0:0]\val_reg[3]_3 ;
  output [0:0]\val_reg[1]_2 ;
  output [0:0]\val_reg[5]_2 ;
  output [0:0]\val_reg[5]_3 ;
  output [0:0]\val_reg[3]_4 ;
  output \val_reg[3]_5 ;
  output \val_reg[1]_3 ;
  output \val_reg[5]_4 ;
  output chan772;
  output [0:0]addrb;
  output [2:0]\val_reg[3]_6 ;
  output \val_reg[9]_1 ;
  output [0:0]\val_reg[7]_0 ;
  output \val_reg[7]_1 ;
  output \val_reg[3]_7 ;
  output \val_reg[8]_0 ;
  output [0:0]E;
  output \out_reg[12] ;
  input [11:0]\val_reg[12]_0 ;
  input \val_reg[12]_1 ;
  input [11:0]\val_reg[12]_2 ;
  input \val_reg[12]_3 ;
  input \val_reg[1]_4 ;
  input \val_reg[1]_5 ;
  input [0:0]\mon_word_reg[16] ;
  input \writeback_eaddr_reg[9] ;
  input \writeback_eaddr_reg[10] ;
  input \writeback_eaddr_reg[11] ;
  input mrchg;
  input [5:0]rxor_32_i_2_0;
  input msqext_db;
  input [1:0]rxor_32_reg;
  input \writeback_eaddr_reg[1] ;
  input \writeback_eaddr_reg[1]_0 ;
  input mamu_pp;
  input \writeback_eaddr_reg[1]_1 ;
  input \writeback_eaddr_reg[1]_2 ;
  input rxor_32;
  input clk_IBUF_BUFG;
  input \val_reg[12]_4 ;
  input \val_reg[3]_8 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]addrb;
  wire chan772;
  wire \chan77[9]_i_4_n_0 ;
  wire clk_IBUF_BUFG;
  wire \ems/state2 ;
  wire mamu_pp;
  wire \mdt_OBUFT[16]_inst_i_13_n_0 ;
  wire \mdt_OBUFT[16]_inst_i_14_n_0 ;
  wire \mon_dsky/rxor_start ;
  wire [0:0]\mon_word_reg[16] ;
  wire mrchg;
  wire msqext_db;
  wire \next_s_reg[12]_i_1_n_2 ;
  wire \next_s_reg[12]_i_1_n_3 ;
  wire \next_s_reg[5]_i_1_n_0 ;
  wire \next_s_reg[5]_i_1_n_1 ;
  wire \next_s_reg[5]_i_1_n_2 ;
  wire \next_s_reg[5]_i_1_n_3 ;
  wire \next_s_reg[9]_i_1_n_0 ;
  wire \next_s_reg[9]_i_1_n_1 ;
  wire \next_s_reg[9]_i_1_n_2 ;
  wire \next_s_reg[9]_i_1_n_3 ;
  wire \out_reg[12] ;
  wire [11:0]p_1_in;
  wire \read_word[16]_i_5_n_0 ;
  wire \read_word[16]_i_7_n_0 ;
  wire rxor_32;
  wire [5:0]rxor_32_i_2_0;
  wire rxor_32_i_3_n_0;
  wire rxor_32_i_4_n_0;
  wire [1:0]rxor_32_reg;
  wire \val[12]_i_1__7_n_0 ;
  wire \val[15]_i_3__0_n_0 ;
  wire \val[15]_i_3__1_n_0 ;
  wire \val[15]_i_3__2_n_0 ;
  wire \val[15]_i_3__3_n_0 ;
  wire \val[15]_i_3__4_n_0 ;
  wire \val[15]_i_3__7_n_0 ;
  wire \val[15]_i_5_n_0 ;
  wire [11:0]\val_reg[12]_0 ;
  wire \val_reg[12]_1 ;
  wire [11:0]\val_reg[12]_2 ;
  wire \val_reg[12]_3 ;
  wire \val_reg[12]_4 ;
  wire [0:0]\val_reg[1]_0 ;
  wire [0:0]\val_reg[1]_1 ;
  wire [0:0]\val_reg[1]_2 ;
  wire \val_reg[1]_3 ;
  wire \val_reg[1]_4 ;
  wire \val_reg[1]_5 ;
  wire [0:0]\val_reg[2]_0 ;
  wire [0:0]\val_reg[2]_1 ;
  wire [0:0]\val_reg[3]_0 ;
  wire [0:0]\val_reg[3]_1 ;
  wire [0:0]\val_reg[3]_2 ;
  wire [0:0]\val_reg[3]_3 ;
  wire [0:0]\val_reg[3]_4 ;
  wire \val_reg[3]_5 ;
  wire [2:0]\val_reg[3]_6 ;
  wire \val_reg[3]_7 ;
  wire \val_reg[3]_8 ;
  wire [0:0]\val_reg[4]_0 ;
  wire [0:0]\val_reg[5]_0 ;
  wire [0:0]\val_reg[5]_1 ;
  wire [0:0]\val_reg[5]_2 ;
  wire [0:0]\val_reg[5]_3 ;
  wire \val_reg[5]_4 ;
  wire [0:0]\val_reg[7]_0 ;
  wire \val_reg[7]_1 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;
  wire \val_reg[9]_1 ;
  wire \writeback_eaddr_reg[10] ;
  wire \writeback_eaddr_reg[11] ;
  wire \writeback_eaddr_reg[1] ;
  wire \writeback_eaddr_reg[1]_0 ;
  wire \writeback_eaddr_reg[1]_1 ;
  wire \writeback_eaddr_reg[1]_2 ;
  wire \writeback_eaddr_reg[9] ;
  wire [3:2]\NLW_next_s_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_s_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \ch15_read_sr[0]_i_1 
       (.I0(\val_reg[7]_1 ),
        .O(\val_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ch15_read_sr[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\val_reg[3]_7 ),
        .O(\val_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \ch15_read_sr[0]_i_3 
       (.I0(Q[2]),
        .I1(mrchg),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\val_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \chan77[9]_i_3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\chan77[9]_i_4_n_0 ),
        .O(chan772));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \chan77[9]_i_4 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\chan77[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mdt_OBUFT[16]_inst_i_10 
       (.I0(\mdt_OBUFT[16]_inst_i_13_n_0 ),
        .I1(\mdt_OBUFT[16]_inst_i_14_n_0 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\val_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mdt_OBUFT[16]_inst_i_13 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\mdt_OBUFT[16]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \mdt_OBUFT[16]_inst_i_14 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\mdt_OBUFT[16]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \next_s[1]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  CARRY4 \next_s_reg[12]_i_1 
       (.CI(\next_s_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_s_reg[12]_i_1_CO_UNCONNECTED [3:2],\next_s_reg[12]_i_1_n_2 ,\next_s_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_s_reg[12]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,Q[11:9]}));
  CARRY4 \next_s_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_s_reg[5]_i_1_n_0 ,\next_s_reg[5]_i_1_n_1 ,\next_s_reg[5]_i_1_n_2 ,\next_s_reg[5]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(Q[4:1]));
  CARRY4 \next_s_reg[9]_i_1 
       (.CI(\next_s_reg[5]_i_1_n_0 ),
        .CO({\next_s_reg[9]_i_1_n_0 ,\next_s_reg[9]_i_1_n_1 ,\next_s_reg[9]_i_1_n_2 ,\next_s_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(Q[8:5]));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \read_word[16]_i_1 
       (.I0(\ems/state2 ),
        .I1(msqext_db),
        .I2(\writeback_eaddr_reg[1] ),
        .I3(\writeback_eaddr_reg[1]_0 ),
        .I4(\read_word[16]_i_5_n_0 ),
        .I5(mamu_pp),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \read_word[16]_i_2 
       (.I0(Q[4]),
        .I1(\read_word[16]_i_7_n_0 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\ems/state2 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \read_word[16]_i_5 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\writeback_eaddr_reg[1]_1 ),
        .I3(\val_reg[3]_6 [2]),
        .I4(\writeback_eaddr_reg[1]_2 ),
        .O(\read_word[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_word[16]_i_7 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[11]),
        .O(\read_word[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rope_mem_i_8
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\mon_word_reg[16] ),
        .O(addrb));
  LUT3 #(
    .INIT(8'hDC)) 
    rxor_32_i_1
       (.I0(rxor_32_reg[1]),
        .I1(\mon_dsky/rxor_start ),
        .I2(rxor_32),
        .O(\out_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    rxor_32_i_2
       (.I0(rxor_32_i_3_n_0),
        .I1(rxor_32_i_2_0[0]),
        .I2(rxor_32_i_2_0[3]),
        .I3(msqext_db),
        .I4(rxor_32_i_4_n_0),
        .I5(\val_reg[8]_0 ),
        .O(\mon_dsky/rxor_start ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    rxor_32_i_3
       (.I0(rxor_32_i_2_0[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(rxor_32_reg[0]),
        .O(rxor_32_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    rxor_32_i_4
       (.I0(rxor_32_i_2_0[2]),
        .I1(rxor_32_i_2_0[4]),
        .I2(rxor_32_i_2_0[1]),
        .I3(Q[1]),
        .O(rxor_32_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxor_32_i_5
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[6]),
        .O(\val_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[10]_i_1__6 
       (.I0(\val_reg[12]_0 [9]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [9]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[9]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[11]_i_1__6 
       (.I0(\val_reg[12]_0 [10]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [10]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[10]),
        .O(p_1_in[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \val[12]_i_1__7 
       (.I0(\val_reg[1]_4 ),
        .I1(\val_reg[12]_1 ),
        .O(\val[12]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[12]_i_2 
       (.I0(\val_reg[12]_0 [11]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [11]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \val[15]_i_1__10 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(\val[15]_i_3__3_n_0 ),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\val_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \val[15]_i_1__11 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\val[15]_i_3__2_n_0 ),
        .I5(Q[0]),
        .O(\val_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \val[15]_i_1__12 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\val[15]_i_5_n_0 ),
        .I5(Q[0]),
        .O(\val_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \val[15]_i_1__13 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\val[15]_i_5_n_0 ),
        .I5(Q[2]),
        .O(\val_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \val[15]_i_1__14 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\val[15]_i_3__1_n_0 ),
        .I5(Q[3]),
        .O(\val_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \val[15]_i_1__15 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\val[15]_i_3__1_n_0 ),
        .I5(Q[1]),
        .O(\val_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \val[15]_i_1__16 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\val[15]_i_3__2_n_0 ),
        .I5(Q[2]),
        .O(\val_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \val[15]_i_1__17 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\val[15]_i_3__0_n_0 ),
        .I5(Q[0]),
        .O(\val_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \val[15]_i_1__18 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(\val[15]_i_3__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\val_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \val[15]_i_1__7 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\val[15]_i_3__4_n_0 ),
        .I5(Q[3]),
        .O(\val_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \val[15]_i_1__9 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(\val[15]_i_3__7_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\val_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[15]_i_3__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\val[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[15]_i_3__1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\val[15]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[15]_i_3__2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .O(\val[15]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \val[15]_i_3__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\val[15]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[15]_i_3__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\val[15]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \val[15]_i_3__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(\val_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \val[15]_i_3__6 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\val_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \val[15]_i_3__7 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\val[15]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \val[15]_i_4 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\val_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val[15]_i_5 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\val[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[1]_i_1__7 
       (.I0(\val_reg[12]_0 [0]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [0]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[2]_i_1__7 
       (.I0(\val_reg[12]_0 [1]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [1]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[3]_i_1__7 
       (.I0(\val_reg[12]_0 [2]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [2]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \val[3]_i_3__0 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\val[15]_i_5_n_0 ),
        .I5(Q[0]),
        .O(\val_reg[3]_5 ));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[4]_i_1__7 
       (.I0(\val_reg[12]_0 [3]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [3]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[5]_i_1__6 
       (.I0(\val_reg[12]_0 [4]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [4]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \val[5]_i_1__9 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\val[15]_i_3__2_n_0 ),
        .I5(Q[0]),
        .O(\val_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[6]_i_1__6 
       (.I0(\val_reg[12]_0 [5]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [5]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[7]_i_1__6 
       (.I0(\val_reg[12]_0 [6]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [6]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \val[7]_i_1__8 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(\val[15]_i_3__3_n_0 ),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\val_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[8]_i_1__6 
       (.I0(\val_reg[12]_0 [7]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [7]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \val[8]_i_1__8 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\val[15]_i_5_n_0 ),
        .I5(Q[0]),
        .O(\val_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \val[8]_i_1__9 
       (.I0(\val_reg[1]_5 ),
        .I1(\val_reg[9]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\val[15]_i_5_n_0 ),
        .I5(Q[1]),
        .O(\val_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB8B8)) 
    \val[9]_i_1__6 
       (.I0(\val_reg[12]_0 [8]),
        .I1(\val_reg[12]_1 ),
        .I2(\val_reg[12]_2 [8]),
        .I3(\val_reg[12]_3 ),
        .I4(Q[8]),
        .O(p_1_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[3]_8 ),
        .D(p_1_in[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val[12]_i_1__7_n_0 ),
        .CLR(\val_reg[12]_4 ),
        .D(p_1_in[8]),
        .Q(Q[8]));
  LUT3 #(
    .INIT(8'hA2)) 
    \writeback_eaddr[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\writeback_eaddr_reg[10] ),
        .O(\val_reg[3]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \writeback_eaddr[11]_i_1 
       (.I0(\writeback_eaddr_reg[11] ),
        .I1(Q[9]),
        .I2(Q[8]),
        .O(\val_reg[3]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \writeback_eaddr[9]_i_1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(\writeback_eaddr_reg[9] ),
        .O(\val_reg[3]_6 [0]));
endmodule

(* ORIG_REF_NAME = "register2" *) 
module register2__parameterized1
   (rst_n,
    Q,
    \val_reg[15]_0 ,
    \val_reg[14]_0 ,
    \val_reg[13]_0 ,
    \val_reg[12]_0 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_0 ,
    \val_reg[7]_0 ,
    \val_reg[6]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    rst_n_IBUF,
    \val_reg[7]_1 ,
    \val_reg[7]_2 ,
    \val_reg[7]_3 ,
    \val_reg[7]_4 ,
    \val_reg[5]_0 ,
    \val_reg[2]_1 ,
    read_msg_queue_i_165,
    read_msg_queue_i_165_0,
    read_msg_queue_i_165_1,
    read_msg_queue_i_100,
    read_msg_queue_i_238,
    read_msg_queue_i_243,
    read_msg_queue_i_248,
    \val_reg[16]_0 ,
    D,
    clk_IBUF_BUFG);
  output rst_n;
  output [15:0]Q;
  output \val_reg[15]_0 ;
  output \val_reg[14]_0 ;
  output \val_reg[13]_0 ;
  output \val_reg[12]_0 ;
  output \val_reg[11]_0 ;
  output \val_reg[10]_0 ;
  output \val_reg[9]_0 ;
  output \val_reg[8]_0 ;
  output \val_reg[7]_0 ;
  output \val_reg[6]_0 ;
  output \val_reg[4]_0 ;
  output \val_reg[3]_0 ;
  output \val_reg[2]_0 ;
  output \val_reg[1]_0 ;
  input rst_n_IBUF;
  input [2:0]\val_reg[7]_1 ;
  input \val_reg[7]_2 ;
  input \val_reg[7]_3 ;
  input \val_reg[7]_4 ;
  input \val_reg[5]_0 ;
  input \val_reg[2]_1 ;
  input [13:0]read_msg_queue_i_165;
  input [1:0]read_msg_queue_i_165_0;
  input [4:0]read_msg_queue_i_165_1;
  input [10:0]read_msg_queue_i_100;
  input read_msg_queue_i_238;
  input read_msg_queue_i_243;
  input read_msg_queue_i_248;
  input [0:0]\val_reg[16]_0 ;
  input [12:0]D;
  input clk_IBUF_BUFG;

  wire [12:0]D;
  wire [15:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:0]read_msg_queue_i_100;
  wire [13:0]read_msg_queue_i_165;
  wire [1:0]read_msg_queue_i_165_0;
  wire [4:0]read_msg_queue_i_165_1;
  wire read_msg_queue_i_238;
  wire read_msg_queue_i_243;
  wire read_msg_queue_i_248;
  wire rst_n;
  wire rst_n_IBUF;
  wire \val[2]_i_1__8_n_0 ;
  wire \val[5]_i_1__7_n_0 ;
  wire \val[7]_i_1__7_n_0 ;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15]_0 ;
  wire [0:0]\val_reg[16]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[2]_1 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire [2:0]\val_reg[7]_1 ;
  wire \val_reg[7]_2 ;
  wire \val_reg[7]_3 ;
  wire \val_reg[7]_4 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \active_cmd[39]_i_1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_183
       (.I0(Q[11]),
        .I1(read_msg_queue_i_165[10]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[10]),
        .I4(read_msg_queue_i_165_0[1]),
        .I5(read_msg_queue_i_165_1[1]),
        .O(\val_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_189
       (.I0(Q[10]),
        .I1(read_msg_queue_i_165[9]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[9]),
        .I4(read_msg_queue_i_165_0[1]),
        .I5(read_msg_queue_i_165_1[0]),
        .O(\val_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    read_msg_queue_i_195
       (.I0(Q[9]),
        .I1(read_msg_queue_i_165[8]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[8]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    read_msg_queue_i_201
       (.I0(Q[8]),
        .I1(read_msg_queue_i_165[7]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[7]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    read_msg_queue_i_207
       (.I0(Q[7]),
        .I1(read_msg_queue_i_165[6]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[6]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    read_msg_queue_i_215
       (.I0(Q[6]),
        .I1(read_msg_queue_i_165[5]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[5]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    read_msg_queue_i_221
       (.I0(Q[5]),
        .I1(read_msg_queue_i_165[4]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[4]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    read_msg_queue_i_255
       (.I0(Q[14]),
        .I1(read_msg_queue_i_165[13]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_165_1[4]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    read_msg_queue_i_257
       (.I0(Q[13]),
        .I1(read_msg_queue_i_165[12]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_165_1[3]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    read_msg_queue_i_259
       (.I0(Q[12]),
        .I1(read_msg_queue_i_165[11]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_165_1[2]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    read_msg_queue_i_273
       (.I0(Q[3]),
        .I1(read_msg_queue_i_165[3]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[3]),
        .I4(read_msg_queue_i_165_0[1]),
        .O(\val_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_280
       (.I0(Q[2]),
        .I1(read_msg_queue_i_165[2]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[2]),
        .I4(read_msg_queue_i_165_0[1]),
        .I5(read_msg_queue_i_238),
        .O(\val_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_286
       (.I0(Q[1]),
        .I1(read_msg_queue_i_165[1]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[1]),
        .I4(read_msg_queue_i_165_0[1]),
        .I5(read_msg_queue_i_243),
        .O(\val_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_292
       (.I0(Q[0]),
        .I1(read_msg_queue_i_165[0]),
        .I2(read_msg_queue_i_165_0[0]),
        .I3(read_msg_queue_i_100[0]),
        .I4(read_msg_queue_i_165_0[1]),
        .I5(read_msg_queue_i_248),
        .O(\val_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0CFFAEAE)) 
    \val[2]_i_1__8 
       (.I0(\val_reg[7]_1 [0]),
        .I1(Q[1]),
        .I2(\val_reg[7]_2 ),
        .I3(\val_reg[2]_1 ),
        .I4(\val_reg[7]_4 ),
        .O(\val[2]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h0CFFAEAE)) 
    \val[5]_i_1__7 
       (.I0(\val_reg[7]_1 [1]),
        .I1(Q[4]),
        .I2(\val_reg[7]_2 ),
        .I3(\val_reg[5]_0 ),
        .I4(\val_reg[7]_4 ),
        .O(\val[5]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h0CFFAEAE)) 
    \val[7]_i_1__7 
       (.I0(\val_reg[7]_1 [2]),
        .I1(Q[6]),
        .I2(\val_reg[7]_2 ),
        .I3(\val_reg[7]_3 ),
        .I4(\val_reg[7]_4 ),
        .O(\val[7]_i_1__7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[6]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[7]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[8]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[9]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[10]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[11]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[12]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(\val[2]_i_1__8_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[1]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[2]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(\val[5]_i_1__7_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[3]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(\val[7]_i_1__7_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[4]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_0 ),
        .CLR(rst_n),
        .D(D[5]),
        .Q(Q[8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_0
   (rst_n,
    \val_reg[16]_0 ,
    \val_reg[16]_1 ,
    rst_n_IBUF,
    read_msg_queue_i_76,
    read_msg_queue_i_76_0,
    read_msg_queue_i_76_1,
    \val_reg[1]_0 ,
    \val_reg[16]_2 ,
    clk_IBUF_BUFG);
  output rst_n;
  output \val_reg[16]_0 ;
  output [15:0]\val_reg[16]_1 ;
  input rst_n_IBUF;
  input [2:0]read_msg_queue_i_76;
  input [0:0]read_msg_queue_i_76_0;
  input read_msg_queue_i_76_1;
  input [0:0]\val_reg[1]_0 ;
  input [15:0]\val_reg[16]_2 ;
  input clk_IBUF_BUFG;

  wire clk_IBUF_BUFG;
  wire [2:0]read_msg_queue_i_76;
  wire [0:0]read_msg_queue_i_76_0;
  wire read_msg_queue_i_76_1;
  wire rst_n;
  wire rst_n_IBUF;
  wire \val_reg[16]_0 ;
  wire [15:0]\val_reg[16]_1 ;
  wire [15:0]\val_reg[16]_2 ;
  wire [0:0]\val_reg[1]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \active_cmd[31]_i_1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    read_msg_queue_i_164
       (.I0(\val_reg[16]_1 [15]),
        .I1(read_msg_queue_i_76[1]),
        .I2(read_msg_queue_i_76_0),
        .I3(read_msg_queue_i_76[0]),
        .I4(read_msg_queue_i_76[2]),
        .I5(read_msg_queue_i_76_1),
        .O(\val_reg[16]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [9]),
        .Q(\val_reg[16]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [10]),
        .Q(\val_reg[16]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [11]),
        .Q(\val_reg[16]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [12]),
        .Q(\val_reg[16]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [13]),
        .Q(\val_reg[16]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [14]),
        .Q(\val_reg[16]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [15]),
        .Q(\val_reg[16]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [0]),
        .Q(\val_reg[16]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [1]),
        .Q(\val_reg[16]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [2]),
        .Q(\val_reg[16]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [3]),
        .Q(\val_reg[16]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [4]),
        .Q(\val_reg[16]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [5]),
        .Q(\val_reg[16]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [6]),
        .Q(\val_reg[16]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [7]),
        .Q(\val_reg[16]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(rst_n),
        .D(\val_reg[16]_2 [8]),
        .Q(\val_reg[16]_1 [8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_1
   (\val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    clk_IBUF_BUFG,
    \val_reg[1]_0 );
  output [15:0]\val_reg[16]_0 ;
  input [0:0]\val_reg[16]_1 ;
  input [15:0]\val_reg[16]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[1]_0 ;

  wire clk_IBUF_BUFG;
  wire [15:0]\val_reg[16]_0 ;
  wire [0:0]\val_reg[16]_1 ;
  wire [15:0]\val_reg[16]_2 ;
  wire \val_reg[1]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [9]),
        .Q(\val_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [10]),
        .Q(\val_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [11]),
        .Q(\val_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [12]),
        .Q(\val_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [13]),
        .Q(\val_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [14]),
        .Q(\val_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [15]),
        .Q(\val_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [0]),
        .Q(\val_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [1]),
        .Q(\val_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [2]),
        .Q(\val_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [3]),
        .Q(\val_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [4]),
        .Q(\val_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [5]),
        .Q(\val_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [6]),
        .Q(\val_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [7]),
        .Q(\val_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[1]_0 ),
        .D(\val_reg[16]_2 [8]),
        .Q(\val_reg[16]_0 [8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_2
   (\val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    clk_IBUF_BUFG,
    \val_reg[16]_3 );
  output [15:0]\val_reg[16]_0 ;
  input [0:0]\val_reg[16]_1 ;
  input [15:0]\val_reg[16]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[16]_3 ;

  wire clk_IBUF_BUFG;
  wire [15:0]\val_reg[16]_0 ;
  wire [0:0]\val_reg[16]_1 ;
  wire [15:0]\val_reg[16]_2 ;
  wire \val_reg[16]_3 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [9]),
        .Q(\val_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [10]),
        .Q(\val_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [11]),
        .Q(\val_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [12]),
        .Q(\val_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [13]),
        .Q(\val_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [14]),
        .Q(\val_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [15]),
        .Q(\val_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [0]),
        .Q(\val_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [1]),
        .Q(\val_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [2]),
        .Q(\val_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [3]),
        .Q(\val_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [4]),
        .Q(\val_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [5]),
        .Q(\val_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [6]),
        .Q(\val_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [7]),
        .Q(\val_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [8]),
        .Q(\val_reg[16]_0 [8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_3
   (p_match_reg,
    \val_reg[16]_0 ,
    p_match,
    w_mode,
    \val_reg[1]_0 ,
    \val_reg[16]_1 ,
    clk_IBUF_BUFG,
    \val_reg[16]_2 );
  output p_match_reg;
  output [15:0]\val_reg[16]_0 ;
  input p_match;
  input [0:0]w_mode;
  input [0:0]\val_reg[1]_0 ;
  input [15:0]\val_reg[16]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[16]_2 ;

  wire clk_IBUF_BUFG;
  wire p_match;
  wire p_match_reg;
  wire [15:0]\val_reg[16]_0 ;
  wire [15:0]\val_reg[16]_1 ;
  wire \val_reg[16]_2 ;
  wire [0:0]\val_reg[1]_0 ;
  wire [0:0]w_mode;

  LUT2 #(
    .INIT(4'h7)) 
    \val[16]_i_6__0 
       (.I0(p_match),
        .I1(w_mode),
        .O(p_match_reg));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [9]),
        .Q(\val_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [10]),
        .Q(\val_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [11]),
        .Q(\val_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [12]),
        .Q(\val_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [13]),
        .Q(\val_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [14]),
        .Q(\val_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [15]),
        .Q(\val_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [0]),
        .Q(\val_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [1]),
        .Q(\val_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [2]),
        .Q(\val_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [3]),
        .Q(\val_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [4]),
        .Q(\val_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [5]),
        .Q(\val_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [6]),
        .Q(\val_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [7]),
        .Q(\val_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[16]_2 ),
        .D(\val_reg[16]_1 [8]),
        .Q(\val_reg[16]_0 [8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_4
   (\val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \val_reg[16]_2 ,
    clk_IBUF_BUFG,
    \val_reg[16]_3 );
  output [15:0]\val_reg[16]_0 ;
  input [0:0]\val_reg[16]_1 ;
  input [15:0]\val_reg[16]_2 ;
  input clk_IBUF_BUFG;
  input \val_reg[16]_3 ;

  wire clk_IBUF_BUFG;
  wire [15:0]\val_reg[16]_0 ;
  wire [0:0]\val_reg[16]_1 ;
  wire [15:0]\val_reg[16]_2 ;
  wire \val_reg[16]_3 ;

  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [9]),
        .Q(\val_reg[16]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [10]),
        .Q(\val_reg[16]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [11]),
        .Q(\val_reg[16]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [12]),
        .Q(\val_reg[16]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [13]),
        .Q(\val_reg[16]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [14]),
        .Q(\val_reg[16]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [15]),
        .Q(\val_reg[16]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [0]),
        .Q(\val_reg[16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [1]),
        .Q(\val_reg[16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [2]),
        .Q(\val_reg[16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [3]),
        .Q(\val_reg[16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [4]),
        .Q(\val_reg[16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [5]),
        .Q(\val_reg[16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [6]),
        .Q(\val_reg[16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [7]),
        .Q(\val_reg[16]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_1 ),
        .CLR(\val_reg[16]_3 ),
        .D(\val_reg[16]_2 [8]),
        .Q(\val_reg[16]_0 [8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register_5
   (\val_reg[16]_0 ,
    \val_reg[16]_1 ,
    \active_cmd_reg[18] ,
    \active_cmd_reg[18]_0 ,
    \active_cmd_reg[18]_1 ,
    \val_reg[12]_0 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_0 ,
    \val_reg[7]_0 ,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \active_cmd_reg[18]_2 ,
    \active_cmd_reg[18]_3 ,
    \active_cmd_reg[18]_4 ,
    \active_cmd_reg[18]_5 ,
    read_msg_queue_i_164,
    read_msg_queue_i_79,
    read_msg_queue_i_164_0,
    read_msg_queue_i_164_1,
    read_msg_queue_i_79_0,
    read_msg_queue_i_88,
    read_msg_queue_i_94,
    read_msg_queue_i_144,
    read_msg_queue_i_149,
    read_msg_queue_i_154,
    read_msg_queue_i_159,
    \val_reg[16]_2 ,
    \val_reg[16]_3 ,
    clk_IBUF_BUFG,
    \val_reg[16]_4 );
  output \val_reg[16]_0 ;
  output [15:0]\val_reg[16]_1 ;
  output \active_cmd_reg[18] ;
  output \active_cmd_reg[18]_0 ;
  output \active_cmd_reg[18]_1 ;
  output \val_reg[12]_0 ;
  output \val_reg[11]_0 ;
  output \val_reg[10]_0 ;
  output \val_reg[9]_0 ;
  output \val_reg[8]_0 ;
  output \val_reg[7]_0 ;
  output \val_reg[6]_0 ;
  output \val_reg[5]_0 ;
  output \active_cmd_reg[18]_2 ;
  output \active_cmd_reg[18]_3 ;
  output \active_cmd_reg[18]_4 ;
  output \active_cmd_reg[18]_5 ;
  input [15:0]read_msg_queue_i_164;
  input [2:0]read_msg_queue_i_79;
  input [15:0]read_msg_queue_i_164_0;
  input [15:0]read_msg_queue_i_164_1;
  input read_msg_queue_i_79_0;
  input read_msg_queue_i_88;
  input read_msg_queue_i_94;
  input read_msg_queue_i_144;
  input read_msg_queue_i_149;
  input read_msg_queue_i_154;
  input read_msg_queue_i_159;
  input [0:0]\val_reg[16]_2 ;
  input [15:0]\val_reg[16]_3 ;
  input clk_IBUF_BUFG;
  input \val_reg[16]_4 ;

  wire \active_cmd_reg[18] ;
  wire \active_cmd_reg[18]_0 ;
  wire \active_cmd_reg[18]_1 ;
  wire \active_cmd_reg[18]_2 ;
  wire \active_cmd_reg[18]_3 ;
  wire \active_cmd_reg[18]_4 ;
  wire \active_cmd_reg[18]_5 ;
  wire clk_IBUF_BUFG;
  wire read_msg_queue_i_144;
  wire read_msg_queue_i_149;
  wire read_msg_queue_i_154;
  wire read_msg_queue_i_159;
  wire [15:0]read_msg_queue_i_164;
  wire [15:0]read_msg_queue_i_164_0;
  wire [15:0]read_msg_queue_i_164_1;
  wire read_msg_queue_i_254_n_0;
  wire read_msg_queue_i_256_n_0;
  wire read_msg_queue_i_258_n_0;
  wire read_msg_queue_i_272_n_0;
  wire read_msg_queue_i_279_n_0;
  wire read_msg_queue_i_285_n_0;
  wire read_msg_queue_i_291_n_0;
  wire [2:0]read_msg_queue_i_79;
  wire read_msg_queue_i_79_0;
  wire read_msg_queue_i_88;
  wire read_msg_queue_i_94;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[16]_0 ;
  wire [15:0]\val_reg[16]_1 ;
  wire [0:0]\val_reg[16]_2 ;
  wire [15:0]\val_reg[16]_3 ;
  wire \val_reg[16]_4 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  MUXF7 read_msg_queue_i_165
       (.I0(read_msg_queue_i_254_n_0),
        .I1(read_msg_queue_i_79_0),
        .O(\active_cmd_reg[18] ),
        .S(read_msg_queue_i_79[2]));
  MUXF7 read_msg_queue_i_174
       (.I0(read_msg_queue_i_256_n_0),
        .I1(read_msg_queue_i_88),
        .O(\active_cmd_reg[18]_0 ),
        .S(read_msg_queue_i_79[2]));
  MUXF7 read_msg_queue_i_178
       (.I0(read_msg_queue_i_258_n_0),
        .I1(read_msg_queue_i_94),
        .O(\active_cmd_reg[18]_1 ),
        .S(read_msg_queue_i_79[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_184
       (.I0(\val_reg[16]_1 [11]),
        .I1(read_msg_queue_i_164[11]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[11]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[11]),
        .O(\val_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_190
       (.I0(\val_reg[16]_1 [10]),
        .I1(read_msg_queue_i_164[10]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[10]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[10]),
        .O(\val_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_196
       (.I0(\val_reg[16]_1 [9]),
        .I1(read_msg_queue_i_164[9]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[9]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[9]),
        .O(\val_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_202
       (.I0(\val_reg[16]_1 [8]),
        .I1(read_msg_queue_i_164[8]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[8]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[8]),
        .O(\val_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_208
       (.I0(\val_reg[16]_1 [7]),
        .I1(read_msg_queue_i_164[7]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[7]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[7]),
        .O(\val_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_216
       (.I0(\val_reg[16]_1 [6]),
        .I1(read_msg_queue_i_164[6]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[6]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[6]),
        .O(\val_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_222
       (.I0(\val_reg[16]_1 [5]),
        .I1(read_msg_queue_i_164[5]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[5]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[5]),
        .O(\val_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_227
       (.I0(\val_reg[16]_1 [4]),
        .I1(read_msg_queue_i_164[4]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[4]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[4]),
        .O(\val_reg[5]_0 ));
  MUXF7 read_msg_queue_i_232
       (.I0(read_msg_queue_i_272_n_0),
        .I1(read_msg_queue_i_144),
        .O(\active_cmd_reg[18]_2 ),
        .S(read_msg_queue_i_79[2]));
  MUXF7 read_msg_queue_i_238
       (.I0(read_msg_queue_i_279_n_0),
        .I1(read_msg_queue_i_149),
        .O(\active_cmd_reg[18]_3 ),
        .S(read_msg_queue_i_79[2]));
  MUXF7 read_msg_queue_i_243
       (.I0(read_msg_queue_i_285_n_0),
        .I1(read_msg_queue_i_154),
        .O(\active_cmd_reg[18]_4 ),
        .S(read_msg_queue_i_79[2]));
  MUXF7 read_msg_queue_i_248
       (.I0(read_msg_queue_i_291_n_0),
        .I1(read_msg_queue_i_159),
        .O(\active_cmd_reg[18]_5 ),
        .S(read_msg_queue_i_79[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_253
       (.I0(\val_reg[16]_1 [15]),
        .I1(read_msg_queue_i_164[15]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[15]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[15]),
        .O(\val_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_254
       (.I0(\val_reg[16]_1 [14]),
        .I1(read_msg_queue_i_164[14]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[14]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[14]),
        .O(read_msg_queue_i_254_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_256
       (.I0(\val_reg[16]_1 [13]),
        .I1(read_msg_queue_i_164[13]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[13]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[13]),
        .O(read_msg_queue_i_256_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_258
       (.I0(\val_reg[16]_1 [12]),
        .I1(read_msg_queue_i_164[12]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[12]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[12]),
        .O(read_msg_queue_i_258_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_272
       (.I0(\val_reg[16]_1 [3]),
        .I1(read_msg_queue_i_164[3]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[3]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[3]),
        .O(read_msg_queue_i_272_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_279
       (.I0(\val_reg[16]_1 [2]),
        .I1(read_msg_queue_i_164[2]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[2]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[2]),
        .O(read_msg_queue_i_279_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_285
       (.I0(\val_reg[16]_1 [1]),
        .I1(read_msg_queue_i_164[1]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[1]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[1]),
        .O(read_msg_queue_i_285_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    read_msg_queue_i_291
       (.I0(\val_reg[16]_1 [0]),
        .I1(read_msg_queue_i_164[0]),
        .I2(read_msg_queue_i_79[0]),
        .I3(read_msg_queue_i_164_0[0]),
        .I4(read_msg_queue_i_79[1]),
        .I5(read_msg_queue_i_164_1[0]),
        .O(read_msg_queue_i_291_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [9]),
        .Q(\val_reg[16]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [10]),
        .Q(\val_reg[16]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [11]),
        .Q(\val_reg[16]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [12]),
        .Q(\val_reg[16]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [13]),
        .Q(\val_reg[16]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [14]),
        .Q(\val_reg[16]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [15]),
        .Q(\val_reg[16]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [0]),
        .Q(\val_reg[16]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [1]),
        .Q(\val_reg[16]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [2]),
        .Q(\val_reg[16]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [3]),
        .Q(\val_reg[16]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [4]),
        .Q(\val_reg[16]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [5]),
        .Q(\val_reg[16]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [6]),
        .Q(\val_reg[16]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [7]),
        .Q(\val_reg[16]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[16]_2 ),
        .CLR(\val_reg[16]_4 ),
        .D(\val_reg[16]_3 [8]),
        .Q(\val_reg[16]_1 [8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module register__parameterized0
   (addrb,
    \val_reg[5]_0 ,
    Q,
    fext,
    \val_reg[1]_0 ,
    \val_reg[5]_1 ,
    clk_IBUF_BUFG,
    \val_reg[2]_0 ,
    \val_reg[1]_1 );
  output [4:0]addrb;
  output [4:0]\val_reg[5]_0 ;
  input [0:0]Q;
  input [7:5]fext;
  input [0:0]\val_reg[1]_0 ;
  input [4:0]\val_reg[5]_1 ;
  input clk_IBUF_BUFG;
  input \val_reg[2]_0 ;
  input \val_reg[1]_1 ;

  wire [0:0]Q;
  wire [4:0]addrb;
  wire clk_IBUF_BUFG;
  wire [7:5]fext;
  wire [0:0]\val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[2]_0 ;
  wire [4:0]\val_reg[5]_0 ;
  wire [4:0]\val_reg[5]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    rope_mem_i_3
       (.I0(\val_reg[5]_0 [3]),
        .I1(fext[7]),
        .I2(\val_reg[5]_0 [4]),
        .I3(Q),
        .O(addrb[4]));
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    rope_mem_i_4
       (.I0(\val_reg[5]_0 [4]),
        .I1(\val_reg[5]_0 [3]),
        .I2(fext[6]),
        .I3(fext[7]),
        .I4(Q),
        .O(addrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    rope_mem_i_5
       (.I0(\val_reg[5]_0 [3]),
        .I1(fext[7]),
        .I2(fext[5]),
        .I3(\val_reg[5]_0 [4]),
        .I4(Q),
        .O(addrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rope_mem_i_6
       (.I0(\val_reg[5]_0 [2]),
        .I1(Q),
        .O(addrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rope_mem_i_7
       (.I0(\val_reg[5]_0 [1]),
        .I1(Q),
        .O(addrb[0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[1]_1 ),
        .D(\val_reg[5]_1 [0]),
        .Q(\val_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[2]_0 ),
        .D(\val_reg[5]_1 [1]),
        .Q(\val_reg[5]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[2]_0 ),
        .D(\val_reg[5]_1 [2]),
        .Q(\val_reg[5]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[2]_0 ),
        .D(\val_reg[5]_1 [3]),
        .Q(\val_reg[5]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\val_reg[1]_0 ),
        .CLR(\val_reg[2]_0 ),
        .D(\val_reg[5]_1 [4]),
        .Q(\val_reg[5]_0 [4]));
endmodule

module restart_monitor
   (chan77,
    \mdt_TRI[9] ,
    \mdt_TRI[8] ,
    \mdt_TRI[7] ,
    \mdt_TRI[6] ,
    \mdt_TRI[5] ,
    \mdt_TRI[4] ,
    \mdt_TRI[3] ,
    \mdt_TRI[2] ,
    \mdt_TRI[1] ,
    mdt1,
    \mdt_OBUFT[3]_inst_i_1_0 ,
    \mdt_OBUFT[1]_inst_i_1_0 ,
    mdt_periph,
    \mdt_OBUFT[1]_inst_i_1_1 ,
    \mdt_OBUFT[2]_inst_i_1_0 ,
    \mdt_OBUFT[3]_inst_i_1_1 ,
    \mdt_OBUFT[4]_inst_i_1_0 ,
    mdt_dsky,
    \mdt_OBUFT[7]_inst_i_1_0 ,
    \mdt_OBUFT[5]_inst_i_1_0 ,
    \mdt_OBUFT[9]_inst_i_1_0 ,
    \mdt_OBUFT[9]_inst_i_1_1 ,
    \mdt_OBUFT[8]_inst_i_1_0 ,
    \mdt_OBUFT[8]_inst_i_1_1 ,
    \mdt_OBUFT[7]_inst_i_1_1 ,
    \mdt_OBUFT[6]_inst_i_1_0 ,
    \chan77_reg[9]_0 ,
    clk_IBUF_BUFG,
    \chan77_reg[2]_0 ,
    \chan77_reg[8]_0 ,
    \chan77_reg[7]_0 ,
    \chan77_reg[6]_0 ,
    \chan77_reg[5]_0 ,
    \chan77_reg[4]_0 ,
    \chan77_reg[3]_0 ,
    \chan77_reg[2]_1 ,
    \chan77_reg[1]_0 );
  output [9:1]chan77;
  output \mdt_TRI[9] ;
  output \mdt_TRI[8] ;
  output \mdt_TRI[7] ;
  output \mdt_TRI[6] ;
  output \mdt_TRI[5] ;
  output \mdt_TRI[4] ;
  output \mdt_TRI[3] ;
  output \mdt_TRI[2] ;
  output \mdt_TRI[1] ;
  input mdt1;
  input [2:0]\mdt_OBUFT[3]_inst_i_1_0 ;
  input \mdt_OBUFT[1]_inst_i_1_0 ;
  input [2:0]mdt_periph;
  input \mdt_OBUFT[1]_inst_i_1_1 ;
  input \mdt_OBUFT[2]_inst_i_1_0 ;
  input \mdt_OBUFT[3]_inst_i_1_1 ;
  input \mdt_OBUFT[4]_inst_i_1_0 ;
  input [2:0]mdt_dsky;
  input [3:0]\mdt_OBUFT[7]_inst_i_1_0 ;
  input \mdt_OBUFT[5]_inst_i_1_0 ;
  input \mdt_OBUFT[9]_inst_i_1_0 ;
  input \mdt_OBUFT[9]_inst_i_1_1 ;
  input \mdt_OBUFT[8]_inst_i_1_0 ;
  input \mdt_OBUFT[8]_inst_i_1_1 ;
  input \mdt_OBUFT[7]_inst_i_1_1 ;
  input \mdt_OBUFT[6]_inst_i_1_0 ;
  input \chan77_reg[9]_0 ;
  input clk_IBUF_BUFG;
  input \chan77_reg[2]_0 ;
  input \chan77_reg[8]_0 ;
  input \chan77_reg[7]_0 ;
  input \chan77_reg[6]_0 ;
  input \chan77_reg[5]_0 ;
  input \chan77_reg[4]_0 ;
  input \chan77_reg[3]_0 ;
  input \chan77_reg[2]_1 ;
  input \chan77_reg[1]_0 ;

  wire [9:1]chan77;
  wire \chan77_reg[1]_0 ;
  wire \chan77_reg[2]_0 ;
  wire \chan77_reg[2]_1 ;
  wire \chan77_reg[3]_0 ;
  wire \chan77_reg[4]_0 ;
  wire \chan77_reg[5]_0 ;
  wire \chan77_reg[6]_0 ;
  wire \chan77_reg[7]_0 ;
  wire \chan77_reg[8]_0 ;
  wire \chan77_reg[9]_0 ;
  wire clk_IBUF_BUFG;
  wire mdt1;
  wire \mdt_OBUFT[1]_inst_i_1_0 ;
  wire \mdt_OBUFT[1]_inst_i_1_1 ;
  wire \mdt_OBUFT[1]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[2]_inst_i_1_0 ;
  wire \mdt_OBUFT[2]_inst_i_2_n_0 ;
  wire [2:0]\mdt_OBUFT[3]_inst_i_1_0 ;
  wire \mdt_OBUFT[3]_inst_i_1_1 ;
  wire \mdt_OBUFT[3]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[4]_inst_i_1_0 ;
  wire \mdt_OBUFT[4]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[5]_inst_i_1_0 ;
  wire \mdt_OBUFT[5]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[6]_inst_i_1_0 ;
  wire \mdt_OBUFT[6]_inst_i_2_n_0 ;
  wire [3:0]\mdt_OBUFT[7]_inst_i_1_0 ;
  wire \mdt_OBUFT[7]_inst_i_1_1 ;
  wire \mdt_OBUFT[7]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[8]_inst_i_1_0 ;
  wire \mdt_OBUFT[8]_inst_i_1_1 ;
  wire \mdt_OBUFT[8]_inst_i_2_n_0 ;
  wire \mdt_OBUFT[9]_inst_i_1_0 ;
  wire \mdt_OBUFT[9]_inst_i_1_1 ;
  wire \mdt_OBUFT[9]_inst_i_2_n_0 ;
  wire \mdt_TRI[1] ;
  wire \mdt_TRI[2] ;
  wire \mdt_TRI[3] ;
  wire \mdt_TRI[4] ;
  wire \mdt_TRI[5] ;
  wire \mdt_TRI[6] ;
  wire \mdt_TRI[7] ;
  wire \mdt_TRI[8] ;
  wire \mdt_TRI[9] ;
  wire [2:0]mdt_dsky;
  wire [2:0]mdt_periph;

  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[1]_0 ),
        .Q(chan77[1]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[2]_1 ),
        .Q(chan77[2]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[3]_0 ),
        .Q(chan77[3]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[4]_0 ),
        .Q(chan77[4]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[5]_0 ),
        .Q(chan77[5]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[6]_0 ),
        .Q(chan77[6]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[7]_0 ),
        .Q(chan77[7]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[8]_0 ),
        .Q(chan77[8]));
  FDCE #(
    .INIT(1'b0)) 
    \chan77_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\chan77_reg[2]_0 ),
        .D(\chan77_reg[9]_0 ),
        .Q(chan77[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[1]_inst_i_1 
       (.I0(\mdt_OBUFT[1]_inst_i_2_n_0 ),
        .O(\mdt_TRI[1] ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \mdt_OBUFT[1]_inst_i_2 
       (.I0(chan77[1]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[3]_inst_i_1_0 [0]),
        .I3(\mdt_OBUFT[1]_inst_i_1_0 ),
        .I4(mdt_periph[0]),
        .I5(\mdt_OBUFT[1]_inst_i_1_1 ),
        .O(\mdt_OBUFT[1]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[2]_inst_i_1 
       (.I0(\mdt_OBUFT[2]_inst_i_2_n_0 ),
        .O(\mdt_TRI[2] ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \mdt_OBUFT[2]_inst_i_2 
       (.I0(chan77[2]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[3]_inst_i_1_0 [1]),
        .I3(\mdt_OBUFT[1]_inst_i_1_0 ),
        .I4(mdt_periph[1]),
        .I5(\mdt_OBUFT[2]_inst_i_1_0 ),
        .O(\mdt_OBUFT[2]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[3]_inst_i_1 
       (.I0(\mdt_OBUFT[3]_inst_i_2_n_0 ),
        .O(\mdt_TRI[3] ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \mdt_OBUFT[3]_inst_i_2 
       (.I0(chan77[3]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[3]_inst_i_1_0 [2]),
        .I3(\mdt_OBUFT[1]_inst_i_1_0 ),
        .I4(mdt_periph[2]),
        .I5(\mdt_OBUFT[3]_inst_i_1_1 ),
        .O(\mdt_OBUFT[3]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[4]_inst_i_1 
       (.I0(\mdt_OBUFT[4]_inst_i_2_n_0 ),
        .O(\mdt_TRI[4] ));
  LUT5 #(
    .INIT(32'h00000007)) 
    \mdt_OBUFT[4]_inst_i_2 
       (.I0(chan77[4]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[4]_inst_i_1_0 ),
        .I3(mdt_dsky[0]),
        .I4(\mdt_OBUFT[7]_inst_i_1_0 [0]),
        .O(\mdt_OBUFT[4]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[5]_inst_i_1 
       (.I0(\mdt_OBUFT[5]_inst_i_2_n_0 ),
        .O(\mdt_TRI[5] ));
  LUT5 #(
    .INIT(32'h00000007)) 
    \mdt_OBUFT[5]_inst_i_2 
       (.I0(chan77[5]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[5]_inst_i_1_0 ),
        .I3(mdt_dsky[1]),
        .I4(\mdt_OBUFT[7]_inst_i_1_0 [1]),
        .O(\mdt_OBUFT[5]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[6]_inst_i_1 
       (.I0(\mdt_OBUFT[6]_inst_i_2_n_0 ),
        .O(\mdt_TRI[6] ));
  LUT5 #(
    .INIT(32'h00000007)) 
    \mdt_OBUFT[6]_inst_i_2 
       (.I0(chan77[6]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[6]_inst_i_1_0 ),
        .I3(mdt_dsky[2]),
        .I4(\mdt_OBUFT[7]_inst_i_1_0 [2]),
        .O(\mdt_OBUFT[6]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[7]_inst_i_1 
       (.I0(\mdt_OBUFT[7]_inst_i_2_n_0 ),
        .O(\mdt_TRI[7] ));
  LUT5 #(
    .INIT(32'h00000007)) 
    \mdt_OBUFT[7]_inst_i_2 
       (.I0(chan77[7]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[7]_inst_i_1_1 ),
        .I3(mdt_dsky[2]),
        .I4(\mdt_OBUFT[7]_inst_i_1_0 [3]),
        .O(\mdt_OBUFT[7]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[8]_inst_i_1 
       (.I0(\mdt_OBUFT[8]_inst_i_2_n_0 ),
        .O(\mdt_TRI[8] ));
  LUT4 #(
    .INIT(16'h0007)) 
    \mdt_OBUFT[8]_inst_i_2 
       (.I0(chan77[8]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[8]_inst_i_1_0 ),
        .I3(\mdt_OBUFT[8]_inst_i_1_1 ),
        .O(\mdt_OBUFT[8]_inst_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mdt_OBUFT[9]_inst_i_1 
       (.I0(\mdt_OBUFT[9]_inst_i_2_n_0 ),
        .O(\mdt_TRI[9] ));
  LUT4 #(
    .INIT(16'h0007)) 
    \mdt_OBUFT[9]_inst_i_2 
       (.I0(chan77[9]),
        .I1(mdt1),
        .I2(\mdt_OBUFT[9]_inst_i_1_0 ),
        .I3(\mdt_OBUFT[9]_inst_i_1_1 ),
        .O(\mdt_OBUFT[9]_inst_i_2_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "rope_sim_mem,blk_mem_gen_v8_4_2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module rope_sim_mem
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    web,
    addrb,
    dinb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [15:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [15:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [15:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [15:0]dinb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [15:0]doutb;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [15:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "16" *) 
  (* C_ADDRB_WIDTH = "16" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "1" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "30" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     37.6219 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rope_sim_mem.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "65536" *) 
  (* C_READ_DEPTH_B = "65536" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "65536" *) 
  (* C_WRITE_DEPTH_B = "65536" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  rope_sim_mem_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[15:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[15:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

module start_stop
   (prog_step_match_reg_0,
    proceeding,
    stop_cause,
    mstrt_TRI,
    \stop_cause_reg[9]_0 ,
    \stop_cause_reg[5]_0 ,
    prog_step_match_reg_1,
    clk_IBUF_BUFG,
    prog_step_match_reg_2,
    proceeding_reg_0,
    \stop_cause_reg[9]_1 ,
    \stop_cause_reg[8]_0 ,
    \stop_cause_reg[7]_0 ,
    \stop_cause_reg[6]_0 ,
    \stop_cause_reg[5]_1 ,
    \stop_cause_reg[4]_0 ,
    \stop_cause_reg[3]_0 ,
    \stop_cause_reg[2]_0 ,
    \stop_cause_reg[1]_0 ,
    \stop_cause_reg[0]_0 ,
    mstrt_reg_0,
    mstrt_reg_1,
    proceed_req,
    mnisq_db);
  output prog_step_match_reg_0;
  output proceeding;
  output [10:0]stop_cause;
  output mstrt_TRI;
  output \stop_cause_reg[9]_0 ;
  output \stop_cause_reg[5]_0 ;
  input prog_step_match_reg_1;
  input clk_IBUF_BUFG;
  input prog_step_match_reg_2;
  input proceeding_reg_0;
  input \stop_cause_reg[9]_1 ;
  input \stop_cause_reg[8]_0 ;
  input \stop_cause_reg[7]_0 ;
  input \stop_cause_reg[6]_0 ;
  input \stop_cause_reg[5]_1 ;
  input \stop_cause_reg[4]_0 ;
  input \stop_cause_reg[3]_0 ;
  input \stop_cause_reg[2]_0 ;
  input \stop_cause_reg[1]_0 ;
  input \stop_cause_reg[0]_0 ;
  input mstrt_reg_0;
  input mstrt_reg_1;
  input proceed_req;
  input mnisq_db;

  wire clk_IBUF_BUFG;
  wire mnisq_db;
  wire mstrt_TRI;
  wire mstrt_reg_0;
  wire mstrt_reg_1;
  wire proceed_req;
  wire proceeding;
  wire proceeding_reg_0;
  wire prog_step_match_reg_0;
  wire prog_step_match_reg_1;
  wire prog_step_match_reg_2;
  wire [10:0]stop_cause;
  wire \stop_cause[10]_i_1_n_0 ;
  wire \stop_cause_reg[0]_0 ;
  wire \stop_cause_reg[1]_0 ;
  wire \stop_cause_reg[2]_0 ;
  wire \stop_cause_reg[3]_0 ;
  wire \stop_cause_reg[4]_0 ;
  wire \stop_cause_reg[5]_0 ;
  wire \stop_cause_reg[5]_1 ;
  wire \stop_cause_reg[6]_0 ;
  wire \stop_cause_reg[7]_0 ;
  wire \stop_cause_reg[8]_0 ;
  wire \stop_cause_reg[9]_0 ;
  wire \stop_cause_reg[9]_1 ;

  LUT5 #(
    .INIT(32'h00000001)) 
    mstp_OBUFT_inst_i_2
       (.I0(stop_cause[9]),
        .I1(stop_cause[10]),
        .I2(stop_cause[6]),
        .I3(stop_cause[7]),
        .I4(stop_cause[8]),
        .O(\stop_cause_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mstp_OBUFT_inst_i_3
       (.I0(stop_cause[5]),
        .I1(stop_cause[3]),
        .I2(stop_cause[4]),
        .I3(stop_cause[0]),
        .I4(stop_cause[1]),
        .I5(stop_cause[2]),
        .O(\stop_cause_reg[5]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    mstrt_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mstrt_reg_1),
        .D(mstrt_reg_0),
        .Q(mstrt_TRI));
  FDCE #(
    .INIT(1'b0)) 
    proceeding_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(proceeding_reg_0),
        .Q(proceeding));
  FDCE #(
    .INIT(1'b0)) 
    prog_step_match_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(prog_step_match_reg_1),
        .Q(prog_step_match_reg_0));
  LUT5 #(
    .INIT(32'h55551000)) 
    \stop_cause[10]_i_1 
       (.I0(proceed_req),
        .I1(proceeding),
        .I2(prog_step_match_reg_0),
        .I3(mnisq_db),
        .I4(stop_cause[10]),
        .O(\stop_cause[10]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[0]_0 ),
        .Q(stop_cause[0]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause[10]_i_1_n_0 ),
        .Q(stop_cause[10]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[1]_0 ),
        .Q(stop_cause[1]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[2]_0 ),
        .Q(stop_cause[2]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[3]_0 ),
        .Q(stop_cause[3]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[4]_0 ),
        .Q(stop_cause[4]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[5]_1 ),
        .Q(stop_cause[5]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[6]_0 ),
        .Q(stop_cause[6]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[7]_0 ),
        .Q(stop_cause[7]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[8]_0 ),
        .Q(stop_cause[8]));
  FDCE #(
    .INIT(1'b0)) 
    \stop_cause_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(prog_step_match_reg_2),
        .D(\stop_cause_reg[9]_1 ),
        .Q(stop_cause[9]));
endmodule

module status_regs
   (rst_n,
    alarms,
    read_done,
    \adc_vccint_reg[15]_0 ,
    \adc_vccint_reg[14]_0 ,
    \adc_vccint_reg[13]_0 ,
    \adc_vccint_reg[12]_0 ,
    \adc_vccint_reg[11]_0 ,
    \adc_vccint_reg[10]_0 ,
    \adc_vccint_reg[9]_0 ,
    \adc_vccint_reg[8]_0 ,
    \adc_vccint_reg[7]_0 ,
    \adc_vccint_reg[6]_0 ,
    \adc_vccint_reg[5]_0 ,
    \adc_vccint_reg[4]_0 ,
    \adc_vccint_reg[3]_0 ,
    \adc_vccint_reg[2]_0 ,
    \adc_vccint_reg[1]_0 ,
    \adc_vccint_reg[0]_0 ,
    \adc_mtemp_reg[15]_0 ,
    \adc_bplssw_reg[15]_0 ,
    \adc_p4sw_reg[15]_0 ,
    \read_data_reg[15]_0 ,
    clk_IBUF_BUFG,
    p4sw_p,
    p4sw_n,
    mtemp_p,
    mtemp_n,
    bplssw_p,
    bplssw_n,
    p3v3io_p,
    p3v3io_n,
    \alarms_reg[11]_0 ,
    \adc_bplssw_reg[15]_1 ,
    \alarms_reg[10]_0 ,
    \alarms_reg[9]_0 ,
    \alarms_reg[8]_0 ,
    \alarms_reg[7]_0 ,
    \alarms_reg[6]_0 ,
    \alarms_reg[5]_0 ,
    \alarms_reg[4]_0 ,
    \alarms_reg[3]_0 ,
    \alarms_reg[2]_0 ,
    \alarms_reg[1]_0 ,
    \alarms_reg[0]_0 ,
    status_read_en,
    \read_data_reg[15]_1 ,
    rst_n_IBUF,
    \read_data_reg[15]_2 ,
    Q,
    E,
    D,
    \read_data_reg[0]_0 );
  output rst_n;
  output [11:0]alarms;
  output read_done;
  output \adc_vccint_reg[15]_0 ;
  output \adc_vccint_reg[14]_0 ;
  output \adc_vccint_reg[13]_0 ;
  output \adc_vccint_reg[12]_0 ;
  output \adc_vccint_reg[11]_0 ;
  output \adc_vccint_reg[10]_0 ;
  output \adc_vccint_reg[9]_0 ;
  output \adc_vccint_reg[8]_0 ;
  output \adc_vccint_reg[7]_0 ;
  output \adc_vccint_reg[6]_0 ;
  output \adc_vccint_reg[5]_0 ;
  output \adc_vccint_reg[4]_0 ;
  output \adc_vccint_reg[3]_0 ;
  output \adc_vccint_reg[2]_0 ;
  output \adc_vccint_reg[1]_0 ;
  output \adc_vccint_reg[0]_0 ;
  output [15:0]\adc_mtemp_reg[15]_0 ;
  output [15:0]\adc_bplssw_reg[15]_0 ;
  output [15:0]\adc_p4sw_reg[15]_0 ;
  output [15:0]\read_data_reg[15]_0 ;
  input clk_IBUF_BUFG;
  input p4sw_p;
  input p4sw_n;
  input mtemp_p;
  input mtemp_n;
  input bplssw_p;
  input bplssw_n;
  input p3v3io_p;
  input p3v3io_n;
  input \alarms_reg[11]_0 ;
  input \adc_bplssw_reg[15]_1 ;
  input \alarms_reg[10]_0 ;
  input \alarms_reg[9]_0 ;
  input \alarms_reg[8]_0 ;
  input \alarms_reg[7]_0 ;
  input \alarms_reg[6]_0 ;
  input \alarms_reg[5]_0 ;
  input \alarms_reg[4]_0 ;
  input \alarms_reg[3]_0 ;
  input \alarms_reg[2]_0 ;
  input \alarms_reg[1]_0 ;
  input \alarms_reg[0]_0 ;
  input status_read_en;
  input \read_data_reg[15]_1 ;
  input rst_n_IBUF;
  input \read_data_reg[15]_2 ;
  input [0:0]Q;
  input [0:0]E;
  input [15:0]D;
  input \read_data_reg[0]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire adc_bplssw;
  wire [15:0]\adc_bplssw_reg[15]_0 ;
  wire \adc_bplssw_reg[15]_1 ;
  wire [4:0]adc_channel;
  wire [15:0]adc_do;
  wire adc_drdy;
  wire adc_eoc;
  wire adc_mtemp;
  wire [15:0]\adc_mtemp_reg[15]_0 ;
  wire adc_p3v3io;
  wire \adc_p3v3io_reg_n_0_[0] ;
  wire \adc_p3v3io_reg_n_0_[10] ;
  wire \adc_p3v3io_reg_n_0_[11] ;
  wire \adc_p3v3io_reg_n_0_[12] ;
  wire \adc_p3v3io_reg_n_0_[13] ;
  wire \adc_p3v3io_reg_n_0_[14] ;
  wire \adc_p3v3io_reg_n_0_[15] ;
  wire \adc_p3v3io_reg_n_0_[1] ;
  wire \adc_p3v3io_reg_n_0_[2] ;
  wire \adc_p3v3io_reg_n_0_[3] ;
  wire \adc_p3v3io_reg_n_0_[4] ;
  wire \adc_p3v3io_reg_n_0_[5] ;
  wire \adc_p3v3io_reg_n_0_[6] ;
  wire \adc_p3v3io_reg_n_0_[7] ;
  wire \adc_p3v3io_reg_n_0_[8] ;
  wire \adc_p3v3io_reg_n_0_[9] ;
  wire adc_p4sw;
  wire [15:0]\adc_p4sw_reg[15]_0 ;
  wire adc_temp;
  wire \adc_temp_reg_n_0_[0] ;
  wire \adc_temp_reg_n_0_[10] ;
  wire \adc_temp_reg_n_0_[11] ;
  wire \adc_temp_reg_n_0_[12] ;
  wire \adc_temp_reg_n_0_[13] ;
  wire \adc_temp_reg_n_0_[14] ;
  wire \adc_temp_reg_n_0_[15] ;
  wire \adc_temp_reg_n_0_[1] ;
  wire \adc_temp_reg_n_0_[2] ;
  wire \adc_temp_reg_n_0_[3] ;
  wire \adc_temp_reg_n_0_[4] ;
  wire \adc_temp_reg_n_0_[5] ;
  wire \adc_temp_reg_n_0_[6] ;
  wire \adc_temp_reg_n_0_[7] ;
  wire \adc_temp_reg_n_0_[8] ;
  wire \adc_temp_reg_n_0_[9] ;
  wire adc_vccaux;
  wire \adc_vccaux_reg_n_0_[0] ;
  wire \adc_vccaux_reg_n_0_[10] ;
  wire \adc_vccaux_reg_n_0_[11] ;
  wire \adc_vccaux_reg_n_0_[12] ;
  wire \adc_vccaux_reg_n_0_[13] ;
  wire \adc_vccaux_reg_n_0_[14] ;
  wire \adc_vccaux_reg_n_0_[15] ;
  wire \adc_vccaux_reg_n_0_[1] ;
  wire \adc_vccaux_reg_n_0_[2] ;
  wire \adc_vccaux_reg_n_0_[3] ;
  wire \adc_vccaux_reg_n_0_[4] ;
  wire \adc_vccaux_reg_n_0_[5] ;
  wire \adc_vccaux_reg_n_0_[6] ;
  wire \adc_vccaux_reg_n_0_[7] ;
  wire \adc_vccaux_reg_n_0_[8] ;
  wire \adc_vccaux_reg_n_0_[9] ;
  wire adc_vccint;
  wire \adc_vccint_reg[0]_0 ;
  wire \adc_vccint_reg[10]_0 ;
  wire \adc_vccint_reg[11]_0 ;
  wire \adc_vccint_reg[12]_0 ;
  wire \adc_vccint_reg[13]_0 ;
  wire \adc_vccint_reg[14]_0 ;
  wire \adc_vccint_reg[15]_0 ;
  wire \adc_vccint_reg[1]_0 ;
  wire \adc_vccint_reg[2]_0 ;
  wire \adc_vccint_reg[3]_0 ;
  wire \adc_vccint_reg[4]_0 ;
  wire \adc_vccint_reg[5]_0 ;
  wire \adc_vccint_reg[6]_0 ;
  wire \adc_vccint_reg[7]_0 ;
  wire \adc_vccint_reg[8]_0 ;
  wire \adc_vccint_reg[9]_0 ;
  wire \adc_vccint_reg_n_0_[0] ;
  wire \adc_vccint_reg_n_0_[10] ;
  wire \adc_vccint_reg_n_0_[11] ;
  wire \adc_vccint_reg_n_0_[12] ;
  wire \adc_vccint_reg_n_0_[13] ;
  wire \adc_vccint_reg_n_0_[14] ;
  wire \adc_vccint_reg_n_0_[15] ;
  wire \adc_vccint_reg_n_0_[1] ;
  wire \adc_vccint_reg_n_0_[2] ;
  wire \adc_vccint_reg_n_0_[3] ;
  wire \adc_vccint_reg_n_0_[4] ;
  wire \adc_vccint_reg_n_0_[5] ;
  wire \adc_vccint_reg_n_0_[6] ;
  wire \adc_vccint_reg_n_0_[7] ;
  wire \adc_vccint_reg_n_0_[8] ;
  wire \adc_vccint_reg_n_0_[9] ;
  wire [11:0]alarms;
  wire \alarms_reg[0]_0 ;
  wire \alarms_reg[10]_0 ;
  wire \alarms_reg[11]_0 ;
  wire \alarms_reg[1]_0 ;
  wire \alarms_reg[2]_0 ;
  wire \alarms_reg[3]_0 ;
  wire \alarms_reg[4]_0 ;
  wire \alarms_reg[5]_0 ;
  wire \alarms_reg[6]_0 ;
  wire \alarms_reg[7]_0 ;
  wire \alarms_reg[8]_0 ;
  wire \alarms_reg[9]_0 ;
  wire bplssw_n;
  wire bplssw_p;
  wire clk_IBUF_BUFG;
  wire mtemp_n;
  wire mtemp_p;
  wire p3v3io_n;
  wire p3v3io_p;
  wire p4sw_n;
  wire p4sw_p;
  wire \read_data_reg[0]_0 ;
  wire [15:0]\read_data_reg[15]_0 ;
  wire \read_data_reg[15]_1 ;
  wire \read_data_reg[15]_2 ;
  wire read_done;
  wire rst_n;
  wire rst_n_IBUF;
  wire status_read_en;
  wire NLW_adc_alarm_out_UNCONNECTED;
  wire NLW_adc_busy_out_UNCONNECTED;
  wire NLW_adc_eos_out_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \active_cmd[30]_i_1 
       (.I0(rst_n_IBUF),
        .O(rst_n));
  mon_adc adc
       (.alarm_out(NLW_adc_alarm_out_UNCONNECTED),
        .busy_out(NLW_adc_busy_out_UNCONNECTED),
        .channel_out(adc_channel),
        .daddr_in({1'b0,1'b0,adc_channel}),
        .dclk_in(clk_IBUF_BUFG),
        .den_in(adc_eoc),
        .di_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .do_out(adc_do),
        .drdy_out(adc_drdy),
        .dwe_in(1'b0),
        .eoc_out(adc_eoc),
        .eos_out(NLW_adc_eos_out_UNCONNECTED),
        .reset_in(rst_n),
        .vauxn12(mtemp_n),
        .vauxn14(bplssw_n),
        .vauxn15(p3v3io_n),
        .vauxn7(p4sw_n),
        .vauxp12(mtemp_p),
        .vauxp14(bplssw_p),
        .vauxp15(p3v3io_p),
        .vauxp7(p4sw_p),
        .vn_in(1'b0),
        .vp_in(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \adc_bplssw[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[2]),
        .I2(adc_channel[3]),
        .I3(adc_channel[4]),
        .I4(adc_channel[1]),
        .I5(adc_channel[0]),
        .O(adc_bplssw));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[0]),
        .Q(\adc_bplssw_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[10]),
        .Q(\adc_bplssw_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[11]),
        .Q(\adc_bplssw_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[12]),
        .Q(\adc_bplssw_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[13]),
        .Q(\adc_bplssw_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[14]),
        .Q(\adc_bplssw_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[15]),
        .Q(\adc_bplssw_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[1]),
        .Q(\adc_bplssw_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[2]),
        .Q(\adc_bplssw_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[3]),
        .Q(\adc_bplssw_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[4]),
        .Q(\adc_bplssw_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[5]),
        .Q(\adc_bplssw_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[6]),
        .Q(\adc_bplssw_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[7]),
        .Q(\adc_bplssw_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[8]),
        .Q(\adc_bplssw_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_bplssw_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_bplssw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[9]),
        .Q(\adc_bplssw_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_mtemp[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[3]),
        .I2(adc_channel[0]),
        .I3(adc_channel[4]),
        .I4(adc_channel[2]),
        .I5(adc_channel[1]),
        .O(adc_mtemp));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[0]),
        .Q(\adc_mtemp_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[10]),
        .Q(\adc_mtemp_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[11]),
        .Q(\adc_mtemp_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[12]),
        .Q(\adc_mtemp_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[13]),
        .Q(\adc_mtemp_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[14]),
        .Q(\adc_mtemp_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[15]),
        .Q(\adc_mtemp_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[1]),
        .Q(\adc_mtemp_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[2]),
        .Q(\adc_mtemp_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[3]),
        .Q(\adc_mtemp_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[4]),
        .Q(\adc_mtemp_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(rst_n),
        .D(adc_do[5]),
        .Q(\adc_mtemp_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[6]),
        .Q(\adc_mtemp_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[7]),
        .Q(\adc_mtemp_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[8]),
        .Q(\adc_mtemp_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_mtemp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_mtemp),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[9]),
        .Q(\adc_mtemp_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \adc_p3v3io[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[2]),
        .I2(adc_channel[4]),
        .I3(adc_channel[0]),
        .I4(adc_channel[1]),
        .I5(adc_channel[3]),
        .O(adc_p3v3io));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[0]),
        .Q(\adc_p3v3io_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[10]),
        .Q(\adc_p3v3io_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[11]),
        .Q(\adc_p3v3io_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[12]),
        .Q(\adc_p3v3io_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[13]),
        .Q(\adc_p3v3io_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[14]),
        .Q(\adc_p3v3io_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[15]),
        .Q(\adc_p3v3io_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[1]),
        .Q(\adc_p3v3io_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[2]),
        .Q(\adc_p3v3io_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[3]),
        .Q(\adc_p3v3io_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[4]),
        .Q(\adc_p3v3io_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[5]),
        .Q(\adc_p3v3io_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[6]),
        .Q(\adc_p3v3io_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[7]),
        .Q(\adc_p3v3io_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[8]),
        .Q(\adc_p3v3io_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p3v3io_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p3v3io),
        .CLR(rst_n),
        .D(adc_do[9]),
        .Q(\adc_p3v3io_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \adc_p4sw[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[2]),
        .I2(adc_channel[4]),
        .I3(adc_channel[0]),
        .I4(adc_channel[1]),
        .I5(adc_channel[3]),
        .O(adc_p4sw));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[0]),
        .Q(\adc_p4sw_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[10]),
        .Q(\adc_p4sw_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[11]),
        .Q(\adc_p4sw_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[12]),
        .Q(\adc_p4sw_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[13]),
        .Q(\adc_p4sw_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[14]),
        .Q(\adc_p4sw_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[15]),
        .Q(\adc_p4sw_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[1]),
        .Q(\adc_p4sw_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[2]),
        .Q(\adc_p4sw_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[3]),
        .Q(\adc_p4sw_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[4]),
        .Q(\adc_p4sw_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(rst_n),
        .D(adc_do[5]),
        .Q(\adc_p4sw_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[6]),
        .Q(\adc_p4sw_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[7]),
        .Q(\adc_p4sw_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[8]),
        .Q(\adc_p4sw_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_p4sw_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_p4sw),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(adc_do[9]),
        .Q(\adc_p4sw_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \adc_temp[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[2]),
        .I2(adc_channel[4]),
        .I3(adc_channel[0]),
        .I4(adc_channel[1]),
        .I5(adc_channel[3]),
        .O(adc_temp));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[0]),
        .Q(\adc_temp_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[10]),
        .Q(\adc_temp_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[11]),
        .Q(\adc_temp_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[12]),
        .Q(\adc_temp_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[13]),
        .Q(\adc_temp_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[14]),
        .Q(\adc_temp_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[15]),
        .Q(\adc_temp_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[1]),
        .Q(\adc_temp_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[2]),
        .Q(\adc_temp_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[3]),
        .Q(\adc_temp_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[4]),
        .Q(\adc_temp_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[5]),
        .Q(\adc_temp_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[6]),
        .Q(\adc_temp_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[7]),
        .Q(\adc_temp_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[8]),
        .Q(\adc_temp_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_temp_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_temp),
        .CLR(rst_n),
        .D(adc_do[9]),
        .Q(\adc_temp_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \adc_vccaux[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[4]),
        .I2(adc_channel[3]),
        .I3(adc_channel[0]),
        .I4(adc_channel[2]),
        .I5(adc_channel[1]),
        .O(adc_vccaux));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[0]),
        .Q(\adc_vccaux_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[10]),
        .Q(\adc_vccaux_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[11]),
        .Q(\adc_vccaux_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[12]),
        .Q(\adc_vccaux_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[13]),
        .Q(\adc_vccaux_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[14]),
        .Q(\adc_vccaux_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[15]),
        .Q(\adc_vccaux_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[1]),
        .Q(\adc_vccaux_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[2]),
        .Q(\adc_vccaux_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[3]),
        .Q(\adc_vccaux_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[4]),
        .Q(\adc_vccaux_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[5]),
        .Q(\adc_vccaux_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[6]),
        .Q(\adc_vccaux_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[7]),
        .Q(\adc_vccaux_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[8]),
        .Q(\adc_vccaux_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccaux_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccaux),
        .CLR(rst_n),
        .D(adc_do[9]),
        .Q(\adc_vccaux_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \adc_vccint[15]_i_1 
       (.I0(adc_drdy),
        .I1(adc_channel[4]),
        .I2(adc_channel[3]),
        .I3(adc_channel[1]),
        .I4(adc_channel[2]),
        .I5(adc_channel[0]),
        .O(adc_vccint));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[0]),
        .Q(\adc_vccint_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[10]),
        .Q(\adc_vccint_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[11]),
        .Q(\adc_vccint_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[12]),
        .Q(\adc_vccint_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[13]),
        .Q(\adc_vccint_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[14]),
        .Q(\adc_vccint_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[15]),
        .Q(\adc_vccint_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[1]),
        .Q(\adc_vccint_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[2]),
        .Q(\adc_vccint_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[3]),
        .Q(\adc_vccint_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[4]),
        .Q(\adc_vccint_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[5]),
        .Q(\adc_vccint_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[6]),
        .Q(\adc_vccint_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[7]),
        .Q(\adc_vccint_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[8]),
        .Q(\adc_vccint_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_vccint_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(adc_vccint),
        .CLR(rst_n),
        .D(adc_do[9]),
        .Q(\adc_vccint_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[0]_0 ),
        .Q(alarms[0]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[10]_0 ),
        .Q(alarms[10]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[11]_0 ),
        .Q(alarms[11]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\alarms_reg[1]_0 ),
        .Q(alarms[1]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\alarms_reg[2]_0 ),
        .Q(alarms[2]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\alarms_reg[3]_0 ),
        .Q(alarms[3]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\alarms_reg[4]_0 ),
        .Q(alarms[4]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\alarms_reg[5]_0 ),
        .Q(alarms[5]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[6]_0 ),
        .Q(alarms[6]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[7]_0 ),
        .Q(alarms[7]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[8]_0 ),
        .Q(alarms[8]));
  FDCE #(
    .INIT(1'b0)) 
    \alarms_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_bplssw_reg[15]_1 ),
        .D(\alarms_reg[9]_0 ),
        .Q(alarms[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[0]_i_5__0 
       (.I0(\adc_vccint_reg_n_0_[0] ),
        .I1(\adc_p3v3io_reg_n_0_[0] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[0] ),
        .I5(\adc_vccaux_reg_n_0_[0] ),
        .O(\adc_vccint_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[10]_i_3__0 
       (.I0(\adc_vccint_reg_n_0_[10] ),
        .I1(\adc_p3v3io_reg_n_0_[10] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[10] ),
        .I5(\adc_vccaux_reg_n_0_[10] ),
        .O(\adc_vccint_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[11]_i_5__0 
       (.I0(\adc_vccint_reg_n_0_[11] ),
        .I1(\adc_p3v3io_reg_n_0_[11] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[11] ),
        .I5(\adc_vccaux_reg_n_0_[11] ),
        .O(\adc_vccint_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[12]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[12] ),
        .I1(\adc_p3v3io_reg_n_0_[12] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[12] ),
        .I5(\adc_vccaux_reg_n_0_[12] ),
        .O(\adc_vccint_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[13]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[13] ),
        .I1(\adc_p3v3io_reg_n_0_[13] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[13] ),
        .I5(\adc_vccaux_reg_n_0_[13] ),
        .O(\adc_vccint_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[14]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[14] ),
        .I1(\adc_p3v3io_reg_n_0_[14] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[14] ),
        .I5(\adc_vccaux_reg_n_0_[14] ),
        .O(\adc_vccint_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[15]_i_7__0 
       (.I0(\adc_vccint_reg_n_0_[15] ),
        .I1(\adc_p3v3io_reg_n_0_[15] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[15] ),
        .I5(\adc_vccaux_reg_n_0_[15] ),
        .O(\adc_vccint_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[1]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[1] ),
        .I1(\adc_p3v3io_reg_n_0_[1] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[1] ),
        .I5(\adc_vccaux_reg_n_0_[1] ),
        .O(\adc_vccint_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[2]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[2] ),
        .I1(\adc_p3v3io_reg_n_0_[2] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[2] ),
        .I5(\adc_vccaux_reg_n_0_[2] ),
        .O(\adc_vccint_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[3]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[3] ),
        .I1(\adc_p3v3io_reg_n_0_[3] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[3] ),
        .I5(\adc_vccaux_reg_n_0_[3] ),
        .O(\adc_vccint_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[4]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[4] ),
        .I1(\adc_p3v3io_reg_n_0_[4] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[4] ),
        .I5(\adc_vccaux_reg_n_0_[4] ),
        .O(\adc_vccint_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[5]_i_2__0 
       (.I0(\adc_vccint_reg_n_0_[5] ),
        .I1(\adc_p3v3io_reg_n_0_[5] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[5] ),
        .I5(\adc_vccaux_reg_n_0_[5] ),
        .O(\adc_vccint_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[6]_i_3__0 
       (.I0(\adc_vccint_reg_n_0_[6] ),
        .I1(\adc_p3v3io_reg_n_0_[6] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[6] ),
        .I5(\adc_vccaux_reg_n_0_[6] ),
        .O(\adc_vccint_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[7]_i_3 
       (.I0(\adc_vccint_reg_n_0_[7] ),
        .I1(\adc_p3v3io_reg_n_0_[7] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[7] ),
        .I5(\adc_vccaux_reg_n_0_[7] ),
        .O(\adc_vccint_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[8]_i_3__0 
       (.I0(\adc_vccint_reg_n_0_[8] ),
        .I1(\adc_p3v3io_reg_n_0_[8] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[8] ),
        .I5(\adc_vccaux_reg_n_0_[8] ),
        .O(\adc_vccint_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \read_data[9]_i_3__0 
       (.I0(\adc_vccint_reg_n_0_[9] ),
        .I1(\adc_p3v3io_reg_n_0_[9] ),
        .I2(\read_data_reg[15]_2 ),
        .I3(Q),
        .I4(\adc_temp_reg_n_0_[9] ),
        .I5(\adc_vccaux_reg_n_0_[9] ),
        .O(\adc_vccint_reg[9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[0]_0 ),
        .D(D[0]),
        .Q(\read_data_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[10]),
        .Q(\read_data_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[11]),
        .Q(\read_data_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[12]),
        .Q(\read_data_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[13]),
        .Q(\read_data_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[14]),
        .Q(\read_data_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[15]),
        .Q(\read_data_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[0]_0 ),
        .D(D[1]),
        .Q(\read_data_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[0]_0 ),
        .D(D[2]),
        .Q(\read_data_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[0]_0 ),
        .D(D[3]),
        .Q(\read_data_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[0]_0 ),
        .D(D[4]),
        .Q(\read_data_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[5]),
        .Q(\read_data_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[6]),
        .Q(\read_data_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[7]),
        .Q(\read_data_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[8]),
        .Q(\read_data_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \read_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(\read_data_reg[15]_1 ),
        .D(D[9]),
        .Q(\read_data_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\read_data_reg[15]_1 ),
        .D(status_read_en),
        .Q(read_done));
endmodule

module usb_interface
   (dout,
    empty,
    rst_n,
    full,
    \bbstub_dout[7] ,
    cmd_ready,
    rst_n_0,
    oe_n_OBUF,
    \data_TRI[0] ,
    \bbstub_dout[32] ,
    \bbstub_dout[34] ,
    \bbstub_dout[34]_0 ,
    \bbstub_dout[34]_1 ,
    \FSM_sequential_state_reg[0]_0 ,
    dbg_OBUF,
    wr_n_OBUF,
    CLK,
    clk_IBUF_BUFG,
    \active_cmd_reg[39] ,
    din,
    wr_en,
    rst_n_IBUF,
    txe_n_IBUF,
    data_IBUF,
    \write_index_reg[0] ,
    rxf_n_IBUF);
  output [39:0]dout;
  output empty;
  output rst_n;
  output full;
  output [7:0]\bbstub_dout[7] ;
  output cmd_ready;
  output rst_n_0;
  output oe_n_OBUF;
  output \data_TRI[0] ;
  output \bbstub_dout[32] ;
  output \bbstub_dout[34] ;
  output \bbstub_dout[34]_0 ;
  output \bbstub_dout[34]_1 ;
  output \FSM_sequential_state_reg[0]_0 ;
  output [2:0]dbg_OBUF;
  output wr_n_OBUF;
  input CLK;
  input clk_IBUF_BUFG;
  input [0:0]\active_cmd_reg[39] ;
  input [38:0]din;
  input wr_en;
  input rst_n_IBUF;
  input txe_n_IBUF;
  input [7:0]data_IBUF;
  input \write_index_reg[0] ;
  input rxf_n_IBUF;

  wire CLK;
  wire \FSM_sequential_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\active_cmd_reg[39] ;
  wire \bbstub_dout[32] ;
  wire \bbstub_dout[34] ;
  wire \bbstub_dout[34]_0 ;
  wire \bbstub_dout[34]_1 ;
  wire [7:0]\bbstub_dout[7] ;
  wire clk_IBUF_BUFG;
  wire cmd_fifo_full;
  wire [39:0]cmd_in;
  wire cmd_ready;
  wire cmd_valid;
  wire [7:0]data_IBUF;
  wire \data_TRI[0] ;
  wire [2:0]dbg_OBUF;
  wire [38:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire [1:1]next_state;
  wire oe_n_OBUF;
  wire read_byte_fifo_almost_empty;
  wire read_byte_fifo_empty;
  wire read_byte_fifo_full;
  wire read_byte_queue_i_10_n_0;
  wire read_fifo_empty;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_IBUF;
  wire rxf_n_IBUF;
  wire [7:0]send_byte;
  wire send_byte_ready;
  wire [39:0]send_msg;
  wire sender_ready;
  wire [1:0]state;
  wire txe_n_IBUF;
  wire wr_en;
  wire wr_n_OBUF;
  wire \write_index_reg[0] ;
  wire NLW_cmd_queue_rd_rst_busy_UNCONNECTED;
  wire NLW_cmd_queue_wr_rst_busy_UNCONNECTED;
  wire NLW_read_byte_queue_rd_rst_busy_UNCONNECTED;
  wire NLW_read_byte_queue_wr_rst_busy_UNCONNECTED;

  LUT6 #(
    .INIT(64'h555544400000333F)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(read_byte_fifo_empty),
        .I3(txe_n_IBUF),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hEF00FF00)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(read_byte_fifo_almost_empty),
        .I1(txe_n_IBUF),
        .I2(state[1]),
        .I3(state[0]),
        .I4(rxf_n_IBUF),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(cmd_fifo_full),
        .I1(rxf_n_IBUF),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(next_state),
        .I1(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .I2(state[1]),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030303E)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(cmd_fifo_full),
        .I1(rxf_n_IBUF),
        .I2(state[0]),
        .I3(txe_n_IBUF),
        .I4(read_byte_fifo_empty),
        .I5(state[1]),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCC4C)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(rxf_n_IBUF),
        .I1(state[0]),
        .I2(state[1]),
        .I3(txe_n_IBUF),
        .I4(read_byte_fifo_almost_empty),
        .I5(\FSM_sequential_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4447444744473333)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(txe_n_IBUF),
        .I3(read_byte_fifo_empty),
        .I4(rxf_n_IBUF),
        .I5(cmd_fifo_full),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "READ1:01,WRITE:11,READ2:10,IDLE:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_state[0]_i_1__1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "READ1:01,WRITE:11,READ2:10,IDLE:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state[1]));
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  cmd_fifo cmd_queue
       (.din(cmd_in),
        .dout(dout),
        .empty(empty),
        .full(cmd_fifo_full),
        .rd_clk(clk_IBUF_BUFG),
        .rd_en(\active_cmd_reg[39] ),
        .rd_rst_busy(NLW_cmd_queue_rd_rst_busy_UNCONNECTED),
        .rst(rst_n),
        .wr_clk(CLK),
        .wr_en(cmd_valid),
        .wr_rst_busy(NLW_cmd_queue_wr_rst_busy_UNCONNECTED));
  cmd_receiver cmd_rx
       (.CLK(CLK),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .Q(cmd_in),
        .\cmd_msg_reg[39]_0 (rst_n),
        .data_IBUF(data_IBUF),
        .dbg_OBUF(dbg_OBUF),
        .rst_n(rst_n_0),
        .rst_n_IBUF(rst_n_IBUF),
        .state(state),
        .wr_en(cmd_valid),
        .\write_index_reg[0]_0 (\write_index_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_IOBUF[7]_inst_i_1 
       (.I0(read_byte_queue_i_10_n_0),
        .O(\data_TRI[0] ));
  msg_sender msg_sndr
       (.D(send_msg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(send_byte),
        .empty(read_fifo_empty),
        .full(read_byte_fifo_full),
        .rd_en(sender_ready),
        .rst_n(rst_n),
        .rst_n_IBUF(rst_n_IBUF),
        .wr_en(send_byte_ready));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h9)) 
    oe_n_OBUF_inst_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .O(oe_n_OBUF));
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  read_byte_fifo read_byte_queue
       (.almost_empty(read_byte_fifo_almost_empty),
        .din(send_byte),
        .dout(\bbstub_dout[7] ),
        .empty(read_byte_fifo_empty),
        .full(read_byte_fifo_full),
        .rd_clk(CLK),
        .rd_en(read_byte_queue_i_10_n_0),
        .rd_rst_busy(NLW_read_byte_queue_rd_rst_busy_UNCONNECTED),
        .rst(rst_n),
        .wr_clk(clk_IBUF_BUFG),
        .wr_en(send_byte_ready),
        .wr_rst_busy(NLW_read_byte_queue_wr_rst_busy_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h08)) 
    read_byte_queue_i_10
       (.I0(state[1]),
        .I1(state[0]),
        .I2(txe_n_IBUF),
        .O(read_byte_queue_i_10_n_0));
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  read_fifo read_msg_queue
       (.clk(clk_IBUF_BUFG),
        .din({1'b1,din}),
        .dout(send_msg),
        .empty(read_fifo_empty),
        .full(full),
        .rd_en(sender_ready),
        .srst(rst_n),
        .wr_en(wr_en));
  LUT6 #(
    .INIT(64'h0001000000001405)) 
    \state[0]_i_2 
       (.I0(dout[35]),
        .I1(dout[33]),
        .I2(dout[34]),
        .I3(dout[37]),
        .I4(dout[36]),
        .I5(dout[32]),
        .O(\bbstub_dout[32] ));
  LUT6 #(
    .INIT(64'h0000001010010110)) 
    \state[1]_i_2 
       (.I0(dout[35]),
        .I1(dout[36]),
        .I2(dout[37]),
        .I3(dout[33]),
        .I4(dout[32]),
        .I5(dout[34]),
        .O(\bbstub_dout[34] ));
  LUT6 #(
    .INIT(64'h0000010000110100)) 
    \state[2]_i_2 
       (.I0(dout[35]),
        .I1(dout[33]),
        .I2(dout[32]),
        .I3(dout[37]),
        .I4(dout[36]),
        .I5(dout[34]),
        .O(\bbstub_dout[34]_0 ));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \state[3]_i_11 
       (.I0(dout[37]),
        .I1(dout[35]),
        .I2(dout[33]),
        .I3(dout[32]),
        .I4(dout[36]),
        .I5(dout[34]),
        .O(\bbstub_dout[34]_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[3]_i_7 
       (.I0(empty),
        .I1(full),
        .O(cmd_ready));
  LUT2 #(
    .INIT(4'h7)) 
    wr_n_OBUF_inst_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .O(wr_n_OBUF));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module cmd_fifo_blk_mem_gen_generic_cstr
   (D,
    ENA_dly_D,
    ENB_dly_D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    rd_clk,
    wr_clk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    ENA_I,
    ENB_I_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ENA_I_1,
    ENB_I_2,
    SR,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    out,
    wr_en);
  output [39:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input rd_clk;
  input wr_clk;
  input ENB_I;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [39:0]din;
  input [1:0]WEA;
  input ENA_I;
  input ENB_I_0;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input ENA_I_1;
  input ENB_I_2;
  input [0:0]SR;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input out;
  input wr_en;

  wire [39:0]D;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_2;
  wire ENB_dly_D;
  wire POR_A;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [39:0]din;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire out;
  wire ram_rstram_b;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire rd_clk;
  wire wr_clk;
  wire wr_en;

  cmd_fifo_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[39:4]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[11] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[12] (\ramloop[1].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[20] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[20]_0 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[21] (\ramloop[4].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[21]_0 (\ramloop[3].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[29] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[29]_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[30] (\ramloop[6].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[30]_0 (\ramloop[5].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[38] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[38]_0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[39] (\ramloop[8].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[39]_0 (\ramloop[7].ram.r_n_8 ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .rd_clk(rd_clk));
  cmd_fifo_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D[3:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I_0),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[3:0]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .ENA_I(ENA_I),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .din(din[12:4]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .din(din[12:4]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .ENA_I(ENA_I),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .din(din[21:13]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .WEA(WEA),
        .din(din[21:13]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .din(din[30:22]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .din(din[30:22]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  cmd_fifo_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_0(ENB_I_0),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .SR(SR),
        .din(din[39:31]),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  cmd_fifo_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11:0]),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .din(din[39:31]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module cmd_fifo_blk_mem_gen_mux__parameterized0
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    rd_clk,
    DOBDO,
    \goreg_bm.dout_i_reg[11] ,
    DOPBDOP,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[20] ,
    \goreg_bm.dout_i_reg[20]_0 ,
    \goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[21]_0 ,
    \goreg_bm.dout_i_reg[29] ,
    \goreg_bm.dout_i_reg[29]_0 ,
    \goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[30]_0 ,
    \goreg_bm.dout_i_reg[38] ,
    \goreg_bm.dout_i_reg[38]_0 ,
    \goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[39]_0 );
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  output [35:0]D;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input rd_clk;
  input [7:0]DOBDO;
  input [7:0]\goreg_bm.dout_i_reg[11] ;
  input [0:0]DOPBDOP;
  input [0:0]\goreg_bm.dout_i_reg[12] ;
  input [7:0]\goreg_bm.dout_i_reg[20] ;
  input [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[21] ;
  input [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[29] ;
  input [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[30] ;
  input [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[38] ;
  input [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[39] ;
  input [0:0]\goreg_bm.dout_i_reg[39]_0 ;

  wire [35:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [7:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [7:0]\goreg_bm.dout_i_reg[20] ;
  wire [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[29] ;
  wire [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[38] ;
  wire [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[39]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  wire rd_clk;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[10]_i_1 
       (.I0(DOBDO[6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[11]_i_1 
       (.I0(DOBDO[7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[12]_i_1 
       (.I0(DOPBDOP),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[12] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[13]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[17]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [4]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[18]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [5]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[19]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[20]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[21]_i_1 
       (.I0(\goreg_bm.dout_i_reg[21] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[21]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[22]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[23]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [2]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[25]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[26]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [4]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[27]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [5]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[28]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[29]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [7]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[30]_i_1 
       (.I0(\goreg_bm.dout_i_reg[30] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[30]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[33]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [2]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[34]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [4]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[36]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [5]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [6]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[38]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [7]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[39]_i_2 
       (.I0(\goreg_bm.dout_i_reg[39] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[39]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [5]),
        .O(D[5]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width
   (D,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [3:0]D;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [3:0]din;
  input [0:0]WEA;

  wire [3:0]D;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire [3:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I;
  wire ENB_I_0;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENA_I(ENA_I),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized1
   (DOBDO,
    DOPBDOP,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I;
  wire ENB_I_0;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENA_I(ENA_I),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I;
  wire ENB_I_0;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENA_I(ENA_I),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    POR_A,
    ram_rstram_b,
    ENA_dly_D,
    ENB_dly_D,
    ENA_I_0,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I_0,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    SR,
    out,
    wr_en);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output POR_A;
  output ram_rstram_b;
  output ENA_dly_D;
  output ENB_dly_D;
  output ENA_I_0;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I_0;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [0:0]SR;
  input out;
  input wr_en;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_0;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]SR;
  wire [8:0]din;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .S(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(wr_clk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rd_clk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_0(ENB_I_0),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .din(din),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module cmd_fifo_blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  cmd_fifo_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENA_I_1(ENA_I_1),
        .ENB_I_2(ENB_I_2),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper
   (D,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [3:0]D;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [3:0]din;
  input [0:0]WEA;

  wire [3:0]D;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire [3:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:4],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire ENA_I;
  wire ENB_I_0;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized1
   (DOBDO,
    DOPBDOP,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_1),
        .ENBWREN(ENB_I_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire ENA_I;
  wire ENB_I_0;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_1),
        .ENBWREN(ENB_I_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire ENA_I;
  wire ENB_I_0;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_1),
        .ENBWREN(ENB_I_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    ram_rstram_b,
    ENA_I_0,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I_0,
    POR_A,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    ENA_dly_D,
    out,
    wr_en,
    POR_B,
    SR);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output ram_rstram_b;
  output ENA_I_0;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I_0;
  input POR_A;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input ENA_dly_D;
  input out;
  input wr_en;
  input POR_B;
  input [0:0]SR;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_dly_D;
  wire ENB_I_0;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [8:0]din;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(ENA_dly_D),
        .I1(out),
        .I2(wr_en),
        .O(ENA_I_0));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(POR_B),
        .I1(SR),
        .O(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module cmd_fifo_blk_mem_gen_prim_wrapper__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wr_clk,
    rd_clk,
    ENA_I_1,
    ENB_I_2,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input wr_clk;
  input rd_clk;
  input ENA_I_1;
  input ENB_I_2;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire ENA_I_1;
  wire ENB_I_2;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_1),
        .ENBWREN(ENB_I_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module cmd_fifo_blk_mem_gen_top
   (D,
    ENA_dly_D,
    ENB_dly_D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    rd_clk,
    wr_clk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    ENA_I,
    ENB_I_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ENA_I_1,
    ENB_I_2,
    SR,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    out,
    wr_en);
  output [39:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input rd_clk;
  input wr_clk;
  input ENB_I;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [39:0]din;
  input [1:0]WEA;
  input ENA_I;
  input ENB_I_0;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input ENA_I_1;
  input ENB_I_2;
  input [0:0]SR;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input out;
  input wr_en;

  wire [39:0]D;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_2;
  wire ENB_dly_D;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [39:0]din;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire out;
  wire rd_clk;
  wire wr_clk;
  wire wr_en;

  cmd_fifo_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_0(ENB_I_0),
        .ENB_I_2(ENB_I_2),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .out(out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module cmd_fifo_blk_mem_gen_v8_4_2
   (D,
    ENA_dly_D,
    ENB_dly_D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    rd_clk,
    wr_clk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    ENA_I,
    ENB_I_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ENA_I_1,
    ENB_I_2,
    SR,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    out,
    wr_en);
  output [39:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input rd_clk;
  input wr_clk;
  input ENB_I;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [39:0]din;
  input [1:0]WEA;
  input ENA_I;
  input ENB_I_0;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input ENA_I_1;
  input ENB_I_2;
  input [0:0]SR;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input out;
  input wr_en;

  wire [39:0]D;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_2;
  wire ENB_dly_D;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [39:0]din;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire out;
  wire rd_clk;
  wire wr_clk;
  wire wr_en;

  cmd_fifo_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_0(ENB_I_0),
        .ENB_I_2(ENB_I_2),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .out(out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module cmd_fifo_blk_mem_gen_v8_4_2_synth
   (D,
    ENA_dly_D,
    ENB_dly_D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    rd_clk,
    wr_clk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    ENA_I,
    ENB_I_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ENA_I_1,
    ENB_I_2,
    SR,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    out,
    wr_en);
  output [39:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input rd_clk;
  input wr_clk;
  input ENB_I;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [39:0]din;
  input [1:0]WEA;
  input ENA_I;
  input ENB_I_0;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input ENA_I_1;
  input ENB_I_2;
  input [0:0]SR;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input out;
  input wr_en;

  wire [39:0]D;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_2;
  wire ENB_dly_D;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [39:0]din;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire out;
  wire rd_clk;
  wire wr_clk;
  wire wr_en;

  cmd_fifo_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_0(ENB_I_0),
        .ENB_I_2(ENB_I_2),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .out(out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module cmd_fifo_clk_x_pntrs
   (\dest_out_bin_ff_reg[12] ,
    WR_PNTR_RD,
    v1_reg,
    RD_PNTR_WR,
    D,
    Q,
    wr_clk,
    \src_gray_ff_reg[12] ,
    rd_clk);
  output \dest_out_bin_ff_reg[12] ;
  output [12:0]WR_PNTR_RD;
  output [5:0]v1_reg;
  output [12:0]RD_PNTR_WR;
  input [0:0]D;
  input [12:0]Q;
  input wr_clk;
  input [12:0]\src_gray_ff_reg[12] ;
  input rd_clk;

  wire [0:0]D;
  wire [12:0]Q;
  wire [12:0]RD_PNTR_WR;
  wire [12:0]WR_PNTR_RD;
  wire \dest_out_bin_ff_reg[12] ;
  wire rd_clk;
  wire [12:0]\src_gray_ff_reg[12] ;
  wire [5:0]v1_reg;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .I2(WR_PNTR_RD[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(WR_PNTR_RD[4]),
        .I1(Q[4]),
        .I2(WR_PNTR_RD[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .I2(WR_PNTR_RD[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[8]),
        .I2(WR_PNTR_RD[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(WR_PNTR_RD[10]),
        .I1(Q[10]),
        .I2(WR_PNTR_RD[11]),
        .I3(Q[11]),
        .O(v1_reg[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(WR_PNTR_RD[12]),
        .I1(D),
        .O(\dest_out_bin_ff_reg[12] ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "13" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  cmd_fifo_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(rd_clk),
        .src_in_bin(Q));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "13" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  cmd_fifo_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[12] ));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module cmd_fifo_compare
   (comp1,
    RD_PNTR_WR,
    \gmux.gm[6].gms.ms_0 );
  output comp1;
  input [12:0]RD_PNTR_WR;
  input [12:0]\gmux.gm[6].gms.ms_0 ;

  wire [12:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp1;
  wire [12:0]\gmux.gm[6].gms.ms_0 ;
  wire [6:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(\gmux.gm[6].gms.ms_0 [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\gmux.gm[6].gms.ms_0 [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gmux.gm[6].gms.ms_0 [2]),
        .I2(RD_PNTR_WR[3]),
        .I3(\gmux.gm[6].gms.ms_0 [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(\gmux.gm[6].gms.ms_0 [4]),
        .I2(RD_PNTR_WR[5]),
        .I3(\gmux.gm[6].gms.ms_0 [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(\gmux.gm[6].gms.ms_0 [6]),
        .I2(RD_PNTR_WR[7]),
        .I3(\gmux.gm[6].gms.ms_0 [7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg[6:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(\gmux.gm[6].gms.ms_0 [8]),
        .I2(RD_PNTR_WR[9]),
        .I3(\gmux.gm[6].gms.ms_0 [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(\gmux.gm[6].gms.ms_0 [10]),
        .I2(RD_PNTR_WR[11]),
        .I3(\gmux.gm[6].gms.ms_0 [11]),
        .O(v1_reg[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(\gmux.gm[6].gms.ms_0 [12]),
        .I1(RD_PNTR_WR[12]),
        .O(v1_reg[6]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module cmd_fifo_compare_0
   (comp2,
    RD_PNTR_WR,
    D);
  output comp2;
  input [12:0]RD_PNTR_WR;
  input [12:0]D;

  wire [12:0]D;
  wire [12:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp2;
  wire [6:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(D[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(D[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(D[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(D[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(D[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(D[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(D[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(D[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp2,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg[6:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(D[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(D[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(D[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(D[11]),
        .O(v1_reg[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(D[12]),
        .I1(RD_PNTR_WR[12]),
        .O(v1_reg[6]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module cmd_fifo_compare_1
   (comp0,
    v1_reg,
    ram_empty_fb_i_reg);
  output comp0;
  input [5:0]v1_reg;
  input ram_empty_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire ram_empty_fb_i_reg;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_fb_i_reg,v1_reg[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module cmd_fifo_compare_2
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    v1_reg_0,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    comp0,
    ram_empty_fb_i_reg_1);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  input [5:0]v1_reg_0;
  input ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input comp0;
  input ram_empty_fb_i_reg_1;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire [5:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_fb_i_reg,v1_reg_0[5:4]}));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ram_empty_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_fb_i_reg_1),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module cmd_fifo_fifo_generator_ramfifo
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rd_en,
    rst,
    din,
    wr_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output empty;
  output full;
  output [39:0]dout;
  input rd_clk;
  input wr_clk;
  input rd_en;
  input rst;
  input [39:0]din;
  input wr_en;

  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire [5:0]\gras.rsts/c0/v1_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire [12:0]p_0_out;
  wire [12:0]p_13_out;
  wire [12:0]p_24_out;
  wire [12:0]p_25_out;
  wire p_6_out;
  wire rd_clk;
  wire rd_en;
  wire [12:12]rd_pntr_plus1;
  wire rst;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire sel_pipe;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  cmd_fifo_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D(rd_pntr_plus1),
        .Q(p_0_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .\dest_out_bin_ff_reg[12] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[12] (p_13_out),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .wr_clk(wr_clk));
  cmd_fifo_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D(rd_pntr_plus1),
        .E(p_6_out),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D ),
        .Q(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .empty(empty),
        .\gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .\gc0.count_reg[12] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe),
        .v1_reg(\gras.rsts/c0/v1_reg ));
  cmd_fifo_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D ),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_17 ,\gntv_or_sync_fifo.gl0.wr_n_18 }),
        .full(full),
        .\gic0.gc0.count_d2_reg[0] (rstblk_n_0),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_fb_i_reg(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0({\gntv_or_sync_fifo.gl0.wr_n_19 ,\gntv_or_sync_fifo.gl0.wr_n_20 }));
  cmd_fifo_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\gntv_or_sync_fifo.gl0.wr_n_19 ,\gntv_or_sync_fifo.gl0.wr_n_20 }),
        .E(p_6_out),
        .ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D ),
        .Q(p_13_out),
        .SR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_17 ,\gntv_or_sync_fifo.gl0.wr_n_18 }),
        .din(din),
        .dout(dout),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rd_clk(rd_clk),
        .sel_pipe(sel_pipe),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  cmd_fifo_reset_blk_ramfifo rstblk
       (.SR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 (rstblk_n_0),
        .out(rst_full_gen_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module cmd_fifo_fifo_generator_top
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rd_en,
    rst,
    din,
    wr_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output empty;
  output full;
  output [39:0]dout;
  input rd_clk;
  input wr_clk;
  input rd_en;
  input rst;
  input [39:0]din;
  input wr_en;

  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  cmd_fifo_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "13" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "40" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "40" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "13" *) 
(* C_RD_DEPTH = "8192" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "13" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "13" *) 
(* C_WR_DEPTH = "8192" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "13" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module cmd_fifo_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [39:0]din;
  input wr_en;
  input rd_en;
  input [12:0]prog_empty_thresh;
  input [12:0]prog_empty_thresh_assert;
  input [12:0]prog_empty_thresh_negate;
  input [12:0]prog_full_thresh;
  input [12:0]prog_full_thresh_assert;
  input [12:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [39:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [12:0]data_count;
  output [12:0]rd_data_count;
  output [12:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[12] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  cmd_fifo_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module cmd_fifo_fifo_generator_v13_2_3_synth
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rd_en,
    rst,
    din,
    wr_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output empty;
  output full;
  output [39:0]dout;
  input rd_clk;
  input wr_clk;
  input rd_en;
  input rst;
  input [39:0]din;
  input wr_en;

  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  cmd_fifo_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module cmd_fifo_memory
   (ENA_dly_D,
    ENB_dly_D,
    sel_pipe,
    dout,
    rd_clk,
    wr_clk,
    ENB_I,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    ENA_I,
    ENB_I_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ENA_I_1,
    ENB_I_2,
    SR,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    out,
    wr_en,
    E);
  output ENA_dly_D;
  output ENB_dly_D;
  output sel_pipe;
  output [39:0]dout;
  input rd_clk;
  input wr_clk;
  input ENB_I;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [39:0]din;
  input [1:0]WEA;
  input ENA_I;
  input ENB_I_0;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input ENA_I_1;
  input ENB_I_2;
  input [0:0]SR;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input out;
  input wr_en;
  input [0:0]E;

  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_1;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_2;
  wire ENB_dly_D;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [39:0]din;
  wire [39:0]dout;
  wire [39:4]dout_mem;
  wire [3:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire out;
  wire rd_clk;
  wire sel_pipe;
  wire wr_clk;
  wire wr_en;

  cmd_fifo_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({dout_mem,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_I_1(ENA_I_1),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_0(ENB_I_0),
        .ENB_I_2(ENB_I_2),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .out(out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(dout[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(dout[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(dout[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(dout[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(dout[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module cmd_fifo_rd_bin_cntr
   (D,
    \gc0.count_d1_reg[12]_0 ,
    Q,
    ENB_I_0,
    v1_reg,
    \gc0.count_d1_reg[12]_1 ,
    \gc0.count_reg[12]_0 ,
    \gc0.count_reg[12]_1 ,
    rd_clk,
    WR_PNTR_RD,
    ENB_dly_D,
    sel_pipe);
  output [0:0]D;
  output \gc0.count_d1_reg[12]_0 ;
  output [12:0]Q;
  output ENB_I_0;
  output [5:0]v1_reg;
  output \gc0.count_d1_reg[12]_1 ;
  input \gc0.count_reg[12]_0 ;
  input \gc0.count_reg[12]_1 ;
  input rd_clk;
  input [12:0]WR_PNTR_RD;
  input ENB_dly_D;
  input sel_pipe;

  wire [0:0]D;
  wire ENB_I_0;
  wire ENB_dly_D;
  wire [12:0]Q;
  wire [12:0]WR_PNTR_RD;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_d1_reg[12]_0 ;
  wire \gc0.count_d1_reg[12]_1 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_0 ;
  wire \gc0.count_reg[12]_1 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire rd_clk;
  wire [11:0]rd_pntr_plus1;
  wire sel_pipe;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBBBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(ENB_dly_D),
        .I1(Q[12]),
        .I2(\gc0.count_reg[12]_0 ),
        .I3(\gc0.count_reg[12]_1 ),
        .O(ENB_I_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(rd_pntr_plus1[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(D),
        .Q(Q[12]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(\gc0.count_reg[12]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus1[0]),
        .S(\gc0.count_reg[12]_0 ));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus1[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus1[10]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus1[11]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D),
        .R(\gc0.count_reg[12]_0 ));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus1[1]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus1[2]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus1[3]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus1[4]),
        .R(\gc0.count_reg[12]_0 ));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus1[5]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus1[6]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus1[7]),
        .R(\gc0.count_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus1[8]),
        .R(\gc0.count_reg[12]_0 ));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(\gc0.count_reg[12]_1 ),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus1[9]),
        .R(\gc0.count_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[1]),
        .I1(WR_PNTR_RD[1]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(rd_pntr_plus1[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(rd_pntr_plus1[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(WR_PNTR_RD[8]),
        .I2(rd_pntr_plus1[9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(WR_PNTR_RD[10]),
        .I2(rd_pntr_plus1[11]),
        .I3(WR_PNTR_RD[11]),
        .O(v1_reg[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(WR_PNTR_RD[12]),
        .O(\gc0.count_d1_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q[12]),
        .I1(\gc0.count_reg[12]_0 ),
        .I2(\gc0.count_reg[12]_1 ),
        .I3(sel_pipe),
        .O(\gc0.count_d1_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module cmd_fifo_rd_fwft
   (empty,
    ram_empty_fb_i_reg,
    ENB_I,
    ENB_I_1,
    E,
    empty_fwft_fb_o_i_reg_0,
    rd_clk,
    out,
    rd_en,
    ENB_dly_D,
    Q);
  output empty;
  output ram_empty_fb_i_reg;
  output ENB_I;
  output ENB_I_1;
  output [0:0]E;
  input empty_fwft_fb_o_i_reg_0;
  input rd_clk;
  input out;
  input rd_en;
  input ENB_dly_D;
  input [0:0]Q;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_dly_D;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  wire empty_fwft_fb_o_i_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gpregsm1.curr_fwft_state[1]_i_1_n_0 ;
  wire [0:0]next_fwft_state;
  wire out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  LUT4 #(
    .INIT(16'hFEAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(empty_fwft_fb_o_i_reg_0),
        .I2(ram_empty_fb_i_reg),
        .I3(Q),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBABBB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(ENB_dly_D),
        .I1(out),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(rd_en),
        .I5(empty_fwft_fb_o_i_reg_0),
        .O(ENB_I_1));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .S(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .S(empty_fwft_fb_o_i_reg_0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .S(empty_fwft_fb_o_i_reg_0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .S(empty_fwft_fb_o_i_reg_0));
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[12]_i_1 
       (.I0(out),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'h8A)) 
    \goreg_bm.dout_i[39]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(empty_fwft_fb_o_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module cmd_fifo_rd_logic
   (empty,
    D,
    Q,
    ENB_I,
    ENB_I_0,
    ENB_I_1,
    E,
    \gc0.count_d1_reg[12] ,
    v1_reg,
    ram_empty_fb_i_reg,
    rd_clk,
    \gc0.count_reg[12] ,
    rd_en,
    WR_PNTR_RD,
    ENB_dly_D,
    sel_pipe);
  output empty;
  output [0:0]D;
  output [12:0]Q;
  output ENB_I;
  output ENB_I_0;
  output ENB_I_1;
  output [0:0]E;
  output \gc0.count_d1_reg[12] ;
  input [5:0]v1_reg;
  input ram_empty_fb_i_reg;
  input rd_clk;
  input \gc0.count_reg[12] ;
  input rd_en;
  input [12:0]WR_PNTR_RD;
  input ENB_dly_D;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_1;
  wire ENB_dly_D;
  wire [12:0]Q;
  wire [12:0]WR_PNTR_RD;
  wire [5:0]\c1/v1_reg ;
  wire empty;
  wire \gc0.count_d1_reg[12] ;
  wire \gc0.count_reg[12] ;
  wire \gr1.gr1_int.rfwft_n_1 ;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire rpntr_n_1;
  wire sel_pipe;
  wire [5:0]v1_reg;

  cmd_fifo_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[12]),
        .empty(empty),
        .empty_fwft_fb_o_i_reg_0(\gc0.count_reg[12] ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  cmd_fifo_rd_status_flags_as \gras.rsts 
       (.out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_1),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_2(\gr1.gr1_int.rfwft_n_1 ),
        .ram_empty_fb_i_reg_3(\gc0.count_reg[12] ),
        .rd_clk(rd_clk),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ));
  cmd_fifo_rd_bin_cntr rpntr
       (.D(D),
        .ENB_I_0(ENB_I_0),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[12]_0 (rpntr_n_1),
        .\gc0.count_d1_reg[12]_1 (\gc0.count_d1_reg[12] ),
        .\gc0.count_reg[12]_0 (\gc0.count_reg[12] ),
        .\gc0.count_reg[12]_1 (\gr1.gr1_int.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .sel_pipe(sel_pipe),
        .v1_reg(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module cmd_fifo_rd_status_flags_as
   (out,
    v1_reg,
    ram_empty_fb_i_reg_0,
    v1_reg_0,
    ram_empty_fb_i_reg_1,
    rd_clk,
    ram_empty_fb_i_reg_2,
    ram_empty_fb_i_reg_3);
  output out;
  input [5:0]v1_reg;
  input ram_empty_fb_i_reg_0;
  input [5:0]v1_reg_0;
  input ram_empty_fb_i_reg_1;
  input rd_clk;
  input ram_empty_fb_i_reg_2;
  input ram_empty_fb_i_reg_3;

  wire c1_n_0;
  wire comp0;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_empty_fb_i_reg_2;
  wire ram_empty_fb_i_reg_3;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  cmd_fifo_compare_1 c0
       (.comp0(comp0),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .v1_reg(v1_reg));
  cmd_fifo_compare_2 c1
       (.comp0(comp0),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (c1_n_0),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_1),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_2),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_3),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module cmd_fifo_reset_blk_ramfifo
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ,
    SR,
    wr_rst_busy,
    out,
    rst,
    wr_clk,
    rd_clk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  output [0:0]SR;
  output wr_rst_busy;
  output out;
  input rst;
  input wr_clk;
  input rd_clk;

  wire [0:0]SR;
  wire arst_sync_rd_rst;
  wire dest_out;
  wire dest_rst;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy_i;
  wire [1:0]wr_rst_rd_ext;

  assign out = rst_d3;
  assign wr_rst_busy = wr_rst_busy_i;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(wr_rst_rd_ext[1]),
        .I1(SR),
        .I2(arst_sync_rd_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .Q(SR),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .I3(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0F0D0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(rd_rst_wr_ext[3]),
        .I1(rd_rst_wr_ext[2]),
        .I2(wr_rst_busy_i),
        .I3(rd_rst_wr_ext[0]),
        .I4(rd_rst_wr_ext[1]),
        .I5(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .Q(wr_rst_busy_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]),
        .R(1'b0));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  cmd_fifo_xpm_cdc_single \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(SR));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  cmd_fifo_xpm_cdc_single__2 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  cmd_fifo_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(rd_clk),
        .dest_rst(arst_sync_rd_rst),
        .src_rst(rst));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  cmd_fifo_xpm_cdc_sync_rst__2 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(wr_clk),
        .dest_rst(dest_rst),
        .src_rst(rst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module cmd_fifo_wr_bin_cntr
   (D,
    ENA_I,
    Q,
    \gic0.gc0.count_d1_reg[12]_0 ,
    \gic0.gc0.count_d2_reg[0]_0 ,
    p_20_out,
    wr_clk,
    ENA_dly_D,
    wr_en,
    out);
  output [12:0]D;
  output ENA_I;
  output [12:0]Q;
  output [12:0]\gic0.gc0.count_d1_reg[12]_0 ;
  input \gic0.gc0.count_d2_reg[0]_0 ;
  input p_20_out;
  input wr_clk;
  input ENA_dly_D;
  input wr_en;
  input out;

  wire [12:0]D;
  wire ENA_I;
  wire ENA_dly_D;
  wire [12:0]Q;
  wire \gic0.gc0.count[0]_i_2_n_0 ;
  wire [12:0]\gic0.gc0.count_d1_reg[12]_0 ;
  wire \gic0.gc0.count_d2_reg[0]_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_7 ;
  wire out;
  wire p_20_out;
  wire wr_clk;
  wire wr_en;
  wire [3:0]\NLW_gic0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gic0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAABA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ENA_dly_D),
        .I1(Q[12]),
        .I2(wr_en),
        .I3(out),
        .O(ENA_I));
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gic0.gc0.count[0]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[0]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [0]),
        .S(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[10]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [10]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[11] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[11]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [11]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[12] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[12]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [12]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[1]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [1]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[2]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [2]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[3]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [3]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[4]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [4]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[5]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [5]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[6]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [6]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[7]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [7]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[8]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [8]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[9]),
        .Q(\gic0.gc0.count_d1_reg[12]_0 [9]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[11] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[12] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gic0.gc0.count_reg[0]_i_1_n_0 ,\gic0.gc0.count_reg[0]_i_1_n_1 ,\gic0.gc0.count_reg[0]_i_1_n_2 ,\gic0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gic0.gc0.count_reg[0]_i_1_n_4 ,\gic0.gc0.count_reg[0]_i_1_n_5 ,\gic0.gc0.count_reg[0]_i_1_n_6 ,\gic0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gic0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[11] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[12] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[12]_i_1 
       (.CI(\gic0.gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gic0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gic0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gic0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D[12]}));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .S(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[4]_i_1 
       (.CI(\gic0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[4]_i_1_n_0 ,\gic0.gc0.count_reg[4]_i_1_n_1 ,\gic0.gc0.count_reg[4]_i_1_n_2 ,\gic0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[4]_i_1_n_4 ,\gic0.gc0.count_reg[4]_i_1_n_5 ,\gic0.gc0.count_reg[4]_i_1_n_6 ,\gic0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[8]_i_1 
       (.CI(\gic0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[8]_i_1_n_0 ,\gic0.gc0.count_reg[8]_i_1_n_1 ,\gic0.gc0.count_reg[8]_i_1_n_2 ,\gic0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[8]_i_1_n_4 ,\gic0.gc0.count_reg[8]_i_1_n_5 ,\gic0.gc0.count_reg[8]_i_1_n_6 ,\gic0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module cmd_fifo_wr_logic
   (full,
    out,
    ENA_I,
    Q,
    ENA_I_0,
    WEA,
    wr_en_0,
    \gic0.gc0.count_d2_reg[0] ,
    wr_clk,
    wr_en,
    ram_full_fb_i_reg,
    ENA_dly_D,
    RD_PNTR_WR);
  output full;
  output out;
  output ENA_I;
  output [12:0]Q;
  output ENA_I_0;
  output [1:0]WEA;
  output [1:0]wr_en_0;
  input \gic0.gc0.count_d2_reg[0] ;
  input wr_clk;
  input wr_en;
  input ram_full_fb_i_reg;
  input ENA_dly_D;
  input [12:0]RD_PNTR_WR;

  wire ENA_I;
  wire ENA_I_0;
  wire ENA_dly_D;
  wire [12:0]Q;
  wire [12:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire full;
  wire \gic0.gc0.count_d2_reg[0] ;
  wire out;
  wire [12:0]p_14_out;
  wire p_20_out;
  wire ram_full_fb_i_reg;
  wire wr_clk;
  wire wr_en;
  wire [1:0]wr_en_0;
  wire [12:0]wr_pntr_plus2;

  cmd_fifo_wr_status_flags_as \gwas.wsts 
       (.D(wr_pntr_plus2),
        .ENA_I_0(ENA_I_0),
        .ENA_dly_D(ENA_dly_D),
        .Q(Q[12]),
        .RD_PNTR_WR(RD_PNTR_WR),
        .WEA(WEA),
        .full(full),
        .\gmux.gm[6].gms.ms (p_14_out),
        .out(out),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_1(\gic0.gc0.count_d2_reg[0] ),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0(wr_en_0));
  cmd_fifo_wr_bin_cntr wpntr
       (.D(wr_pntr_plus2),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .Q(Q),
        .\gic0.gc0.count_d1_reg[12]_0 (p_14_out),
        .\gic0.gc0.count_d2_reg[0]_0 (\gic0.gc0.count_d2_reg[0] ),
        .out(out),
        .p_20_out(p_20_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module cmd_fifo_wr_status_flags_as
   (full,
    out,
    ENA_I_0,
    p_20_out,
    WEA,
    wr_en_0,
    wr_en,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    wr_clk,
    ENA_dly_D,
    Q,
    RD_PNTR_WR,
    \gmux.gm[6].gms.ms ,
    D);
  output full;
  output out;
  output ENA_I_0;
  output p_20_out;
  output [1:0]WEA;
  output [1:0]wr_en_0;
  input wr_en;
  input ram_full_fb_i_reg_0;
  input ram_full_fb_i_reg_1;
  input wr_clk;
  input ENA_dly_D;
  input [0:0]Q;
  input [12:0]RD_PNTR_WR;
  input [12:0]\gmux.gm[6].gms.ms ;
  input [12:0]D;

  wire \/i__n_0 ;
  wire [12:0]D;
  wire ENA_I_0;
  wire ENA_dly_D;
  wire [0:0]Q;
  wire [12:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire comp1;
  wire comp2;
  wire [12:0]\gmux.gm[6].gms.ms ;
  wire p_20_out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_clk;
  wire wr_en;
  wire [1:0]wr_en_0;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \/i_ 
       (.I0(comp2),
        .I1(ram_full_fb_i),
        .I2(wr_en),
        .I3(comp1),
        .I4(ram_full_fb_i_reg_0),
        .O(\/i__n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ENA_dly_D),
        .I1(wr_en),
        .I2(ram_full_fb_i),
        .I3(Q),
        .O(ENA_I_0));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  cmd_fifo_compare c1
       (.RD_PNTR_WR(RD_PNTR_WR),
        .comp1(comp1),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ));
  cmd_fifo_compare_0 c2
       (.D(D),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp2(comp2));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[12]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_20_out));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_fb_i),
        .S(ram_full_fb_i_reg_1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_i),
        .S(ram_full_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module erasable_sim_mem_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  erasable_sim_mem_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module erasable_sim_mem_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  erasable_sim_mem_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module erasable_sim_mem_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module erasable_sim_mem_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  erasable_sim_mem_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "1" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.349 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "erasable_sim_mem.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "16" *) (* C_READ_WIDTH_B = "16" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
module erasable_sim_mem_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  erasable_sim_mem_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module erasable_sim_mem_blk_mem_gen_v8_4_2_synth
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  erasable_sim_mem_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module read_byte_fifo_blk_mem_gen_generic_cstr
   (POR_B,
    ENA_dly_D,
    ENB_dly_D,
    D,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ,
    din,
    WEA,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    SR,
    out,
    p_8_out);
  output POR_B;
  output ENA_dly_D;
  output ENB_dly_D;
  output [7:0]D;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [11:0]Q;
  input [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  input [7:0]din;
  input [1:0]WEA;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input [0:0]SR;
  input out;
  input p_8_out;

  wire [7:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [63:0]doutb_array;
  wire [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  wire out;
  wire p_8_out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D),
        .SR(SR),
        .doutb_array(doutb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [14:12]),
        .out(out),
        .p_8_out(p_8_out),
        .rd_clk(rd_clk));
  read_byte_fifo_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .WEA(WEA[1]),
        .din(din),
        .doutb_array(doutb_array[7:0]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din),
        .doutb_array(doutb_array[15:8]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .doutb_array(doutb_array[23:16]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .doutb_array(doutb_array[31:24]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .doutb_array(doutb_array[39:32]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[0]),
        .din(din),
        .doutb_array(doutb_array[47:40]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .doutb_array(doutb_array[55:48]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] [11:0]),
        .ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[0]),
        .din(din),
        .doutb_array(doutb_array[63:56]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module read_byte_fifo_blk_mem_gen_mux__parameterized0
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 ,
    out,
    p_8_out,
    SR,
    rd_clk,
    doutb_array);
  output [7:0]D;
  input [2:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 ;
  input out;
  input p_8_out;
  input [0:0]SR;
  input rd_clk;
  input [63:0]doutb_array;

  wire [7:0]D;
  wire [0:0]SR;
  wire [63:0]doutb_array;
  wire \goreg_bm.dout_i[0]_i_2_n_0 ;
  wire \goreg_bm.dout_i[0]_i_3_n_0 ;
  wire \goreg_bm.dout_i[1]_i_2_n_0 ;
  wire \goreg_bm.dout_i[1]_i_3_n_0 ;
  wire \goreg_bm.dout_i[2]_i_2_n_0 ;
  wire \goreg_bm.dout_i[2]_i_3_n_0 ;
  wire \goreg_bm.dout_i[3]_i_2_n_0 ;
  wire \goreg_bm.dout_i[3]_i_3_n_0 ;
  wire \goreg_bm.dout_i[4]_i_2_n_0 ;
  wire \goreg_bm.dout_i[4]_i_3_n_0 ;
  wire \goreg_bm.dout_i[5]_i_2_n_0 ;
  wire \goreg_bm.dout_i[5]_i_3_n_0 ;
  wire \goreg_bm.dout_i[6]_i_2_n_0 ;
  wire \goreg_bm.dout_i[6]_i_3_n_0 ;
  wire \goreg_bm.dout_i[7]_i_3_n_0 ;
  wire \goreg_bm.dout_i[7]_i_4_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ;
  wire [2:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 ;
  wire out;
  wire p_8_out;
  wire rd_clk;
  wire [2:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[0]_i_2 
       (.I0(doutb_array[24]),
        .I1(doutb_array[16]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[8]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[0]),
        .O(\goreg_bm.dout_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[0]_i_3 
       (.I0(doutb_array[56]),
        .I1(doutb_array[48]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[40]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[32]),
        .O(\goreg_bm.dout_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[1]_i_2 
       (.I0(doutb_array[25]),
        .I1(doutb_array[17]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[9]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[1]),
        .O(\goreg_bm.dout_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[1]_i_3 
       (.I0(doutb_array[57]),
        .I1(doutb_array[49]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[41]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[33]),
        .O(\goreg_bm.dout_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[2]_i_2 
       (.I0(doutb_array[26]),
        .I1(doutb_array[18]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[10]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[2]),
        .O(\goreg_bm.dout_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[2]_i_3 
       (.I0(doutb_array[58]),
        .I1(doutb_array[50]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[42]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[34]),
        .O(\goreg_bm.dout_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[3]_i_2 
       (.I0(doutb_array[27]),
        .I1(doutb_array[19]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[11]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[3]),
        .O(\goreg_bm.dout_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[3]_i_3 
       (.I0(doutb_array[59]),
        .I1(doutb_array[51]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[43]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[35]),
        .O(\goreg_bm.dout_i[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[4]_i_2 
       (.I0(doutb_array[28]),
        .I1(doutb_array[20]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[12]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[4]),
        .O(\goreg_bm.dout_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[4]_i_3 
       (.I0(doutb_array[60]),
        .I1(doutb_array[52]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[44]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[36]),
        .O(\goreg_bm.dout_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[5]_i_2 
       (.I0(doutb_array[29]),
        .I1(doutb_array[21]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[13]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[5]),
        .O(\goreg_bm.dout_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[5]_i_3 
       (.I0(doutb_array[61]),
        .I1(doutb_array[53]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[45]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[37]),
        .O(\goreg_bm.dout_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[6]_i_2 
       (.I0(doutb_array[30]),
        .I1(doutb_array[22]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[14]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[6]),
        .O(\goreg_bm.dout_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[6]_i_3 
       (.I0(doutb_array[62]),
        .I1(doutb_array[54]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[46]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[38]),
        .O(\goreg_bm.dout_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[7]_i_3 
       (.I0(doutb_array[31]),
        .I1(doutb_array[23]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[15]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[7]),
        .O(\goreg_bm.dout_i[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[7]_i_4 
       (.I0(doutb_array[63]),
        .I1(doutb_array[55]),
        .I2(sel_pipe[1]),
        .I3(doutb_array[47]),
        .I4(sel_pipe[0]),
        .I5(doutb_array[39]),
        .O(\goreg_bm.dout_i[7]_i_4_n_0 ));
  MUXF7 \goreg_bm.dout_i_reg[0]_i_1 
       (.I0(\goreg_bm.dout_i[0]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[0]_i_3_n_0 ),
        .O(D[0]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[1]_i_1 
       (.I0(\goreg_bm.dout_i[1]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[1]_i_3_n_0 ),
        .O(D[1]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[2]_i_1 
       (.I0(\goreg_bm.dout_i[2]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[2]_i_3_n_0 ),
        .O(D[2]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[3]_i_1 
       (.I0(\goreg_bm.dout_i[3]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[3]_i_3_n_0 ),
        .O(D[3]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[4]_i_1 
       (.I0(\goreg_bm.dout_i[4]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[4]_i_3_n_0 ),
        .O(D[4]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[5]_i_1 
       (.I0(\goreg_bm.dout_i[5]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[5]_i_3_n_0 ),
        .O(D[5]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[6]_i_1 
       (.I0(\goreg_bm.dout_i[6]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[6]_i_3_n_0 ),
        .O(D[6]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[7]_i_2 
       (.I0(\goreg_bm.dout_i[7]_i_3_n_0 ),
        .I1(\goreg_bm.dout_i[7]_i_4_n_0 ),
        .O(D[7]),
        .S(sel_pipe[2]));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 [0]),
        .I1(out),
        .I2(p_8_out),
        .I3(SR),
        .I4(sel_pipe[0]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 [1]),
        .I1(out),
        .I2(p_8_out),
        .I3(SR),
        .I4(sel_pipe[1]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0 [2]),
        .I1(out),
        .I2(p_8_out),
        .I3(SR),
        .I4(sel_pipe[2]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width
   (doutb_array,
    POR_A,
    POR_B,
    ENA_dly_D,
    ENB_dly_D,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    SR);
  output [7:0]doutb_array;
  output POR_A;
  output POR_B;
  output ENA_dly_D;
  output ENB_dly_D;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [0:0]WEA;
  input [0:0]SR;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire [4:0]RSTA_SHFT_REG;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire p_1_out;
  wire p_3_out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .S(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(RSTA_SHFT_REG[0]),
        .I1(RSTA_SHFT_REG[4]),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(RSTB_SHFT_REG[0]),
        .I1(RSTB_SHFT_REG[4]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTA_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(wr_clk),
        .D(RSTA_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTA_SHFT_REG[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rd_clk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  read_byte_fifo_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized0
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_0,
    ENB_I_1,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_0;
  input ENB_I_1;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_0;
  wire ENB_I_1;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized1
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_2,
    ENB_I_3,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_2;
  input ENB_I_3;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I_2;
  wire ENB_I_3;
  wire POR_A;
  wire [11:0]Q;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized2
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_4,
    ENB_I_5,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_4;
  input ENB_I_5;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_4;
  wire ENB_I_5;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized3
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_6,
    ENB_I_7,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_6;
  input ENB_I_7;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I_6;
  wire ENB_I_7;
  wire POR_A;
  wire [11:0]Q;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized4
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_8,
    ENB_I_9,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_8;
  input ENB_I_9;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_8;
  wire ENB_I_9;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized5
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_10,
    ENB_I_11,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_10;
  input ENB_I_11;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I_10;
  wire ENB_I_11;
  wire POR_A;
  wire [11:0]Q;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_byte_fifo_blk_mem_gen_prim_width__parameterized6
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_12,
    ENB_I_13,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_12;
  input ENB_I_13;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_12;
  wire ENB_I_13;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .doutb_array(doutb_array),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized0
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_0,
    ENB_I_1,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_0;
  input ENB_I_1;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_0;
  wire ENB_I_1;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized1
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_2,
    ENB_I_3,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_2;
  input ENB_I_3;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_2;
  wire ENB_I_3;
  wire POR_A;
  wire [11:0]Q;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized2
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_4,
    ENB_I_5,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_4;
  input ENB_I_5;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_4;
  wire ENB_I_5;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized3
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_6,
    ENB_I_7,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_6;
  input ENB_I_7;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_6;
  wire ENB_I_7;
  wire POR_A;
  wire [11:0]Q;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized4
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_8,
    ENB_I_9,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_8;
  input ENB_I_9;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_8;
  wire ENB_I_9;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized5
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_10,
    ENB_I_11,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_10;
  input ENB_I_11;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_10;
  wire ENB_I_11;
  wire POR_A;
  wire [11:0]Q;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_byte_fifo_blk_mem_gen_prim_wrapper__parameterized6
   (doutb_array,
    wr_clk,
    rd_clk,
    ENA_I_12,
    ENB_I_13,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]doutb_array;
  input wr_clk;
  input rd_clk;
  input ENA_I_12;
  input ENB_I_13;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I_12;
  wire ENB_I_13;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [7:0]din;
  wire [7:0]doutb_array;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module read_byte_fifo_blk_mem_gen_top
   (POR_B,
    ENA_dly_D,
    ENB_dly_D,
    D,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ,
    din,
    WEA,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    SR,
    out,
    p_8_out);
  output POR_B;
  output ENA_dly_D;
  output ENB_dly_D;
  output [7:0]D;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [11:0]Q;
  input [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  input [7:0]din;
  input [1:0]WEA;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input [0:0]SR;
  input out;
  input p_8_out;

  wire [7:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire POR_B;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  wire out;
  wire p_8_out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module read_byte_fifo_blk_mem_gen_v8_4_2
   (POR_B,
    ENA_dly_D,
    ENB_dly_D,
    D,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ,
    din,
    WEA,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    SR,
    out,
    p_8_out);
  output POR_B;
  output ENA_dly_D;
  output ENB_dly_D;
  output [7:0]D;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [11:0]Q;
  input [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  input [7:0]din;
  input [1:0]WEA;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input [0:0]SR;
  input out;
  input p_8_out;

  wire [7:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire POR_B;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  wire out;
  wire p_8_out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module read_byte_fifo_blk_mem_gen_v8_4_2_synth
   (POR_B,
    ENA_dly_D,
    ENB_dly_D,
    D,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ,
    din,
    WEA,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    SR,
    out,
    p_8_out);
  output POR_B;
  output ENA_dly_D;
  output ENB_dly_D;
  output [7:0]D;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [11:0]Q;
  input [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  input [7:0]din;
  input [1:0]WEA;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input [0:0]SR;
  input out;
  input p_8_out;

  wire [7:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire POR_B;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  wire out;
  wire p_8_out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module read_byte_fifo_clk_x_pntrs
   (v1_reg,
    WR_PNTR_RD,
    v1_reg_0,
    RD_PNTR_WR,
    Q,
    \gmux.gm[7].gms.ms ,
    wr_clk,
    \src_gray_ff_reg[14] ,
    rd_clk);
  output [0:0]v1_reg;
  output [13:0]WR_PNTR_RD;
  output [0:0]v1_reg_0;
  output [14:0]RD_PNTR_WR;
  input [14:0]Q;
  input [0:0]\gmux.gm[7].gms.ms ;
  input wr_clk;
  input [14:0]\src_gray_ff_reg[14] ;
  input rd_clk;

  wire [14:0]Q;
  wire [14:0]RD_PNTR_WR;
  wire [13:0]WR_PNTR_RD;
  wire [0:0]\gmux.gm[7].gms.ms ;
  wire [14:14]p_24_out;
  wire rd_clk;
  wire [14:0]\src_gray_ff_reg[14] ;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(p_24_out),
        .I1(Q[14]),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1__0 
       (.I0(p_24_out),
        .I1(\gmux.gm[7].gms.ms ),
        .O(v1_reg_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "15" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  read_byte_fifo_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(rd_clk),
        .src_in_bin(Q));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "15" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  read_byte_fifo_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin({p_24_out,WR_PNTR_RD}),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[14] ));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_byte_fifo_compare
   (comp1,
    RD_PNTR_WR,
    Q);
  output comp1;
  input [14:0]RD_PNTR_WR;
  input [14:0]Q;

  wire [14:0]Q;
  wire [14:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp1;
  wire [7:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(Q[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(Q[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(Q[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(Q[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp1,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(Q[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(Q[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(Q[11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(RD_PNTR_WR[12]),
        .I1(Q[12]),
        .I2(RD_PNTR_WR[13]),
        .I3(Q[13]),
        .O(v1_reg[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(Q[14]),
        .I1(RD_PNTR_WR[14]),
        .O(v1_reg[7]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_byte_fifo_compare_0
   (comp2,
    RD_PNTR_WR,
    D);
  output comp2;
  input [14:0]RD_PNTR_WR;
  input [14:0]D;

  wire [14:0]D;
  wire [14:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp2;
  wire [7:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(D[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(D[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(D[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(D[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(D[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(D[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(D[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(D[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp2,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(D[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(D[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(D[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(D[11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(RD_PNTR_WR[12]),
        .I1(D[12]),
        .I2(RD_PNTR_WR[13]),
        .I3(D[13]),
        .O(v1_reg[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(D[14]),
        .I1(RD_PNTR_WR[14]),
        .O(v1_reg[7]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_byte_fifo_compare_1
   (ram_empty_fb_i0__1,
    v1_reg,
    ram_empty_fb_i_reg,
    out,
    rd_en,
    ram_empty_fb_i_reg_0,
    comp1);
  output ram_empty_fb_i0__1;
  input [6:0]v1_reg;
  input [0:0]ram_empty_fb_i_reg;
  input out;
  input rd_en;
  input [1:0]ram_empty_fb_i_reg_0;
  input comp1;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_fb_i0__1;
  wire [0:0]ram_empty_fb_i_reg;
  wire [1:0]ram_empty_fb_i_reg_0;
  wire rd_en;
  wire [6:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp0,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({ram_empty_fb_i_reg,v1_reg[6:4]}));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    ram_empty_i_i_1
       (.I0(comp0),
        .I1(out),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg_0[1]),
        .I4(ram_empty_fb_i_reg_0[0]),
        .I5(comp1),
        .O(ram_empty_fb_i0__1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_byte_fifo_compare_2
   (comp1,
    v1_reg_0,
    ram_empty_fb_i_reg);
  output comp1;
  input [6:0]v1_reg_0;
  input [0:0]ram_empty_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp1;
  wire [0:0]ram_empty_fb_i_reg;
  wire [6:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp1,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({ram_empty_fb_i_reg,v1_reg_0[6:4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module read_byte_fifo_fifo_generator_ramfifo
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    almost_empty,
    empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output almost_empty;
  output empty;
  output full;
  output [7:0]dout;
  input rd_clk;
  input wr_clk;
  input rst;
  input [7:0]din;
  input wr_en;
  input rd_en;

  wire almost_empty;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/POR_B ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \gntv_or_sync_fifo.gl0.wr_n_24 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_25 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_26 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_27 ;
  wire [7:7]\gras.rsts/c0/v1_reg ;
  wire [7:7]\gras.rsts/c1/v1_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire [14:0]p_0_out;
  wire [14:0]p_13_out;
  wire [13:0]p_24_out;
  wire [14:0]p_25_out;
  wire p_2_out;
  wire p_6_out;
  wire p_8_out;
  wire rd_clk;
  wire rd_en;
  wire [14:14]rd_pntr_plus1;
  wire rst;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  read_byte_fifo_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.Q(p_0_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .\gmux.gm[7].gms.ms (rd_pntr_plus1),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[14] (p_13_out),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ),
        .wr_clk(wr_clk));
  read_byte_fifo_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(p_6_out),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ),
        .ENB_I_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_I ),
        .ENB_I_3(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_4(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_5(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_6(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ENB_dly_D ),
        .Q(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .almost_empty(almost_empty),
        .empty(empty),
        .\gc1.count_d1_reg[14] (rd_pntr_plus1),
        .\gc1.count_reg[14] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gras.rsts/c0/v1_reg ),
        .ram_empty_fb_i_reg_0(\gras.rsts/c1/v1_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  read_byte_fifo_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ),
        .ENA_I_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_I ),
        .ENA_I_3(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_4(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_5(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_6(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ENA_dly_D ),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_24 ,\gntv_or_sync_fifo.gl0.wr_n_25 }),
        .full(full),
        .\gic0.gc0.count_d2_reg[0] (rstblk_n_0),
        .out(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0({\gntv_or_sync_fifo.gl0.wr_n_26 ,\gntv_or_sync_fifo.gl0.wr_n_27 }));
  read_byte_fifo_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\gntv_or_sync_fifo.gl0.wr_n_26 ,\gntv_or_sync_fifo.gl0.wr_n_27 }),
        .E(p_6_out),
        .ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_12(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_I ),
        .ENA_I_4(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_I ),
        .ENA_I_6(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_8(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ENA_dly_D ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_13(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_3(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENB_I ),
        .ENB_I_5(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_I ),
        .ENB_I_7(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_9(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ENB_dly_D ),
        .POR_B(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/POR_B ),
        .Q(p_13_out[11:0]),
        .SR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_24 ,\gntv_or_sync_fifo.gl0.wr_n_25 }),
        .din(din),
        .dout(dout),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] (p_0_out),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_rstram_b(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  read_byte_fifo_reset_blk_ramfifo rstblk
       (.POR_B(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/POR_B ),
        .SR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 (rstblk_n_0),
        .out(rst_full_gen_i),
        .ram_rstram_b(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b ),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module read_byte_fifo_fifo_generator_top
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    almost_empty,
    empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output almost_empty;
  output empty;
  output full;
  output [7:0]dout;
  input rd_clk;
  input wr_clk;
  input rst;
  input [7:0]din;
  input wr_en;
  input rd_en;

  wire almost_empty;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  read_byte_fifo_fifo_generator_ramfifo \grf.rf 
       (.almost_empty(almost_empty),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "15" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "1" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "32767" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "32766" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "15" *) 
(* C_RD_DEPTH = "32768" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "15" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "15" *) 
(* C_WR_DEPTH = "32768" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "15" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module read_byte_fifo_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [7:0]din;
  input wr_en;
  input rd_en;
  input [14:0]prog_empty_thresh;
  input [14:0]prog_empty_thresh_assert;
  input [14:0]prog_empty_thresh_negate;
  input [14:0]prog_full_thresh;
  input [14:0]prog_full_thresh_assert;
  input [14:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [7:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [14:0]data_count;
  output [14:0]rd_data_count;
  output [14:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_empty;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[14] = \<const0> ;
  assign data_count[13] = \<const0> ;
  assign data_count[12] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[14] = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[14] = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  read_byte_fifo_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.almost_empty(almost_empty),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module read_byte_fifo_fifo_generator_v13_2_3_synth
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    almost_empty,
    empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output almost_empty;
  output empty;
  output full;
  output [7:0]dout;
  input rd_clk;
  input wr_clk;
  input rst;
  input [7:0]din;
  input wr_en;
  input rd_en;

  wire almost_empty;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  read_byte_fifo_fifo_generator_top \gconvfifo.rf 
       (.almost_empty(almost_empty),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module read_byte_fifo_memory
   (POR_B,
    ENA_dly_D,
    ENB_dly_D,
    dout,
    rd_clk,
    wr_clk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ,
    din,
    WEA,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    SR,
    out,
    p_8_out,
    E);
  output POR_B;
  output ENA_dly_D;
  output ENB_dly_D;
  output [7:0]dout;
  input rd_clk;
  input wr_clk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [11:0]Q;
  input [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  input [7:0]din;
  input [1:0]WEA;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input [0:0]SR;
  input out;
  input p_8_out;
  input [0:0]E;

  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire POR_B;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [7:0]din;
  wire [7:0]dout;
  wire [7:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 ;
  wire [14:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ;
  wire out;
  wire p_8_out;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  read_byte_fifo_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .din(din),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [7]),
        .Q(dout[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module read_byte_fifo_rd_bin_cntr
   (ENB_I,
    Q,
    ENB_I_0,
    ENB_I_1,
    ENB_I_2,
    ENB_I_3,
    ENB_I_4,
    ENB_I_5,
    ENB_I_6,
    v1_reg,
    v1_reg_0,
    \gc1.count_d1_reg[14]_0 ,
    \gc1.count_reg[14]_0 ,
    E,
    rd_clk,
    ENB_dly_D,
    tmp_ram_rd_en,
    WR_PNTR_RD);
  output ENB_I;
  output [14:0]Q;
  output ENB_I_0;
  output ENB_I_1;
  output ENB_I_2;
  output ENB_I_3;
  output ENB_I_4;
  output ENB_I_5;
  output ENB_I_6;
  output [6:0]v1_reg;
  output [6:0]v1_reg_0;
  output [0:0]\gc1.count_d1_reg[14]_0 ;
  input \gc1.count_reg[14]_0 ;
  input [0:0]E;
  input rd_clk;
  input ENB_dly_D;
  input tmp_ram_rd_en;
  input [13:0]WR_PNTR_RD;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_1;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_I_4;
  wire ENB_I_5;
  wire ENB_I_6;
  wire ENB_dly_D;
  wire [14:0]Q;
  wire [13:0]WR_PNTR_RD;
  wire \gc1.count[0]_i_2_n_0 ;
  wire [0:0]\gc1.count_d1_reg[14]_0 ;
  wire \gc1.count_reg[0]_i_1_n_0 ;
  wire \gc1.count_reg[0]_i_1_n_1 ;
  wire \gc1.count_reg[0]_i_1_n_2 ;
  wire \gc1.count_reg[0]_i_1_n_3 ;
  wire \gc1.count_reg[0]_i_1_n_4 ;
  wire \gc1.count_reg[0]_i_1_n_5 ;
  wire \gc1.count_reg[0]_i_1_n_6 ;
  wire \gc1.count_reg[0]_i_1_n_7 ;
  wire \gc1.count_reg[12]_i_1_n_2 ;
  wire \gc1.count_reg[12]_i_1_n_3 ;
  wire \gc1.count_reg[12]_i_1_n_5 ;
  wire \gc1.count_reg[12]_i_1_n_6 ;
  wire \gc1.count_reg[12]_i_1_n_7 ;
  wire \gc1.count_reg[14]_0 ;
  wire \gc1.count_reg[4]_i_1_n_0 ;
  wire \gc1.count_reg[4]_i_1_n_1 ;
  wire \gc1.count_reg[4]_i_1_n_2 ;
  wire \gc1.count_reg[4]_i_1_n_3 ;
  wire \gc1.count_reg[4]_i_1_n_4 ;
  wire \gc1.count_reg[4]_i_1_n_5 ;
  wire \gc1.count_reg[4]_i_1_n_6 ;
  wire \gc1.count_reg[4]_i_1_n_7 ;
  wire \gc1.count_reg[8]_i_1_n_0 ;
  wire \gc1.count_reg[8]_i_1_n_1 ;
  wire \gc1.count_reg[8]_i_1_n_2 ;
  wire \gc1.count_reg[8]_i_1_n_3 ;
  wire \gc1.count_reg[8]_i_1_n_4 ;
  wire \gc1.count_reg[8]_i_1_n_5 ;
  wire \gc1.count_reg[8]_i_1_n_6 ;
  wire \gc1.count_reg[8]_i_1_n_7 ;
  wire rd_clk;
  wire [13:0]rd_pntr_plus1;
  wire [14:0]rd_pntr_plus2;
  wire tmp_ram_rd_en;
  wire [6:0]v1_reg;
  wire [6:0]v1_reg_0;
  wire [3:2]\NLW_gc1.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gc1.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(tmp_ram_rd_en),
        .O(ENB_I));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(ENB_dly_D),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(tmp_ram_rd_en),
        .I4(Q[12]),
        .O(ENB_I_0));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(ENB_dly_D),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(tmp_ram_rd_en),
        .I4(Q[13]),
        .O(ENB_I_1));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(ENB_dly_D),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(tmp_ram_rd_en),
        .O(ENB_I_2));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(ENB_dly_D),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(tmp_ram_rd_en),
        .O(ENB_I_3));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(ENB_dly_D),
        .I1(Q[13]),
        .I2(tmp_ram_rd_en),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(ENB_I_4));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(ENB_dly_D),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(tmp_ram_rd_en),
        .I4(Q[14]),
        .O(ENB_I_5));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(ENB_dly_D),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(tmp_ram_rd_en),
        .O(ENB_I_6));
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_2 
       (.I0(rd_pntr_plus2[0]),
        .O(\gc1.count[0]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[10]),
        .Q(rd_pntr_plus1[10]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[11]),
        .Q(rd_pntr_plus1[11]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[12]),
        .Q(rd_pntr_plus1[12]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[13]),
        .Q(rd_pntr_plus1[13]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[14] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[14]),
        .Q(\gc1.count_d1_reg[14]_0 ),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(rd_pntr_plus1[6]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[7]),
        .Q(rd_pntr_plus1[7]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[8]),
        .Q(rd_pntr_plus1[8]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[9]),
        .Q(rd_pntr_plus1[9]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[12]),
        .Q(Q[12]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[13]),
        .Q(Q[13]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[14] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_d1_reg[14]_0 ),
        .Q(Q[14]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus2[0]),
        .R(\gc1.count_reg[14]_0 ));
  CARRY4 \gc1.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc1.count_reg[0]_i_1_n_0 ,\gc1.count_reg[0]_i_1_n_1 ,\gc1.count_reg[0]_i_1_n_2 ,\gc1.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc1.count_reg[0]_i_1_n_4 ,\gc1.count_reg[0]_i_1_n_5 ,\gc1.count_reg[0]_i_1_n_6 ,\gc1.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus2[3:1],\gc1.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus2[10]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus2[11]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[12] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[12]_i_1_n_7 ),
        .Q(rd_pntr_plus2[12]),
        .R(\gc1.count_reg[14]_0 ));
  CARRY4 \gc1.count_reg[12]_i_1 
       (.CI(\gc1.count_reg[8]_i_1_n_0 ),
        .CO({\NLW_gc1.count_reg[12]_i_1_CO_UNCONNECTED [3:2],\gc1.count_reg[12]_i_1_n_2 ,\gc1.count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc1.count_reg[12]_i_1_O_UNCONNECTED [3],\gc1.count_reg[12]_i_1_n_5 ,\gc1.count_reg[12]_i_1_n_6 ,\gc1.count_reg[12]_i_1_n_7 }),
        .S({1'b0,rd_pntr_plus2[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[13] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[12]_i_1_n_6 ),
        .Q(rd_pntr_plus2[13]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[14] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[12]_i_1_n_5 ),
        .Q(rd_pntr_plus2[14]),
        .R(\gc1.count_reg[14]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus2[1]),
        .S(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus2[2]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus2[3]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus2[4]),
        .R(\gc1.count_reg[14]_0 ));
  CARRY4 \gc1.count_reg[4]_i_1 
       (.CI(\gc1.count_reg[0]_i_1_n_0 ),
        .CO({\gc1.count_reg[4]_i_1_n_0 ,\gc1.count_reg[4]_i_1_n_1 ,\gc1.count_reg[4]_i_1_n_2 ,\gc1.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc1.count_reg[4]_i_1_n_4 ,\gc1.count_reg[4]_i_1_n_5 ,\gc1.count_reg[4]_i_1_n_6 ,\gc1.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus2[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus2[5]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus2[6]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus2[7]),
        .R(\gc1.count_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus2[8]),
        .R(\gc1.count_reg[14]_0 ));
  CARRY4 \gc1.count_reg[8]_i_1 
       (.CI(\gc1.count_reg[4]_i_1_n_0 ),
        .CO({\gc1.count_reg[8]_i_1_n_0 ,\gc1.count_reg[8]_i_1_n_1 ,\gc1.count_reg[8]_i_1_n_2 ,\gc1.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc1.count_reg[8]_i_1_n_4 ,\gc1.count_reg[8]_i_1_n_5 ,\gc1.count_reg[8]_i_1_n_6 ,\gc1.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus2[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus2[9]),
        .R(\gc1.count_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(Q[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(Q[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(rd_pntr_plus1[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(Q[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(rd_pntr_plus1[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(WR_PNTR_RD[8]),
        .I2(Q[9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(WR_PNTR_RD[8]),
        .I2(rd_pntr_plus1[9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(WR_PNTR_RD[10]),
        .I2(Q[11]),
        .I3(WR_PNTR_RD[11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(WR_PNTR_RD[10]),
        .I2(rd_pntr_plus1[11]),
        .I3(WR_PNTR_RD[11]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(WR_PNTR_RD[12]),
        .I2(Q[13]),
        .I3(WR_PNTR_RD[13]),
        .O(v1_reg[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[12]),
        .I1(WR_PNTR_RD[12]),
        .I2(rd_pntr_plus1[13]),
        .I3(WR_PNTR_RD[13]),
        .O(v1_reg_0[6]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module read_byte_fifo_rd_fwft
   (out,
    almost_empty,
    empty,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    empty_fwft_fb_o_i_reg_0,
    rd_clk,
    rd_en,
    \gc1.count_reg[14] );
  output [1:0]out;
  output almost_empty;
  output empty;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  input empty_fwft_fb_o_i_reg_0;
  input rd_clk;
  input rd_en;
  input \gc1.count_reg[14] ;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__1;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  wire empty_fwft_fb_o_i_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire \gc1.count_reg[14] ;
  wire [1:0]next_fwft_state;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign almost_empty = aempty_fwft_i;
  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5 
       (.I0(\gc1.count_reg[14] ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_o_i_reg_0),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gc1.count_reg[14] ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_fb_i),
        .S(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_i),
        .S(empty_fwft_fb_o_i_reg_0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(empty_fwft_fb_o_i_reg_0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(empty_fwft_fb_o_i_reg_0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc1.count_d1[14]_i_1 
       (.I0(\gc1.count_reg[14] ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\gc1.count_reg[14] ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(empty_fwft_fb_o_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module read_byte_fifo_rd_logic
   (out,
    almost_empty,
    empty,
    p_8_out,
    ENB_I,
    Q,
    ENB_I_0,
    ENB_I_1,
    ENB_I_2,
    ENB_I_3,
    ENB_I_4,
    ENB_I_5,
    ENB_I_6,
    \gc1.count_d1_reg[14] ,
    E,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc1.count_reg[14] ,
    rd_clk,
    ENB_dly_D,
    rd_en,
    WR_PNTR_RD);
  output out;
  output almost_empty;
  output empty;
  output p_8_out;
  output ENB_I;
  output [14:0]Q;
  output ENB_I_0;
  output ENB_I_1;
  output ENB_I_2;
  output ENB_I_3;
  output ENB_I_4;
  output ENB_I_5;
  output ENB_I_6;
  output [0:0]\gc1.count_d1_reg[14] ;
  output [0:0]E;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input \gc1.count_reg[14] ;
  input rd_clk;
  input ENB_dly_D;
  input rd_en;
  input [13:0]WR_PNTR_RD;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_1;
  wire ENB_I_2;
  wire ENB_I_3;
  wire ENB_I_4;
  wire ENB_I_5;
  wire ENB_I_6;
  wire ENB_dly_D;
  wire [14:0]Q;
  wire [13:0]WR_PNTR_RD;
  wire almost_empty;
  wire [6:0]\c0/v1_reg ;
  wire [6:0]\c1/v1_reg ;
  wire empty;
  wire [0:0]\gc1.count_d1_reg[14] ;
  wire \gc1.count_reg[14] ;
  wire \gntv_or_sync_fifo.mem/tmp_ram_rd_en ;
  wire \gr1.gr1_int.rfwft_n_0 ;
  wire out;
  wire [0:0]p_0_in;
  wire p_8_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire rd_clk;
  wire rd_en;

  read_byte_fifo_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .almost_empty(almost_empty),
        .empty(empty),
        .empty_fwft_fb_o_i_reg_0(\gc1.count_reg[14] ),
        .\gc1.count_reg[14] (out),
        .out({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .ram_empty_fb_i_reg(p_8_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(\gntv_or_sync_fifo.mem/tmp_ram_rd_en ));
  read_byte_fifo_rd_status_flags_as \gras.rsts 
       (.out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_2({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .ram_empty_i_reg_0(\gc1.count_reg[14] ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  read_byte_fifo_rd_bin_cntr rpntr
       (.E(p_8_out),
        .ENB_I(ENB_I),
        .ENB_I_0(ENB_I_0),
        .ENB_I_1(ENB_I_1),
        .ENB_I_2(ENB_I_2),
        .ENB_I_3(ENB_I_3),
        .ENB_I_4(ENB_I_4),
        .ENB_I_5(ENB_I_5),
        .ENB_I_6(ENB_I_6),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc1.count_d1_reg[14]_0 (\gc1.count_d1_reg[14] ),
        .\gc1.count_reg[14]_0 (\gc1.count_reg[14] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(\gntv_or_sync_fifo.mem/tmp_ram_rd_en ),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module read_byte_fifo_rd_status_flags_as
   (out,
    v1_reg,
    ram_empty_fb_i_reg_0,
    v1_reg_0,
    ram_empty_fb_i_reg_1,
    ram_empty_i_reg_0,
    rd_clk,
    rd_en,
    ram_empty_fb_i_reg_2);
  output out;
  input [6:0]v1_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input [6:0]v1_reg_0;
  input [0:0]ram_empty_fb_i_reg_1;
  input ram_empty_i_reg_0;
  input rd_clk;
  input rd_en;
  input [1:0]ram_empty_fb_i_reg_2;

  wire comp1;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i0__1;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire [0:0]ram_empty_fb_i_reg_1;
  wire [1:0]ram_empty_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire rd_clk;
  wire rd_en;
  wire [6:0]v1_reg;
  wire [6:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  read_byte_fifo_compare_1 c0
       (.comp1(comp1),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i0__1(ram_empty_fb_i0__1),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_2),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  read_byte_fifo_compare_2 c1
       (.comp1(comp1),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_1),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0__1),
        .Q(ram_empty_fb_i),
        .S(ram_empty_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0__1),
        .Q(ram_empty_i),
        .S(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module read_byte_fifo_reset_blk_ramfifo
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ,
    SR,
    wr_rst_busy,
    out,
    ram_rstram_b,
    rst,
    wr_clk,
    rd_clk,
    POR_B);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  output [0:0]SR;
  output wr_rst_busy;
  output out;
  output ram_rstram_b;
  input rst;
  input wr_clk;
  input rd_clk;
  input POR_B;

  wire POR_B;
  wire [0:0]SR;
  wire arst_sync_rd_rst;
  wire dest_out;
  wire dest_rst;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire ram_rstram_b;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy_i;
  wire [1:0]wr_rst_rd_ext;

  assign out = rst_d3;
  assign wr_rst_busy = wr_rst_busy_i;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2 
       (.I0(SR),
        .I1(POR_B),
        .O(ram_rstram_b));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(wr_rst_rd_ext[1]),
        .I1(SR),
        .I2(arst_sync_rd_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .Q(SR),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .I3(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0F0D0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(rd_rst_wr_ext[3]),
        .I1(rd_rst_wr_ext[2]),
        .I2(wr_rst_busy_i),
        .I3(rd_rst_wr_ext[0]),
        .I4(rd_rst_wr_ext[1]),
        .I5(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .Q(wr_rst_busy_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]),
        .R(1'b0));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  read_byte_fifo_xpm_cdc_single \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(SR));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  read_byte_fifo_xpm_cdc_single__2 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  read_byte_fifo_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(rd_clk),
        .dest_rst(arst_sync_rd_rst),
        .src_rst(rst));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  read_byte_fifo_xpm_cdc_sync_rst__2 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(wr_clk),
        .dest_rst(dest_rst),
        .src_rst(rst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module read_byte_fifo_wr_bin_cntr
   (D,
    ENA_I,
    Q,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    \gic0.gc0.count_d1_reg[14]_0 ,
    \gic0.gc0.count_d2_reg[0]_0 ,
    p_20_out,
    wr_clk,
    ENA_dly_D,
    out,
    wr_en);
  output [14:0]D;
  output ENA_I;
  output [14:0]Q;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output [14:0]\gic0.gc0.count_d1_reg[14]_0 ;
  input \gic0.gc0.count_d2_reg[0]_0 ;
  input p_20_out;
  input wr_clk;
  input ENA_dly_D;
  input out;
  input wr_en;

  wire [14:0]D;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire [14:0]Q;
  wire \gic0.gc0.count[0]_i_2_n_0 ;
  wire [14:0]\gic0.gc0.count_d1_reg[14]_0 ;
  wire \gic0.gc0.count_d2_reg[0]_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[12]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[12]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[12]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[12]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_7 ;
  wire out;
  wire p_20_out;
  wire wr_clk;
  wire wr_en;
  wire [3:2]\NLW_gic0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gic0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ENA_dly_D),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(out),
        .I5(wr_en),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ENA_dly_D),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[12]),
        .O(ENA_I_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(ENA_dly_D),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[13]),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(ENA_dly_D),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(out),
        .I5(wr_en),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(ENA_dly_D),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(out),
        .I5(wr_en),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(ENA_dly_D),
        .I1(Q[13]),
        .I2(out),
        .I3(wr_en),
        .I4(Q[12]),
        .I5(Q[14]),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(ENA_dly_D),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(out),
        .I4(wr_en),
        .I5(Q[14]),
        .O(ENA_I_5));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(ENA_dly_D),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(out),
        .I5(wr_en),
        .O(ENA_I_6));
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gic0.gc0.count[0]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[0]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [0]),
        .S(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[10]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [10]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[11] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[11]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [11]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[12] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[12]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [12]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[13] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[13]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [13]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[14] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[14]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [14]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[1]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [1]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[2]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [2]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[3]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [3]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[4]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [4]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[5]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [5]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[6]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [6]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[7]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [7]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[8]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [8]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(D[9]),
        .Q(\gic0.gc0.count_d1_reg[14]_0 [9]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [0]),
        .Q(Q[0]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [10]),
        .Q(Q[10]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[11] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [11]),
        .Q(Q[11]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[12] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [12]),
        .Q(Q[12]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[13] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [13]),
        .Q(Q[13]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[14] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [14]),
        .Q(Q[14]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [1]),
        .Q(Q[1]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [2]),
        .Q(Q[2]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [3]),
        .Q(Q[3]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [4]),
        .Q(Q[4]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [5]),
        .Q(Q[5]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [6]),
        .Q(Q[6]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [7]),
        .Q(Q[7]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [8]),
        .Q(Q[8]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_d1_reg[14]_0 [9]),
        .Q(Q[9]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gic0.gc0.count_reg[0]_i_1_n_0 ,\gic0.gc0.count_reg[0]_i_1_n_1 ,\gic0.gc0.count_reg[0]_i_1_n_2 ,\gic0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gic0.gc0.count_reg[0]_i_1_n_4 ,\gic0.gc0.count_reg[0]_i_1_n_5 ,\gic0.gc0.count_reg[0]_i_1_n_6 ,\gic0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gic0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[11] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[12] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[12]_i_1 
       (.CI(\gic0.gc0.count_reg[8]_i_1_n_0 ),
        .CO({\NLW_gic0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:2],\gic0.gc0.count_reg[12]_i_1_n_2 ,\gic0.gc0.count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gic0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3],\gic0.gc0.count_reg[12]_i_1_n_5 ,\gic0.gc0.count_reg[12]_i_1_n_6 ,\gic0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,D[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[13] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[12]_i_1_n_6 ),
        .Q(D[13]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[14] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[12]_i_1_n_5 ),
        .Q(D[14]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .S(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[4]_i_1 
       (.CI(\gic0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[4]_i_1_n_0 ,\gic0.gc0.count_reg[4]_i_1_n_1 ,\gic0.gc0.count_reg[4]_i_1_n_2 ,\gic0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[4]_i_1_n_4 ,\gic0.gc0.count_reg[4]_i_1_n_5 ,\gic0.gc0.count_reg[4]_i_1_n_6 ,\gic0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
  CARRY4 \gic0.gc0.count_reg[8]_i_1 
       (.CI(\gic0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[8]_i_1_n_0 ,\gic0.gc0.count_reg[8]_i_1_n_1 ,\gic0.gc0.count_reg[8]_i_1_n_2 ,\gic0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[8]_i_1_n_4 ,\gic0.gc0.count_reg[8]_i_1_n_5 ,\gic0.gc0.count_reg[8]_i_1_n_6 ,\gic0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(p_20_out),
        .D(\gic0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\gic0.gc0.count_d2_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module read_byte_fifo_wr_logic
   (full,
    Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    WEA,
    wr_en_0,
    \gic0.gc0.count_d2_reg[0] ,
    wr_clk,
    RD_PNTR_WR,
    wr_en,
    out,
    ENA_dly_D);
  output full;
  output [14:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output [1:0]WEA;
  output [1:0]wr_en_0;
  input \gic0.gc0.count_d2_reg[0] ;
  input wr_clk;
  input [14:0]RD_PNTR_WR;
  input wr_en;
  input out;
  input ENA_dly_D;

  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_dly_D;
  wire [14:0]Q;
  wire [14:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire full;
  wire \gic0.gc0.count_d2_reg[0] ;
  wire \gwas.wsts_n_1 ;
  wire out;
  wire [14:0]p_14_out;
  wire p_20_out;
  wire wr_clk;
  wire wr_en;
  wire [1:0]wr_en_0;
  wire [14:0]wr_pntr_plus2;

  read_byte_fifo_wr_status_flags_as \gwas.wsts 
       (.D(wr_pntr_plus2),
        .Q(p_14_out),
        .RD_PNTR_WR(RD_PNTR_WR),
        .WEA(WEA),
        .full(full),
        .out(\gwas.wsts_n_1 ),
        .p_20_out(p_20_out),
        .ram_full_fb_i_reg_0(\gic0.gc0.count_d2_reg[0] ),
        .ram_full_fb_i_reg_1(out),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0(wr_en_0));
  read_byte_fifo_wr_bin_cntr wpntr
       (.D(wr_pntr_plus2),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_dly_D(ENA_dly_D),
        .Q(Q),
        .\gic0.gc0.count_d1_reg[14]_0 (p_14_out),
        .\gic0.gc0.count_d2_reg[0]_0 (\gic0.gc0.count_d2_reg[0] ),
        .out(\gwas.wsts_n_1 ),
        .p_20_out(p_20_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module read_byte_fifo_wr_status_flags_as
   (full,
    out,
    p_20_out,
    WEA,
    wr_en_0,
    ram_full_fb_i_reg_0,
    wr_clk,
    wr_en,
    ram_full_fb_i_reg_1,
    RD_PNTR_WR,
    Q,
    D);
  output full;
  output out;
  output p_20_out;
  output [1:0]WEA;
  output [1:0]wr_en_0;
  input ram_full_fb_i_reg_0;
  input wr_clk;
  input wr_en;
  input ram_full_fb_i_reg_1;
  input [14:0]RD_PNTR_WR;
  input [14:0]Q;
  input [14:0]D;

  wire \/i__n_0 ;
  wire [14:0]D;
  wire [14:0]Q;
  wire [14:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire comp1;
  wire comp2;
  wire p_20_out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_clk;
  wire wr_en;
  wire [1:0]wr_en_0;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \/i_ 
       (.I0(comp2),
        .I1(ram_full_fb_i),
        .I2(wr_en),
        .I3(comp1),
        .I4(ram_full_fb_i_reg_1),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  read_byte_fifo_compare c1
       (.Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp1(comp1));
  read_byte_fifo_compare_0 c2
       (.D(D),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp2(comp2));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[14]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_20_out));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_fb_i),
        .S(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_i),
        .S(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module read_fifo_blk_mem_gen_generic_cstr
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [39:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [39:0]din;
  input [1:0]WEA;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [39:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [39:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire srst;

  read_fifo_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[39:4]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .clk(clk),
        .\goreg_bm.dout_i_reg[11] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[12] (\ramloop[1].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[20] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[20]_0 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[21] (\ramloop[4].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[21]_0 (\ramloop[3].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[29] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[29]_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[30] (\ramloop[6].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[30]_0 (\ramloop[5].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[38] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[38]_0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[39] (\ramloop[8].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[39]_0 (\ramloop[7].ram.r_n_8 ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
  read_fifo_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D[3:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[3:0]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[12:4]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[12:4]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[21:13]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .clk(clk),
        .din(din[21:13]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[30:22]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[30:22]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[39:31]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  read_fifo_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[39:31]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module read_fifo_blk_mem_gen_mux__parameterized0
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    clk,
    DOBDO,
    \goreg_bm.dout_i_reg[11] ,
    DOPBDOP,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[20] ,
    \goreg_bm.dout_i_reg[20]_0 ,
    \goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[21]_0 ,
    \goreg_bm.dout_i_reg[29] ,
    \goreg_bm.dout_i_reg[29]_0 ,
    \goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[30]_0 ,
    \goreg_bm.dout_i_reg[38] ,
    \goreg_bm.dout_i_reg[38]_0 ,
    \goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[39]_0 );
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  output [35:0]D;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input clk;
  input [7:0]DOBDO;
  input [7:0]\goreg_bm.dout_i_reg[11] ;
  input [0:0]DOPBDOP;
  input [0:0]\goreg_bm.dout_i_reg[12] ;
  input [7:0]\goreg_bm.dout_i_reg[20] ;
  input [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[21] ;
  input [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[29] ;
  input [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[30] ;
  input [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[38] ;
  input [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[39] ;
  input [0:0]\goreg_bm.dout_i_reg[39]_0 ;

  wire [35:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire clk;
  wire [7:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [7:0]\goreg_bm.dout_i_reg[20] ;
  wire [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[29] ;
  wire [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[38] ;
  wire [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[39]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[10]_i_1 
       (.I0(DOBDO[6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[11]_i_1 
       (.I0(DOBDO[7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[12]_i_1 
       (.I0(DOPBDOP),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[12] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[13]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[17]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [4]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[18]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [5]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[19]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[20]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[21]_i_1 
       (.I0(\goreg_bm.dout_i_reg[21] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[21]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[22]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[23]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [2]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[25]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[26]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [4]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[27]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [5]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[28]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[29]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [7]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[30]_i_1 
       (.I0(\goreg_bm.dout_i_reg[30] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[30]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[33]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [2]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[34]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [4]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[36]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [5]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [6]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[38]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [7]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[39]_i_2 
       (.I0(\goreg_bm.dout_i_reg[39] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[39]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [5]),
        .O(D[5]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [3:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [3:0]din;
  input [0:0]WEA;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [3:0]din;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized1
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module read_fifo_blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  read_fifo_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [3:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [3:0]din;
  input [0:0]WEA;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [3:0]din;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:4],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized1
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module read_fifo_blk_mem_gen_prim_wrapper__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module read_fifo_blk_mem_gen_top
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [39:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [39:0]din;
  input [1:0]WEA;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [39:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [39:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  read_fifo_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module read_fifo_blk_mem_gen_v8_4_2
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [39:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [39:0]din;
  input [1:0]WEA;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [39:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [39:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  read_fifo_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module read_fifo_blk_mem_gen_v8_4_2_synth
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [39:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [39:0]din;
  input [1:0]WEA;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [39:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [39:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  read_fifo_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_fifo_compare
   (comp0,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg,\gmux.gm[6].gms.ms_0 [5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_fifo_compare_0
   (ram_full_comb,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    comp0,
    p_7_out,
    out);
  output ram_full_comb;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input comp0;
  input p_7_out;
  input out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire p_7_out;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg_0,\gmux.gm[6].gms.ms_0 [5:4]}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(comp1),
        .I2(comp0),
        .I3(p_7_out),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_fifo_compare_1
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[5].gms.ms_0 ,
    \gmux.gm[6].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input \gmux.gm[5].gms.ms_0 ;
  input \gmux.gm[6].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire \gmux.gm[5].gms.ms_0 ;
  wire \gmux.gm[6].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,\gmux.gm[6].gms.ms_0 ,\gmux.gm[5].gms.ms_0 }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module read_fifo_compare_2
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,v1_reg[5:4]}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module read_fifo_fifo_generator_ramfifo
   (empty,
    full,
    dout,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [39:0]dout;
  input clk;
  input srst;
  input [39:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire \gntv_or_sync_fifo.gl0.rd_n_31 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_30 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_31 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_33 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_34 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_35 ;
  wire [6:6]\grss.rsts/c2/v1_reg ;
  wire [5:0]\gwss.wsts/c0/v1_reg ;
  wire [5:0]\gwss.wsts/c1/v1_reg ;
  wire [12:0]p_0_out;
  wire [12:0]p_11_out;
  wire [11:0]p_12_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [12:12]rd_pntr_plus1;
  wire sel_pipe;
  wire srst;
  wire wr_en;

  read_fifo_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D(rd_pntr_plus1),
        .E(p_5_out),
        .Q(p_0_out),
        .clk(clk),
        .empty(empty),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.rd_n_32 ),
        .\gmux.gm[5].gms.ms (p_11_out[11:0]),
        .\gmux.gm[5].gms.ms_0 (p_12_out),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_31 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe),
        .srst(srst),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .wr_en(wr_en));
  read_fifo_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D(p_12_out),
        .Q(p_11_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_32 ,\gntv_or_sync_fifo.gl0.wr_n_33 }),
        .clk(clk),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .full(full),
        .\gcc0.gc0.count_d1_reg[12] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\gmux.gm[6].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[6].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[6].gms.ms_1 (p_0_out[12]),
        .\gmux.gm[6].gms.ms_2 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .srst(srst),
        .wr_en(wr_en),
        .wr_en_0(\gntv_or_sync_fifo.gl0.wr_n_30 ),
        .wr_en_1({\gntv_or_sync_fifo.gl0.wr_n_34 ,\gntv_or_sync_fifo.gl0.wr_n_35 }));
  read_fifo_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\gntv_or_sync_fifo.gl0.wr_n_30 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_31 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\gntv_or_sync_fifo.gl0.wr_n_34 ,\gntv_or_sync_fifo.gl0.wr_n_35 }),
        .E(p_5_out),
        .Q(p_11_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_32 ,\gntv_or_sync_fifo.gl0.wr_n_33 }),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_32 ),
        .sel_pipe(sel_pipe),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module read_fifo_fifo_generator_top
   (empty,
    full,
    dout,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [39:0]dout;
  input clk;
  input srst;
  input [39:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  read_fifo_fifo_generator_ramfifo \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "14" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "40" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "40" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "14" *) 
(* C_RD_DEPTH = "8192" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "13" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "14" *) 
(* C_WR_DEPTH = "8192" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "13" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module read_fifo_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [39:0]din;
  input wr_en;
  input rd_en;
  input [12:0]prog_empty_thresh;
  input [12:0]prog_empty_thresh_assert;
  input [12:0]prog_empty_thresh_negate;
  input [12:0]prog_full_thresh;
  input [12:0]prog_full_thresh_assert;
  input [12:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [39:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [13:0]data_count;
  output [13:0]rd_data_count;
  output [13:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[13] = \<const0> ;
  assign data_count[12] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  read_fifo_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module read_fifo_fifo_generator_v13_2_3_synth
   (empty,
    full,
    dout,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [39:0]dout;
  input clk;
  input srst;
  input [39:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  read_fifo_fifo_generator_top \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module read_fifo_memory
   (sel_pipe,
    dout,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    E);
  output sel_pipe;
  output [39:0]dout;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [39:0]din;
  input [1:0]WEA;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]E;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [39:0]din;
  wire [39:0]dout;
  wire [39:4]dout_mem;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire [3:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire sel_pipe;
  wire srst;

  read_fifo_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({dout_mem,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .srst(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [0]),
        .Q(dout[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(dout[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(dout[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(dout[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(dout[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(dout[14]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(dout[15]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(dout[16]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(dout[17]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(dout[18]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(dout[19]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [1]),
        .Q(dout[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(dout[20]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(dout[21]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(dout[22]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(dout[23]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(dout[24]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(dout[25]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(dout[26]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(dout[27]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(dout[28]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(dout[29]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [2]),
        .Q(dout[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(dout[30]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(dout[31]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(dout[32]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(dout[33]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(dout[34]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(dout[35]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(dout[36]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(dout[37]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(dout[38]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(dout[39]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [3]),
        .Q(dout[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(dout[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(dout[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(dout[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(dout[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(dout[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(dout[9]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module read_fifo_rd_bin_cntr
   (D,
    v1_reg,
    Q,
    v1_reg_1,
    v1_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_d1_reg[10]_0 ,
    \gc0.count_d1_reg[12]_0 ,
    srst,
    E,
    clk,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    out,
    sel_pipe);
  output [0:0]D;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [5:0]v1_reg_1;
  output [5:0]v1_reg_0;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  output \gc0.count_d1_reg[8]_0 ;
  output \gc0.count_d1_reg[10]_0 ;
  output \gc0.count_d1_reg[12]_0 ;
  input srst;
  input [0:0]E;
  input clk;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input out;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire clk;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[10]_0 ;
  wire \gc0.count_d1_reg[12]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire out;
  wire [11:0]rd_pntr_plus1;
  wire sel_pipe;
  wire srst;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(rd_pntr_plus1[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(Q[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus1[0]),
        .S(srst));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus1[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus1[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus1[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D),
        .R(srst));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus1[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus1[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus1[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus1[4]),
        .R(srst));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus1[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus1[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus1[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus1[8]),
        .R(srst));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus1[9]),
        .R(srst));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms_0 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms_0 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms_0 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms_0 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(rd_pntr_plus1[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms_0 [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms_0 [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(\gc0.count_d1_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(rd_pntr_plus1[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg_1[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms_0 [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms_0 [11]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(\gc0.count_d1_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q[12]),
        .I1(out),
        .I2(E),
        .I3(srst),
        .I4(sel_pipe),
        .O(\gc0.count_d1_reg[12]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module read_fifo_rd_fwft
   (empty,
    enb_array,
    E,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    srst,
    clk,
    rd_en,
    out,
    Q);
  output empty;
  output [1:0]enb_array;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input srst;
  input clk;
  input rd_en;
  input out;
  input [0:0]Q;

  wire [0:0]E;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__1;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [1:0]enb_array;
  wire [1:0]next_fwft_state;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rd_en;
  wire srst;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  LUT6 #(
    .INIT(64'h88888888AAAA8AAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q),
        .I1(srst),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(rd_en),
        .I5(out),
        .O(enb_array[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(srst),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(out),
        .I5(Q),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(out),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(srst),
        .O(ram_empty_fb_i_reg_0));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[12]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[39]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module read_fifo_rd_logic
   (empty,
    D,
    p_7_out,
    v1_reg,
    Q,
    enb_array,
    E,
    v1_reg_0,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[12] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    srst,
    clk,
    rd_en,
    out,
    wr_en,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    sel_pipe);
  output empty;
  output [0:0]D;
  output p_7_out;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [1:0]enb_array;
  output [0:0]E;
  output [5:0]v1_reg_0;
  output ram_empty_fb_i_reg;
  output \gc0.count_d1_reg[12] ;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input srst;
  input clk;
  input rd_en;
  input out;
  input wr_en;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [5:0]\c2/v1_reg ;
  wire clk;
  wire empty;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rd_en;
  wire rpntr_n_32;
  wire rpntr_n_33;
  wire rpntr_n_34;
  wire rpntr_n_35;
  wire rpntr_n_36;
  wire rpntr_n_37;
  wire sel_pipe;
  wire srst;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire wr_en;

  read_fifo_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q[12]),
        .clk(clk),
        .empty(empty),
        .enb_array(enb_array),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rd_en(rd_en),
        .srst(srst));
  read_fifo_rd_status_flags_ss \grss.rsts 
       (.E(p_7_out),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_32),
        .\gmux.gm[2].gms.ms (rpntr_n_33),
        .\gmux.gm[3].gms.ms (rpntr_n_34),
        .\gmux.gm[4].gms.ms (rpntr_n_35),
        .\gmux.gm[5].gms.ms (rpntr_n_36),
        .\gmux.gm[6].gms.ms (rpntr_n_37),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .srst(srst),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  read_fifo_rd_bin_cntr rpntr
       (.D(D),
        .E(p_7_out),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_32),
        .\gc0.count_d1_reg[10]_0 (rpntr_n_37),
        .\gc0.count_d1_reg[12]_0 (\gc0.count_d1_reg[12] ),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_33),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_34),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_35),
        .\gc0.count_d1_reg[8]_0 (rpntr_n_36),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .out(p_2_out),
        .sel_pipe(sel_pipe),
        .srst(srst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module read_fifo_rd_status_flags_ss
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[6].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    srst,
    clk,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input \gmux.gm[5].gms.ms ;
  input \gmux.gm[6].gms.ms ;
  input ram_empty_i_reg_0;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input srst;
  input clk;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire \gmux.gm[5].gms.ms ;
  wire \gmux.gm[6].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire srst;
  wire [5:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  read_fifo_compare_1 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  read_fifo_compare_2 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module read_fifo_wr_bin_cntr
   (D,
    ena_array,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    srst,
    p_17_out,
    clk,
    out,
    wr_en,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 );
  output [11:0]D;
  output [0:0]ena_array;
  output [12:0]Q;
  output [0:0]v1_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  output [0:0]v1_reg_0;
  output \gcc0.gc0.count_d1_reg[12]_1 ;
  input srst;
  input p_17_out;
  input clk;
  input out;
  input wr_en;
  input [0:0]\gmux.gm[6].gms.ms ;
  input [0:0]\gmux.gm[6].gms.ms_0 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire clk;
  wire [0:0]ena_array;
  wire \gcc0.gc0.count[0]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_7 ;
  wire [0:0]\gmux.gm[6].gms.ms ;
  wire [0:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire [12:12]p_12_out;
  wire p_17_out;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(Q[12]),
        .I1(out),
        .I2(wr_en),
        .O(ena_array));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(p_12_out),
        .Q(Q[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(srst));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1_n_0 ,\gcc0.gc0.count_reg[0]_i_1_n_1 ,\gcc0.gc0.count_reg[0]_i_1_n_2 ,\gcc0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1_n_4 ,\gcc0.gc0.count_reg[0]_i_1_n_5 ,\gcc0.gc0.count_reg[0]_i_1_n_6 ,\gcc0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(p_12_out),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1 
       (.CI(\gcc0.gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gcc0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,p_12_out}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1 
       (.CI(\gcc0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1_n_0 ,\gcc0.gc0.count_reg[4]_i_1_n_1 ,\gcc0.gc0.count_reg[4]_i_1_n_2 ,\gcc0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1_n_4 ,\gcc0.gc0.count_reg[4]_i_1_n_5 ,\gcc0.gc0.count_reg[4]_i_1_n_6 ,\gcc0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1 
       (.CI(\gcc0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1_n_0 ,\gcc0.gc0.count_reg[8]_i_1_n_1 ,\gcc0.gc0.count_reg[8]_i_1_n_2 ,\gcc0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1_n_4 ,\gcc0.gc0.count_reg[8]_i_1_n_5 ,\gcc0.gc0.count_reg[8]_i_1_n_6 ,\gcc0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(srst));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms_0 ),
        .O(\gcc0.gc0.count_d1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(\gcc0.gc0.count_d1_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module read_fifo_wr_logic
   (out,
    full,
    D,
    ena_array,
    Q,
    \gcc0.gc0.count_d1_reg[12] ,
    wr_en_0,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    WEA,
    wr_en_1,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 ,
    srst,
    clk,
    wr_en,
    p_7_out,
    \gmux.gm[6].gms.ms_1 ,
    \gmux.gm[6].gms.ms_2 );
  output out;
  output full;
  output [11:0]D;
  output [1:0]ena_array;
  output [12:0]Q;
  output [0:0]\gcc0.gc0.count_d1_reg[12] ;
  output wr_en_0;
  output \gcc0.gc0.count_d1_reg[12]_0 ;
  output [1:0]WEA;
  output [1:0]wr_en_1;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input srst;
  input clk;
  input wr_en;
  input p_7_out;
  input [0:0]\gmux.gm[6].gms.ms_1 ;
  input [0:0]\gmux.gm[6].gms.ms_2 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire [6:6]\c0/v1_reg ;
  wire [6:6]\c1/v1_reg ;
  wire clk;
  wire [1:0]ena_array;
  wire full;
  wire [0:0]\gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]\gmux.gm[6].gms.ms_1 ;
  wire [0:0]\gmux.gm[6].gms.ms_2 ;
  wire out;
  wire p_17_out;
  wire p_7_out;
  wire srst;
  wire wr_en;
  wire wr_en_0;
  wire [1:0]wr_en_1;

  read_fifo_wr_status_flags_ss \gwss.wsts 
       (.Q(Q[12]),
        .WEA(WEA),
        .clk(clk),
        .ena_array(ena_array[0]),
        .full(full),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(out),
        .p_17_out(p_17_out),
        .p_7_out(p_7_out),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en),
        .wr_en_0(wr_en_0),
        .wr_en_1(wr_en_1));
  read_fifo_wr_bin_cntr wpntr
       (.D(D),
        .Q(Q),
        .clk(clk),
        .ena_array(ena_array[1]),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gcc0.gc0.count_d1_reg[12] ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gcc0.gc0.count_d1_reg[12]_0 ),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms_1 ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_2 ),
        .out(out),
        .p_17_out(p_17_out),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module read_fifo_wr_status_flags_ss
   (out,
    full,
    ena_array,
    p_17_out,
    wr_en_0,
    WEA,
    wr_en_1,
    \gmux.gm[6].gms.ms ,
    v1_reg,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    srst,
    clk,
    wr_en,
    p_7_out,
    Q);
  output out;
  output full;
  output [0:0]ena_array;
  output p_17_out;
  output wr_en_0;
  output [1:0]WEA;
  output [1:0]wr_en_1;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [0:0]v1_reg;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input srst;
  input clk;
  input wr_en;
  input p_7_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire comp0;
  wire [0:0]ena_array;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire p_17_out;
  wire p_7_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire wr_en_0;
  wire [1:0]wr_en_1;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(Q),
        .O(ena_array));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_0));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_1[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(wr_en_1[1]));
  read_fifo_compare c0
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .v1_reg(v1_reg));
  read_fifo_compare_0 c1
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(ram_full_fb_i),
        .p_7_out(p_7_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[12]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_17_out));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module rope_sim_mem_bindec
   (ena_array,
    addra,
    ena);
  output [12:0]ena_array;
  input [3:0]addra;
  input ena;

  wire [3:0]addra;
  wire ena;
  wire [12:0]ena_array;

  LUT5 #(
    .INIT(32'h00000010)) 
    ENOUT
       (.I0(addra[3]),
        .I1(addra[2]),
        .I2(ena),
        .I3(addra[0]),
        .I4(addra[1]),
        .O(ena_array[0]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ENOUT__0
       (.I0(addra[3]),
        .I1(addra[2]),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(ena),
        .O(ena_array[1]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ENOUT__1
       (.I0(addra[3]),
        .I1(addra[2]),
        .I2(addra[0]),
        .I3(addra[1]),
        .I4(ena),
        .O(ena_array[2]));
  LUT5 #(
    .INIT(32'h40000000)) 
    ENOUT__10
       (.I0(addra[0]),
        .I1(addra[3]),
        .I2(ena),
        .I3(addra[1]),
        .I4(addra[2]),
        .O(ena_array[11]));
  LUT5 #(
    .INIT(32'h80000000)) 
    ENOUT__11
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(ena),
        .O(ena_array[12]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ENOUT__2
       (.I0(addra[3]),
        .I1(addra[1]),
        .I2(addra[0]),
        .I3(addra[2]),
        .I4(ena),
        .O(ena_array[3]));
  LUT5 #(
    .INIT(32'h10000000)) 
    ENOUT__3
       (.I0(addra[3]),
        .I1(addra[0]),
        .I2(ena),
        .I3(addra[1]),
        .I4(addra[2]),
        .O(ena_array[4]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ENOUT__4
       (.I0(addra[2]),
        .I1(addra[1]),
        .I2(addra[0]),
        .I3(ena),
        .I4(addra[3]),
        .O(ena_array[5]));
  LUT5 #(
    .INIT(32'h10000000)) 
    ENOUT__5
       (.I0(addra[2]),
        .I1(addra[1]),
        .I2(addra[3]),
        .I3(addra[0]),
        .I4(ena),
        .O(ena_array[6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    ENOUT__6
       (.I0(addra[2]),
        .I1(addra[0]),
        .I2(addra[3]),
        .I3(addra[1]),
        .I4(ena),
        .O(ena_array[7]));
  LUT5 #(
    .INIT(32'h40000000)) 
    ENOUT__7
       (.I0(addra[2]),
        .I1(addra[3]),
        .I2(ena),
        .I3(addra[0]),
        .I4(addra[1]),
        .O(ena_array[8]));
  LUT5 #(
    .INIT(32'h10000000)) 
    ENOUT__8
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(addra[3]),
        .I3(addra[2]),
        .I4(ena),
        .O(ena_array[9]));
  LUT5 #(
    .INIT(32'h40000000)) 
    ENOUT__9
       (.I0(addra[1]),
        .I1(addra[3]),
        .I2(ena),
        .I3(addra[0]),
        .I4(addra[2]),
        .O(ena_array[10]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module rope_sim_mem_bindec_0
   (enb_array,
    addrb);
  output [10:0]enb_array;
  input [3:0]addrb;

  wire [3:0]addrb;
  wire [10:0]enb_array;

  LUT4 #(
    .INIT(16'h0010)) 
    ENOUT
       (.I0(addrb[2]),
        .I1(addrb[3]),
        .I2(addrb[0]),
        .I3(addrb[1]),
        .O(enb_array[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    ENOUT__0
       (.I0(addrb[2]),
        .I1(addrb[3]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .O(enb_array[1]));
  LUT4 #(
    .INIT(16'h1000)) 
    ENOUT__1
       (.I0(addrb[3]),
        .I1(addrb[1]),
        .I2(addrb[2]),
        .I3(addrb[0]),
        .O(enb_array[2]));
  LUT4 #(
    .INIT(16'h1000)) 
    ENOUT__2
       (.I0(addrb[3]),
        .I1(addrb[0]),
        .I2(addrb[2]),
        .I3(addrb[1]),
        .O(enb_array[3]));
  LUT4 #(
    .INIT(16'h4000)) 
    ENOUT__3
       (.I0(addrb[3]),
        .I1(addrb[2]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .O(enb_array[4]));
  LUT4 #(
    .INIT(16'h0010)) 
    ENOUT__4
       (.I0(addrb[2]),
        .I1(addrb[1]),
        .I2(addrb[3]),
        .I3(addrb[0]),
        .O(enb_array[5]));
  LUT4 #(
    .INIT(16'h1000)) 
    ENOUT__5
       (.I0(addrb[2]),
        .I1(addrb[0]),
        .I2(addrb[3]),
        .I3(addrb[1]),
        .O(enb_array[6]));
  LUT4 #(
    .INIT(16'h4000)) 
    ENOUT__6
       (.I0(addrb[2]),
        .I1(addrb[3]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .O(enb_array[7]));
  LUT4 #(
    .INIT(16'h1000)) 
    ENOUT__7
       (.I0(addrb[1]),
        .I1(addrb[0]),
        .I2(addrb[2]),
        .I3(addrb[3]),
        .O(enb_array[8]));
  LUT4 #(
    .INIT(16'h4000)) 
    ENOUT__8
       (.I0(addrb[1]),
        .I1(addrb[2]),
        .I2(addrb[3]),
        .I3(addrb[0]),
        .O(enb_array[9]));
  LUT4 #(
    .INIT(16'h4000)) 
    ENOUT__9
       (.I0(addrb[0]),
        .I1(addrb[2]),
        .I2(addrb[3]),
        .I3(addrb[1]),
        .O(enb_array[10]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module rope_sim_mem_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    addra,
    ena,
    addrb,
    clka,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input [15:0]addra;
  input ena;
  input [15:0]addrb;
  input clka;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [15:0]ena_array;
  wire [14:1]enb_array;
  wire [8:0]ram_douta;
  wire [8:0]ram_doutb;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_10 ;
  wire \ramloop[10].ram.r_n_11 ;
  wire \ramloop[10].ram.r_n_12 ;
  wire \ramloop[10].ram.r_n_13 ;
  wire \ramloop[10].ram.r_n_14 ;
  wire \ramloop[10].ram.r_n_15 ;
  wire \ramloop[10].ram.r_n_16 ;
  wire \ramloop[10].ram.r_n_17 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[10].ram.r_n_9 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_10 ;
  wire \ramloop[11].ram.r_n_11 ;
  wire \ramloop[11].ram.r_n_12 ;
  wire \ramloop[11].ram.r_n_13 ;
  wire \ramloop[11].ram.r_n_14 ;
  wire \ramloop[11].ram.r_n_15 ;
  wire \ramloop[11].ram.r_n_16 ;
  wire \ramloop[11].ram.r_n_17 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_9 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_10 ;
  wire \ramloop[12].ram.r_n_11 ;
  wire \ramloop[12].ram.r_n_12 ;
  wire \ramloop[12].ram.r_n_13 ;
  wire \ramloop[12].ram.r_n_14 ;
  wire \ramloop[12].ram.r_n_15 ;
  wire \ramloop[12].ram.r_n_16 ;
  wire \ramloop[12].ram.r_n_17 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_9 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_10 ;
  wire \ramloop[13].ram.r_n_11 ;
  wire \ramloop[13].ram.r_n_12 ;
  wire \ramloop[13].ram.r_n_13 ;
  wire \ramloop[13].ram.r_n_14 ;
  wire \ramloop[13].ram.r_n_15 ;
  wire \ramloop[13].ram.r_n_16 ;
  wire \ramloop[13].ram.r_n_17 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_9 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_10 ;
  wire \ramloop[14].ram.r_n_11 ;
  wire \ramloop[14].ram.r_n_12 ;
  wire \ramloop[14].ram.r_n_13 ;
  wire \ramloop[14].ram.r_n_14 ;
  wire \ramloop[14].ram.r_n_15 ;
  wire \ramloop[14].ram.r_n_16 ;
  wire \ramloop[14].ram.r_n_17 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_9 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_10 ;
  wire \ramloop[15].ram.r_n_11 ;
  wire \ramloop[15].ram.r_n_12 ;
  wire \ramloop[15].ram.r_n_13 ;
  wire \ramloop[15].ram.r_n_14 ;
  wire \ramloop[15].ram.r_n_15 ;
  wire \ramloop[15].ram.r_n_16 ;
  wire \ramloop[15].ram.r_n_17 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_9 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_10 ;
  wire \ramloop[1].ram.r_n_11 ;
  wire \ramloop[1].ram.r_n_12 ;
  wire \ramloop[1].ram.r_n_13 ;
  wire \ramloop[1].ram.r_n_14 ;
  wire \ramloop[1].ram.r_n_15 ;
  wire \ramloop[1].ram.r_n_16 ;
  wire \ramloop[1].ram.r_n_17 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_9 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_10 ;
  wire \ramloop[2].ram.r_n_11 ;
  wire \ramloop[2].ram.r_n_12 ;
  wire \ramloop[2].ram.r_n_13 ;
  wire \ramloop[2].ram.r_n_14 ;
  wire \ramloop[2].ram.r_n_15 ;
  wire \ramloop[2].ram.r_n_16 ;
  wire \ramloop[2].ram.r_n_17 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_9 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_10 ;
  wire \ramloop[3].ram.r_n_11 ;
  wire \ramloop[3].ram.r_n_12 ;
  wire \ramloop[3].ram.r_n_13 ;
  wire \ramloop[3].ram.r_n_14 ;
  wire \ramloop[3].ram.r_n_15 ;
  wire \ramloop[3].ram.r_n_16 ;
  wire \ramloop[3].ram.r_n_17 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_9 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_10 ;
  wire \ramloop[4].ram.r_n_11 ;
  wire \ramloop[4].ram.r_n_12 ;
  wire \ramloop[4].ram.r_n_13 ;
  wire \ramloop[4].ram.r_n_14 ;
  wire \ramloop[4].ram.r_n_15 ;
  wire \ramloop[4].ram.r_n_16 ;
  wire \ramloop[4].ram.r_n_17 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_9 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_10 ;
  wire \ramloop[5].ram.r_n_11 ;
  wire \ramloop[5].ram.r_n_12 ;
  wire \ramloop[5].ram.r_n_13 ;
  wire \ramloop[5].ram.r_n_14 ;
  wire \ramloop[5].ram.r_n_15 ;
  wire \ramloop[5].ram.r_n_16 ;
  wire \ramloop[5].ram.r_n_17 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_9 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_10 ;
  wire \ramloop[6].ram.r_n_11 ;
  wire \ramloop[6].ram.r_n_12 ;
  wire \ramloop[6].ram.r_n_13 ;
  wire \ramloop[6].ram.r_n_14 ;
  wire \ramloop[6].ram.r_n_15 ;
  wire \ramloop[6].ram.r_n_16 ;
  wire \ramloop[6].ram.r_n_17 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_9 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_10 ;
  wire \ramloop[7].ram.r_n_11 ;
  wire \ramloop[7].ram.r_n_12 ;
  wire \ramloop[7].ram.r_n_13 ;
  wire \ramloop[7].ram.r_n_14 ;
  wire \ramloop[7].ram.r_n_15 ;
  wire \ramloop[7].ram.r_n_16 ;
  wire \ramloop[7].ram.r_n_17 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_9 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_10 ;
  wire \ramloop[8].ram.r_n_11 ;
  wire \ramloop[8].ram.r_n_12 ;
  wire \ramloop[8].ram.r_n_13 ;
  wire \ramloop[8].ram.r_n_14 ;
  wire \ramloop[8].ram.r_n_15 ;
  wire \ramloop[8].ram.r_n_16 ;
  wire \ramloop[8].ram.r_n_17 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_9 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_10 ;
  wire \ramloop[9].ram.r_n_11 ;
  wire \ramloop[9].ram.r_n_12 ;
  wire \ramloop[9].ram.r_n_13 ;
  wire \ramloop[9].ram.r_n_14 ;
  wire \ramloop[9].ram.r_n_15 ;
  wire \ramloop[9].ram.r_n_16 ;
  wire \ramloop[9].ram.r_n_17 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_9 ;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[15:12]),
        .ena(ena),
        .ena_array({ena_array[15:8],ena_array[6],ena_array[4],ena_array[2:0]}));
  rope_sim_mem_bindec_0 \bindec_b.bindec_inst_b 
       (.addrb(addrb[15:12]),
        .enb_array({enb_array[14:10],enb_array[8:5],enb_array[2:1]}));
  rope_sim_mem_blk_mem_gen_mux \has_mux_a.A 
       (.DOADO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPADOP(\ramloop[3].ram.r_n_16 ),
        .addra(addra[15:12]),
        .clka(clka),
        .douta(douta[8:0]),
        .\douta[7]_INST_0_i_1_0 ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\douta[7]_INST_0_i_1_1 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\douta[7]_INST_0_i_1_2 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\douta[7]_INST_0_i_1_3 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\douta[7]_INST_0_i_1_4 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\douta[7]_INST_0_i_1_5 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_0 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_1 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_2 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_3 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_4 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_5 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_6 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\douta[7]_INST_0_i_2_7 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\douta[8]_INST_0_i_1_0 (\ramloop[2].ram.r_n_16 ),
        .\douta[8]_INST_0_i_1_1 (\ramloop[1].ram.r_n_16 ),
        .\douta[8]_INST_0_i_1_2 (\ramloop[7].ram.r_n_16 ),
        .\douta[8]_INST_0_i_1_3 (\ramloop[6].ram.r_n_16 ),
        .\douta[8]_INST_0_i_1_4 (\ramloop[5].ram.r_n_16 ),
        .\douta[8]_INST_0_i_1_5 (\ramloop[4].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_0 (\ramloop[11].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_1 (\ramloop[10].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_2 (\ramloop[9].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_3 (\ramloop[8].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_4 (\ramloop[15].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_5 (\ramloop[14].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_6 (\ramloop[13].ram.r_n_16 ),
        .\douta[8]_INST_0_i_2_7 (\ramloop[12].ram.r_n_16 ),
        .ena(ena),
        .ram_douta(ram_douta));
  rope_sim_mem_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.DOBDO({\ramloop[3].ram.r_n_8 ,\ramloop[3].ram.r_n_9 ,\ramloop[3].ram.r_n_10 ,\ramloop[3].ram.r_n_11 ,\ramloop[3].ram.r_n_12 ,\ramloop[3].ram.r_n_13 ,\ramloop[3].ram.r_n_14 ,\ramloop[3].ram.r_n_15 }),
        .DOPBDOP(\ramloop[3].ram.r_n_17 ),
        .addrb(addrb[15:12]),
        .clka(clka),
        .doutb(doutb[8:0]),
        .\doutb[7]_INST_0_i_1_0 ({\ramloop[2].ram.r_n_8 ,\ramloop[2].ram.r_n_9 ,\ramloop[2].ram.r_n_10 ,\ramloop[2].ram.r_n_11 ,\ramloop[2].ram.r_n_12 ,\ramloop[2].ram.r_n_13 ,\ramloop[2].ram.r_n_14 ,\ramloop[2].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_1_1 ({\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 ,\ramloop[1].ram.r_n_12 ,\ramloop[1].ram.r_n_13 ,\ramloop[1].ram.r_n_14 ,\ramloop[1].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_1_2 ({\ramloop[7].ram.r_n_8 ,\ramloop[7].ram.r_n_9 ,\ramloop[7].ram.r_n_10 ,\ramloop[7].ram.r_n_11 ,\ramloop[7].ram.r_n_12 ,\ramloop[7].ram.r_n_13 ,\ramloop[7].ram.r_n_14 ,\ramloop[7].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_1_3 ({\ramloop[6].ram.r_n_8 ,\ramloop[6].ram.r_n_9 ,\ramloop[6].ram.r_n_10 ,\ramloop[6].ram.r_n_11 ,\ramloop[6].ram.r_n_12 ,\ramloop[6].ram.r_n_13 ,\ramloop[6].ram.r_n_14 ,\ramloop[6].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_1_4 ({\ramloop[5].ram.r_n_8 ,\ramloop[5].ram.r_n_9 ,\ramloop[5].ram.r_n_10 ,\ramloop[5].ram.r_n_11 ,\ramloop[5].ram.r_n_12 ,\ramloop[5].ram.r_n_13 ,\ramloop[5].ram.r_n_14 ,\ramloop[5].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_1_5 ({\ramloop[4].ram.r_n_8 ,\ramloop[4].ram.r_n_9 ,\ramloop[4].ram.r_n_10 ,\ramloop[4].ram.r_n_11 ,\ramloop[4].ram.r_n_12 ,\ramloop[4].ram.r_n_13 ,\ramloop[4].ram.r_n_14 ,\ramloop[4].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_0 ({\ramloop[11].ram.r_n_8 ,\ramloop[11].ram.r_n_9 ,\ramloop[11].ram.r_n_10 ,\ramloop[11].ram.r_n_11 ,\ramloop[11].ram.r_n_12 ,\ramloop[11].ram.r_n_13 ,\ramloop[11].ram.r_n_14 ,\ramloop[11].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_1 ({\ramloop[10].ram.r_n_8 ,\ramloop[10].ram.r_n_9 ,\ramloop[10].ram.r_n_10 ,\ramloop[10].ram.r_n_11 ,\ramloop[10].ram.r_n_12 ,\ramloop[10].ram.r_n_13 ,\ramloop[10].ram.r_n_14 ,\ramloop[10].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_2 ({\ramloop[9].ram.r_n_8 ,\ramloop[9].ram.r_n_9 ,\ramloop[9].ram.r_n_10 ,\ramloop[9].ram.r_n_11 ,\ramloop[9].ram.r_n_12 ,\ramloop[9].ram.r_n_13 ,\ramloop[9].ram.r_n_14 ,\ramloop[9].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_3 ({\ramloop[8].ram.r_n_8 ,\ramloop[8].ram.r_n_9 ,\ramloop[8].ram.r_n_10 ,\ramloop[8].ram.r_n_11 ,\ramloop[8].ram.r_n_12 ,\ramloop[8].ram.r_n_13 ,\ramloop[8].ram.r_n_14 ,\ramloop[8].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_4 ({\ramloop[15].ram.r_n_8 ,\ramloop[15].ram.r_n_9 ,\ramloop[15].ram.r_n_10 ,\ramloop[15].ram.r_n_11 ,\ramloop[15].ram.r_n_12 ,\ramloop[15].ram.r_n_13 ,\ramloop[15].ram.r_n_14 ,\ramloop[15].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_5 ({\ramloop[14].ram.r_n_8 ,\ramloop[14].ram.r_n_9 ,\ramloop[14].ram.r_n_10 ,\ramloop[14].ram.r_n_11 ,\ramloop[14].ram.r_n_12 ,\ramloop[14].ram.r_n_13 ,\ramloop[14].ram.r_n_14 ,\ramloop[14].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_6 ({\ramloop[13].ram.r_n_8 ,\ramloop[13].ram.r_n_9 ,\ramloop[13].ram.r_n_10 ,\ramloop[13].ram.r_n_11 ,\ramloop[13].ram.r_n_12 ,\ramloop[13].ram.r_n_13 ,\ramloop[13].ram.r_n_14 ,\ramloop[13].ram.r_n_15 }),
        .\doutb[7]_INST_0_i_2_7 ({\ramloop[12].ram.r_n_8 ,\ramloop[12].ram.r_n_9 ,\ramloop[12].ram.r_n_10 ,\ramloop[12].ram.r_n_11 ,\ramloop[12].ram.r_n_12 ,\ramloop[12].ram.r_n_13 ,\ramloop[12].ram.r_n_14 ,\ramloop[12].ram.r_n_15 }),
        .\doutb[8]_INST_0_i_1_0 (\ramloop[2].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_1_1 (\ramloop[1].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_1_2 (\ramloop[7].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_1_3 (\ramloop[6].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_1_4 (\ramloop[5].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_1_5 (\ramloop[4].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_0 (\ramloop[11].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_1 (\ramloop[10].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_2 (\ramloop[9].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_3 (\ramloop[8].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_4 (\ramloop[15].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_5 (\ramloop[14].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_6 (\ramloop[13].ram.r_n_17 ),
        .\doutb[8]_INST_0_i_2_7 (\ramloop[12].ram.r_n_17 ),
        .ram_doutb(ram_doutb));
  rope_sim_mem_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[0]),
        .ram_douta(ram_douta),
        .ram_doutb(ram_doutb),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[10].ram.r_n_8 ,\ramloop[10].ram.r_n_9 ,\ramloop[10].ram.r_n_10 ,\ramloop[10].ram.r_n_11 ,\ramloop[10].ram.r_n_12 ,\ramloop[10].ram.r_n_13 ,\ramloop[10].ram.r_n_14 ,\ramloop[10].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[10].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[10].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[10]),
        .enb_array(enb_array[10]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[11].ram.r_n_8 ,\ramloop[11].ram.r_n_9 ,\ramloop[11].ram.r_n_10 ,\ramloop[11].ram.r_n_11 ,\ramloop[11].ram.r_n_12 ,\ramloop[11].ram.r_n_13 ,\ramloop[11].ram.r_n_14 ,\ramloop[11].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[11].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[11].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[11]),
        .enb_array(enb_array[11]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[12].ram.r_n_8 ,\ramloop[12].ram.r_n_9 ,\ramloop[12].ram.r_n_10 ,\ramloop[12].ram.r_n_11 ,\ramloop[12].ram.r_n_12 ,\ramloop[12].ram.r_n_13 ,\ramloop[12].ram.r_n_14 ,\ramloop[12].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[12].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[12].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[12]),
        .enb_array(enb_array[12]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[13].ram.r_n_8 ,\ramloop[13].ram.r_n_9 ,\ramloop[13].ram.r_n_10 ,\ramloop[13].ram.r_n_11 ,\ramloop[13].ram.r_n_12 ,\ramloop[13].ram.r_n_13 ,\ramloop[13].ram.r_n_14 ,\ramloop[13].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[13].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[13].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[13]),
        .enb_array(enb_array[13]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[14].ram.r_n_8 ,\ramloop[14].ram.r_n_9 ,\ramloop[14].ram.r_n_10 ,\ramloop[14].ram.r_n_11 ,\ramloop[14].ram.r_n_12 ,\ramloop[14].ram.r_n_13 ,\ramloop[14].ram.r_n_14 ,\ramloop[14].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[14].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[14].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[14]),
        .enb_array(enb_array[14]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized14 \ramloop[15].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[15].ram.r_n_8 ,\ramloop[15].ram.r_n_9 ,\ramloop[15].ram.r_n_10 ,\ramloop[15].ram.r_n_11 ,\ramloop[15].ram.r_n_12 ,\ramloop[15].ram.r_n_13 ,\ramloop[15].ram.r_n_14 ,\ramloop[15].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[15].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[15].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[15]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized15 \ramloop[16].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[9]),
        .dinb(dinb[9]),
        .douta(douta[9]),
        .doutb(doutb[9]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized16 \ramloop[17].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[10]),
        .dinb(dinb[10]),
        .douta(douta[10]),
        .doutb(doutb[10]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized17 \ramloop[18].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[11]),
        .dinb(dinb[11]),
        .douta(douta[11]),
        .doutb(doutb[11]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized18 \ramloop[19].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[12]),
        .dinb(dinb[12]),
        .douta(douta[12]),
        .doutb(doutb[12]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 ,\ramloop[1].ram.r_n_12 ,\ramloop[1].ram.r_n_13 ,\ramloop[1].ram.r_n_14 ,\ramloop[1].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[1].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[1].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized19 \ramloop[20].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[13]),
        .dinb(dinb[13]),
        .douta(douta[13]),
        .doutb(doutb[13]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized20 \ramloop[21].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[14]),
        .dinb(dinb[14]),
        .douta(douta[14]),
        .doutb(doutb[14]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized21 \ramloop[22].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[15]),
        .dinb(dinb[15]),
        .douta(douta[15]),
        .doutb(doutb[15]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[2].ram.r_n_8 ,\ramloop[2].ram.r_n_9 ,\ramloop[2].ram.r_n_10 ,\ramloop[2].ram.r_n_11 ,\ramloop[2].ram.r_n_12 ,\ramloop[2].ram.r_n_13 ,\ramloop[2].ram.r_n_14 ,\ramloop[2].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[2].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[2].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.DOADO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOBDO({\ramloop[3].ram.r_n_8 ,\ramloop[3].ram.r_n_9 ,\ramloop[3].ram.r_n_10 ,\ramloop[3].ram.r_n_11 ,\ramloop[3].ram.r_n_12 ,\ramloop[3].ram.r_n_13 ,\ramloop[3].ram.r_n_14 ,\ramloop[3].ram.r_n_15 }),
        .DOPADOP(\ramloop[3].ram.r_n_16 ),
        .DOPBDOP(\ramloop[3].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena(ena),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[4].ram.r_n_8 ,\ramloop[4].ram.r_n_9 ,\ramloop[4].ram.r_n_10 ,\ramloop[4].ram.r_n_11 ,\ramloop[4].ram.r_n_12 ,\ramloop[4].ram.r_n_13 ,\ramloop[4].ram.r_n_14 ,\ramloop[4].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[4].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[4].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[4]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[5].ram.r_n_8 ,\ramloop[5].ram.r_n_9 ,\ramloop[5].ram.r_n_10 ,\ramloop[5].ram.r_n_11 ,\ramloop[5].ram.r_n_12 ,\ramloop[5].ram.r_n_13 ,\ramloop[5].ram.r_n_14 ,\ramloop[5].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[5].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[5].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena(ena),
        .enb_array(enb_array[5]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[6].ram.r_n_8 ,\ramloop[6].ram.r_n_9 ,\ramloop[6].ram.r_n_10 ,\ramloop[6].ram.r_n_11 ,\ramloop[6].ram.r_n_12 ,\ramloop[6].ram.r_n_13 ,\ramloop[6].ram.r_n_14 ,\ramloop[6].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[6].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[6].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[6]),
        .enb_array(enb_array[6]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[7].ram.r_n_8 ,\ramloop[7].ram.r_n_9 ,\ramloop[7].ram.r_n_10 ,\ramloop[7].ram.r_n_11 ,\ramloop[7].ram.r_n_12 ,\ramloop[7].ram.r_n_13 ,\ramloop[7].ram.r_n_14 ,\ramloop[7].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[7].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[7].ram.r_n_17 ),
        .addra(addra),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena(ena),
        .enb_array(enb_array[7]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_8 ,\ramloop[8].ram.r_n_9 ,\ramloop[8].ram.r_n_10 ,\ramloop[8].ram.r_n_11 ,\ramloop[8].ram.r_n_12 ,\ramloop[8].ram.r_n_13 ,\ramloop[8].ram.r_n_14 ,\ramloop[8].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[8].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[8].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[8]),
        .enb_array(enb_array[8]),
        .wea(wea),
        .web(web));
  rope_sim_mem_blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({\ramloop[9].ram.r_n_8 ,\ramloop[9].ram.r_n_9 ,\ramloop[9].ram.r_n_10 ,\ramloop[9].ram.r_n_11 ,\ramloop[9].ram.r_n_12 ,\ramloop[9].ram.r_n_13 ,\ramloop[9].ram.r_n_14 ,\ramloop[9].ram.r_n_15 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\ramloop[9].ram.r_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\ramloop[9].ram.r_n_17 ),
        .addra(addra[11:0]),
        .addrb(addrb),
        .clka(clka),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .ena_array(ena_array[9]),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module rope_sim_mem_blk_mem_gen_mux
   (douta,
    ena,
    addra,
    clka,
    DOADO,
    \douta[7]_INST_0_i_1_0 ,
    \douta[7]_INST_0_i_1_1 ,
    ram_douta,
    \douta[7]_INST_0_i_1_2 ,
    \douta[7]_INST_0_i_1_3 ,
    \douta[7]_INST_0_i_1_4 ,
    \douta[7]_INST_0_i_1_5 ,
    \douta[7]_INST_0_i_2_0 ,
    \douta[7]_INST_0_i_2_1 ,
    \douta[7]_INST_0_i_2_2 ,
    \douta[7]_INST_0_i_2_3 ,
    \douta[7]_INST_0_i_2_4 ,
    \douta[7]_INST_0_i_2_5 ,
    \douta[7]_INST_0_i_2_6 ,
    \douta[7]_INST_0_i_2_7 ,
    DOPADOP,
    \douta[8]_INST_0_i_1_0 ,
    \douta[8]_INST_0_i_1_1 ,
    \douta[8]_INST_0_i_1_2 ,
    \douta[8]_INST_0_i_1_3 ,
    \douta[8]_INST_0_i_1_4 ,
    \douta[8]_INST_0_i_1_5 ,
    \douta[8]_INST_0_i_2_0 ,
    \douta[8]_INST_0_i_2_1 ,
    \douta[8]_INST_0_i_2_2 ,
    \douta[8]_INST_0_i_2_3 ,
    \douta[8]_INST_0_i_2_4 ,
    \douta[8]_INST_0_i_2_5 ,
    \douta[8]_INST_0_i_2_6 ,
    \douta[8]_INST_0_i_2_7 );
  output [8:0]douta;
  input ena;
  input [3:0]addra;
  input clka;
  input [7:0]DOADO;
  input [7:0]\douta[7]_INST_0_i_1_0 ;
  input [7:0]\douta[7]_INST_0_i_1_1 ;
  input [8:0]ram_douta;
  input [7:0]\douta[7]_INST_0_i_1_2 ;
  input [7:0]\douta[7]_INST_0_i_1_3 ;
  input [7:0]\douta[7]_INST_0_i_1_4 ;
  input [7:0]\douta[7]_INST_0_i_1_5 ;
  input [7:0]\douta[7]_INST_0_i_2_0 ;
  input [7:0]\douta[7]_INST_0_i_2_1 ;
  input [7:0]\douta[7]_INST_0_i_2_2 ;
  input [7:0]\douta[7]_INST_0_i_2_3 ;
  input [7:0]\douta[7]_INST_0_i_2_4 ;
  input [7:0]\douta[7]_INST_0_i_2_5 ;
  input [7:0]\douta[7]_INST_0_i_2_6 ;
  input [7:0]\douta[7]_INST_0_i_2_7 ;
  input [0:0]DOPADOP;
  input [0:0]\douta[8]_INST_0_i_1_0 ;
  input [0:0]\douta[8]_INST_0_i_1_1 ;
  input [0:0]\douta[8]_INST_0_i_1_2 ;
  input [0:0]\douta[8]_INST_0_i_1_3 ;
  input [0:0]\douta[8]_INST_0_i_1_4 ;
  input [0:0]\douta[8]_INST_0_i_1_5 ;
  input [0:0]\douta[8]_INST_0_i_2_0 ;
  input [0:0]\douta[8]_INST_0_i_2_1 ;
  input [0:0]\douta[8]_INST_0_i_2_2 ;
  input [0:0]\douta[8]_INST_0_i_2_3 ;
  input [0:0]\douta[8]_INST_0_i_2_4 ;
  input [0:0]\douta[8]_INST_0_i_2_5 ;
  input [0:0]\douta[8]_INST_0_i_2_6 ;
  input [0:0]\douta[8]_INST_0_i_2_7 ;

  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [3:0]addra;
  wire clka;
  wire [8:0]douta;
  wire \douta[0]_INST_0_i_1_n_0 ;
  wire \douta[0]_INST_0_i_2_n_0 ;
  wire \douta[0]_INST_0_i_3_n_0 ;
  wire \douta[0]_INST_0_i_4_n_0 ;
  wire \douta[0]_INST_0_i_5_n_0 ;
  wire \douta[0]_INST_0_i_6_n_0 ;
  wire \douta[1]_INST_0_i_1_n_0 ;
  wire \douta[1]_INST_0_i_2_n_0 ;
  wire \douta[1]_INST_0_i_3_n_0 ;
  wire \douta[1]_INST_0_i_4_n_0 ;
  wire \douta[1]_INST_0_i_5_n_0 ;
  wire \douta[1]_INST_0_i_6_n_0 ;
  wire \douta[2]_INST_0_i_1_n_0 ;
  wire \douta[2]_INST_0_i_2_n_0 ;
  wire \douta[2]_INST_0_i_3_n_0 ;
  wire \douta[2]_INST_0_i_4_n_0 ;
  wire \douta[2]_INST_0_i_5_n_0 ;
  wire \douta[2]_INST_0_i_6_n_0 ;
  wire \douta[3]_INST_0_i_1_n_0 ;
  wire \douta[3]_INST_0_i_2_n_0 ;
  wire \douta[3]_INST_0_i_3_n_0 ;
  wire \douta[3]_INST_0_i_4_n_0 ;
  wire \douta[3]_INST_0_i_5_n_0 ;
  wire \douta[3]_INST_0_i_6_n_0 ;
  wire \douta[4]_INST_0_i_1_n_0 ;
  wire \douta[4]_INST_0_i_2_n_0 ;
  wire \douta[4]_INST_0_i_3_n_0 ;
  wire \douta[4]_INST_0_i_4_n_0 ;
  wire \douta[4]_INST_0_i_5_n_0 ;
  wire \douta[4]_INST_0_i_6_n_0 ;
  wire \douta[5]_INST_0_i_1_n_0 ;
  wire \douta[5]_INST_0_i_2_n_0 ;
  wire \douta[5]_INST_0_i_3_n_0 ;
  wire \douta[5]_INST_0_i_4_n_0 ;
  wire \douta[5]_INST_0_i_5_n_0 ;
  wire \douta[5]_INST_0_i_6_n_0 ;
  wire \douta[6]_INST_0_i_1_n_0 ;
  wire \douta[6]_INST_0_i_2_n_0 ;
  wire \douta[6]_INST_0_i_3_n_0 ;
  wire \douta[6]_INST_0_i_4_n_0 ;
  wire \douta[6]_INST_0_i_5_n_0 ;
  wire \douta[6]_INST_0_i_6_n_0 ;
  wire [7:0]\douta[7]_INST_0_i_1_0 ;
  wire [7:0]\douta[7]_INST_0_i_1_1 ;
  wire [7:0]\douta[7]_INST_0_i_1_2 ;
  wire [7:0]\douta[7]_INST_0_i_1_3 ;
  wire [7:0]\douta[7]_INST_0_i_1_4 ;
  wire [7:0]\douta[7]_INST_0_i_1_5 ;
  wire \douta[7]_INST_0_i_1_n_0 ;
  wire [7:0]\douta[7]_INST_0_i_2_0 ;
  wire [7:0]\douta[7]_INST_0_i_2_1 ;
  wire [7:0]\douta[7]_INST_0_i_2_2 ;
  wire [7:0]\douta[7]_INST_0_i_2_3 ;
  wire [7:0]\douta[7]_INST_0_i_2_4 ;
  wire [7:0]\douta[7]_INST_0_i_2_5 ;
  wire [7:0]\douta[7]_INST_0_i_2_6 ;
  wire [7:0]\douta[7]_INST_0_i_2_7 ;
  wire \douta[7]_INST_0_i_2_n_0 ;
  wire \douta[7]_INST_0_i_3_n_0 ;
  wire \douta[7]_INST_0_i_4_n_0 ;
  wire \douta[7]_INST_0_i_5_n_0 ;
  wire \douta[7]_INST_0_i_6_n_0 ;
  wire [0:0]\douta[8]_INST_0_i_1_0 ;
  wire [0:0]\douta[8]_INST_0_i_1_1 ;
  wire [0:0]\douta[8]_INST_0_i_1_2 ;
  wire [0:0]\douta[8]_INST_0_i_1_3 ;
  wire [0:0]\douta[8]_INST_0_i_1_4 ;
  wire [0:0]\douta[8]_INST_0_i_1_5 ;
  wire \douta[8]_INST_0_i_1_n_0 ;
  wire [0:0]\douta[8]_INST_0_i_2_0 ;
  wire [0:0]\douta[8]_INST_0_i_2_1 ;
  wire [0:0]\douta[8]_INST_0_i_2_2 ;
  wire [0:0]\douta[8]_INST_0_i_2_3 ;
  wire [0:0]\douta[8]_INST_0_i_2_4 ;
  wire [0:0]\douta[8]_INST_0_i_2_5 ;
  wire [0:0]\douta[8]_INST_0_i_2_6 ;
  wire [0:0]\douta[8]_INST_0_i_2_7 ;
  wire \douta[8]_INST_0_i_2_n_0 ;
  wire \douta[8]_INST_0_i_3_n_0 ;
  wire \douta[8]_INST_0_i_4_n_0 ;
  wire \douta[8]_INST_0_i_5_n_0 ;
  wire \douta[8]_INST_0_i_6_n_0 ;
  wire ena;
  wire [8:0]ram_douta;
  wire [3:0]sel_pipe;

  MUXF8 \douta[0]_INST_0 
       (.I0(\douta[0]_INST_0_i_1_n_0 ),
        .I1(\douta[0]_INST_0_i_2_n_0 ),
        .O(douta[0]),
        .S(sel_pipe[3]));
  MUXF7 \douta[0]_INST_0_i_1 
       (.I0(\douta[0]_INST_0_i_3_n_0 ),
        .I1(\douta[0]_INST_0_i_4_n_0 ),
        .O(\douta[0]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[0]_INST_0_i_2 
       (.I0(\douta[0]_INST_0_i_5_n_0 ),
        .I1(\douta[0]_INST_0_i_6_n_0 ),
        .O(\douta[0]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_3 
       (.I0(DOADO[0]),
        .I1(\douta[7]_INST_0_i_1_0 [0]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [0]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[0]),
        .O(\douta[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [0]),
        .I1(\douta[7]_INST_0_i_1_3 [0]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [0]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [0]),
        .O(\douta[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [0]),
        .I1(\douta[7]_INST_0_i_2_1 [0]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [0]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [0]),
        .O(\douta[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [0]),
        .I1(\douta[7]_INST_0_i_2_5 [0]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [0]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [0]),
        .O(\douta[0]_INST_0_i_6_n_0 ));
  MUXF8 \douta[1]_INST_0 
       (.I0(\douta[1]_INST_0_i_1_n_0 ),
        .I1(\douta[1]_INST_0_i_2_n_0 ),
        .O(douta[1]),
        .S(sel_pipe[3]));
  MUXF7 \douta[1]_INST_0_i_1 
       (.I0(\douta[1]_INST_0_i_3_n_0 ),
        .I1(\douta[1]_INST_0_i_4_n_0 ),
        .O(\douta[1]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[1]_INST_0_i_2 
       (.I0(\douta[1]_INST_0_i_5_n_0 ),
        .I1(\douta[1]_INST_0_i_6_n_0 ),
        .O(\douta[1]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_3 
       (.I0(DOADO[1]),
        .I1(\douta[7]_INST_0_i_1_0 [1]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [1]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[1]),
        .O(\douta[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [1]),
        .I1(\douta[7]_INST_0_i_1_3 [1]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [1]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [1]),
        .O(\douta[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [1]),
        .I1(\douta[7]_INST_0_i_2_1 [1]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [1]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [1]),
        .O(\douta[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [1]),
        .I1(\douta[7]_INST_0_i_2_5 [1]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [1]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [1]),
        .O(\douta[1]_INST_0_i_6_n_0 ));
  MUXF8 \douta[2]_INST_0 
       (.I0(\douta[2]_INST_0_i_1_n_0 ),
        .I1(\douta[2]_INST_0_i_2_n_0 ),
        .O(douta[2]),
        .S(sel_pipe[3]));
  MUXF7 \douta[2]_INST_0_i_1 
       (.I0(\douta[2]_INST_0_i_3_n_0 ),
        .I1(\douta[2]_INST_0_i_4_n_0 ),
        .O(\douta[2]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[2]_INST_0_i_2 
       (.I0(\douta[2]_INST_0_i_5_n_0 ),
        .I1(\douta[2]_INST_0_i_6_n_0 ),
        .O(\douta[2]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_3 
       (.I0(DOADO[2]),
        .I1(\douta[7]_INST_0_i_1_0 [2]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [2]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[2]),
        .O(\douta[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [2]),
        .I1(\douta[7]_INST_0_i_1_3 [2]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [2]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [2]),
        .O(\douta[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [2]),
        .I1(\douta[7]_INST_0_i_2_1 [2]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [2]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [2]),
        .O(\douta[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [2]),
        .I1(\douta[7]_INST_0_i_2_5 [2]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [2]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [2]),
        .O(\douta[2]_INST_0_i_6_n_0 ));
  MUXF8 \douta[3]_INST_0 
       (.I0(\douta[3]_INST_0_i_1_n_0 ),
        .I1(\douta[3]_INST_0_i_2_n_0 ),
        .O(douta[3]),
        .S(sel_pipe[3]));
  MUXF7 \douta[3]_INST_0_i_1 
       (.I0(\douta[3]_INST_0_i_3_n_0 ),
        .I1(\douta[3]_INST_0_i_4_n_0 ),
        .O(\douta[3]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[3]_INST_0_i_2 
       (.I0(\douta[3]_INST_0_i_5_n_0 ),
        .I1(\douta[3]_INST_0_i_6_n_0 ),
        .O(\douta[3]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_3 
       (.I0(DOADO[3]),
        .I1(\douta[7]_INST_0_i_1_0 [3]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [3]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[3]),
        .O(\douta[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [3]),
        .I1(\douta[7]_INST_0_i_1_3 [3]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [3]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [3]),
        .O(\douta[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [3]),
        .I1(\douta[7]_INST_0_i_2_1 [3]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [3]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [3]),
        .O(\douta[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [3]),
        .I1(\douta[7]_INST_0_i_2_5 [3]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [3]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [3]),
        .O(\douta[3]_INST_0_i_6_n_0 ));
  MUXF8 \douta[4]_INST_0 
       (.I0(\douta[4]_INST_0_i_1_n_0 ),
        .I1(\douta[4]_INST_0_i_2_n_0 ),
        .O(douta[4]),
        .S(sel_pipe[3]));
  MUXF7 \douta[4]_INST_0_i_1 
       (.I0(\douta[4]_INST_0_i_3_n_0 ),
        .I1(\douta[4]_INST_0_i_4_n_0 ),
        .O(\douta[4]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[4]_INST_0_i_2 
       (.I0(\douta[4]_INST_0_i_5_n_0 ),
        .I1(\douta[4]_INST_0_i_6_n_0 ),
        .O(\douta[4]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_3 
       (.I0(DOADO[4]),
        .I1(\douta[7]_INST_0_i_1_0 [4]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [4]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[4]),
        .O(\douta[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [4]),
        .I1(\douta[7]_INST_0_i_1_3 [4]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [4]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [4]),
        .O(\douta[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [4]),
        .I1(\douta[7]_INST_0_i_2_1 [4]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [4]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [4]),
        .O(\douta[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [4]),
        .I1(\douta[7]_INST_0_i_2_5 [4]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [4]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [4]),
        .O(\douta[4]_INST_0_i_6_n_0 ));
  MUXF8 \douta[5]_INST_0 
       (.I0(\douta[5]_INST_0_i_1_n_0 ),
        .I1(\douta[5]_INST_0_i_2_n_0 ),
        .O(douta[5]),
        .S(sel_pipe[3]));
  MUXF7 \douta[5]_INST_0_i_1 
       (.I0(\douta[5]_INST_0_i_3_n_0 ),
        .I1(\douta[5]_INST_0_i_4_n_0 ),
        .O(\douta[5]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[5]_INST_0_i_2 
       (.I0(\douta[5]_INST_0_i_5_n_0 ),
        .I1(\douta[5]_INST_0_i_6_n_0 ),
        .O(\douta[5]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_3 
       (.I0(DOADO[5]),
        .I1(\douta[7]_INST_0_i_1_0 [5]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [5]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[5]),
        .O(\douta[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [5]),
        .I1(\douta[7]_INST_0_i_1_3 [5]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [5]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [5]),
        .O(\douta[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [5]),
        .I1(\douta[7]_INST_0_i_2_1 [5]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [5]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [5]),
        .O(\douta[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [5]),
        .I1(\douta[7]_INST_0_i_2_5 [5]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [5]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [5]),
        .O(\douta[5]_INST_0_i_6_n_0 ));
  MUXF8 \douta[6]_INST_0 
       (.I0(\douta[6]_INST_0_i_1_n_0 ),
        .I1(\douta[6]_INST_0_i_2_n_0 ),
        .O(douta[6]),
        .S(sel_pipe[3]));
  MUXF7 \douta[6]_INST_0_i_1 
       (.I0(\douta[6]_INST_0_i_3_n_0 ),
        .I1(\douta[6]_INST_0_i_4_n_0 ),
        .O(\douta[6]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[6]_INST_0_i_2 
       (.I0(\douta[6]_INST_0_i_5_n_0 ),
        .I1(\douta[6]_INST_0_i_6_n_0 ),
        .O(\douta[6]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_3 
       (.I0(DOADO[6]),
        .I1(\douta[7]_INST_0_i_1_0 [6]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [6]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[6]),
        .O(\douta[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [6]),
        .I1(\douta[7]_INST_0_i_1_3 [6]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [6]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [6]),
        .O(\douta[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [6]),
        .I1(\douta[7]_INST_0_i_2_1 [6]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [6]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [6]),
        .O(\douta[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [6]),
        .I1(\douta[7]_INST_0_i_2_5 [6]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [6]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [6]),
        .O(\douta[6]_INST_0_i_6_n_0 ));
  MUXF8 \douta[7]_INST_0 
       (.I0(\douta[7]_INST_0_i_1_n_0 ),
        .I1(\douta[7]_INST_0_i_2_n_0 ),
        .O(douta[7]),
        .S(sel_pipe[3]));
  MUXF7 \douta[7]_INST_0_i_1 
       (.I0(\douta[7]_INST_0_i_3_n_0 ),
        .I1(\douta[7]_INST_0_i_4_n_0 ),
        .O(\douta[7]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[7]_INST_0_i_2 
       (.I0(\douta[7]_INST_0_i_5_n_0 ),
        .I1(\douta[7]_INST_0_i_6_n_0 ),
        .O(\douta[7]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_3 
       (.I0(DOADO[7]),
        .I1(\douta[7]_INST_0_i_1_0 [7]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_1 [7]),
        .I4(sel_pipe[0]),
        .I5(ram_douta[7]),
        .O(\douta[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_4 
       (.I0(\douta[7]_INST_0_i_1_2 [7]),
        .I1(\douta[7]_INST_0_i_1_3 [7]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_1_4 [7]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_1_5 [7]),
        .O(\douta[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_5 
       (.I0(\douta[7]_INST_0_i_2_0 [7]),
        .I1(\douta[7]_INST_0_i_2_1 [7]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_2 [7]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_3 [7]),
        .O(\douta[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_6 
       (.I0(\douta[7]_INST_0_i_2_4 [7]),
        .I1(\douta[7]_INST_0_i_2_5 [7]),
        .I2(sel_pipe[1]),
        .I3(\douta[7]_INST_0_i_2_6 [7]),
        .I4(sel_pipe[0]),
        .I5(\douta[7]_INST_0_i_2_7 [7]),
        .O(\douta[7]_INST_0_i_6_n_0 ));
  MUXF8 \douta[8]_INST_0 
       (.I0(\douta[8]_INST_0_i_1_n_0 ),
        .I1(\douta[8]_INST_0_i_2_n_0 ),
        .O(douta[8]),
        .S(sel_pipe[3]));
  MUXF7 \douta[8]_INST_0_i_1 
       (.I0(\douta[8]_INST_0_i_3_n_0 ),
        .I1(\douta[8]_INST_0_i_4_n_0 ),
        .O(\douta[8]_INST_0_i_1_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[8]_INST_0_i_2 
       (.I0(\douta[8]_INST_0_i_5_n_0 ),
        .I1(\douta[8]_INST_0_i_6_n_0 ),
        .O(\douta[8]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[8]_INST_0_i_3 
       (.I0(DOPADOP),
        .I1(\douta[8]_INST_0_i_1_0 ),
        .I2(sel_pipe[1]),
        .I3(\douta[8]_INST_0_i_1_1 ),
        .I4(sel_pipe[0]),
        .I5(ram_douta[8]),
        .O(\douta[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[8]_INST_0_i_4 
       (.I0(\douta[8]_INST_0_i_1_2 ),
        .I1(\douta[8]_INST_0_i_1_3 ),
        .I2(sel_pipe[1]),
        .I3(\douta[8]_INST_0_i_1_4 ),
        .I4(sel_pipe[0]),
        .I5(\douta[8]_INST_0_i_1_5 ),
        .O(\douta[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[8]_INST_0_i_5 
       (.I0(\douta[8]_INST_0_i_2_0 ),
        .I1(\douta[8]_INST_0_i_2_1 ),
        .I2(sel_pipe[1]),
        .I3(\douta[8]_INST_0_i_2_2 ),
        .I4(sel_pipe[0]),
        .I5(\douta[8]_INST_0_i_2_3 ),
        .O(\douta[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[8]_INST_0_i_6 
       (.I0(\douta[8]_INST_0_i_2_4 ),
        .I1(\douta[8]_INST_0_i_2_5 ),
        .I2(sel_pipe[1]),
        .I3(\douta[8]_INST_0_i_2_6 ),
        .I4(sel_pipe[0]),
        .I5(\douta[8]_INST_0_i_2_7 ),
        .O(\douta[8]_INST_0_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(addra[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clka),
        .CE(ena),
        .D(addra[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module rope_sim_mem_blk_mem_gen_mux__parameterized0
   (doutb,
    addrb,
    clka,
    DOBDO,
    \doutb[7]_INST_0_i_1_0 ,
    \doutb[7]_INST_0_i_1_1 ,
    ram_doutb,
    \doutb[7]_INST_0_i_1_2 ,
    \doutb[7]_INST_0_i_1_3 ,
    \doutb[7]_INST_0_i_1_4 ,
    \doutb[7]_INST_0_i_1_5 ,
    \doutb[7]_INST_0_i_2_0 ,
    \doutb[7]_INST_0_i_2_1 ,
    \doutb[7]_INST_0_i_2_2 ,
    \doutb[7]_INST_0_i_2_3 ,
    \doutb[7]_INST_0_i_2_4 ,
    \doutb[7]_INST_0_i_2_5 ,
    \doutb[7]_INST_0_i_2_6 ,
    \doutb[7]_INST_0_i_2_7 ,
    DOPBDOP,
    \doutb[8]_INST_0_i_1_0 ,
    \doutb[8]_INST_0_i_1_1 ,
    \doutb[8]_INST_0_i_1_2 ,
    \doutb[8]_INST_0_i_1_3 ,
    \doutb[8]_INST_0_i_1_4 ,
    \doutb[8]_INST_0_i_1_5 ,
    \doutb[8]_INST_0_i_2_0 ,
    \doutb[8]_INST_0_i_2_1 ,
    \doutb[8]_INST_0_i_2_2 ,
    \doutb[8]_INST_0_i_2_3 ,
    \doutb[8]_INST_0_i_2_4 ,
    \doutb[8]_INST_0_i_2_5 ,
    \doutb[8]_INST_0_i_2_6 ,
    \doutb[8]_INST_0_i_2_7 );
  output [8:0]doutb;
  input [3:0]addrb;
  input clka;
  input [7:0]DOBDO;
  input [7:0]\doutb[7]_INST_0_i_1_0 ;
  input [7:0]\doutb[7]_INST_0_i_1_1 ;
  input [8:0]ram_doutb;
  input [7:0]\doutb[7]_INST_0_i_1_2 ;
  input [7:0]\doutb[7]_INST_0_i_1_3 ;
  input [7:0]\doutb[7]_INST_0_i_1_4 ;
  input [7:0]\doutb[7]_INST_0_i_1_5 ;
  input [7:0]\doutb[7]_INST_0_i_2_0 ;
  input [7:0]\doutb[7]_INST_0_i_2_1 ;
  input [7:0]\doutb[7]_INST_0_i_2_2 ;
  input [7:0]\doutb[7]_INST_0_i_2_3 ;
  input [7:0]\doutb[7]_INST_0_i_2_4 ;
  input [7:0]\doutb[7]_INST_0_i_2_5 ;
  input [7:0]\doutb[7]_INST_0_i_2_6 ;
  input [7:0]\doutb[7]_INST_0_i_2_7 ;
  input [0:0]DOPBDOP;
  input [0:0]\doutb[8]_INST_0_i_1_0 ;
  input [0:0]\doutb[8]_INST_0_i_1_1 ;
  input [0:0]\doutb[8]_INST_0_i_1_2 ;
  input [0:0]\doutb[8]_INST_0_i_1_3 ;
  input [0:0]\doutb[8]_INST_0_i_1_4 ;
  input [0:0]\doutb[8]_INST_0_i_1_5 ;
  input [0:0]\doutb[8]_INST_0_i_2_0 ;
  input [0:0]\doutb[8]_INST_0_i_2_1 ;
  input [0:0]\doutb[8]_INST_0_i_2_2 ;
  input [0:0]\doutb[8]_INST_0_i_2_3 ;
  input [0:0]\doutb[8]_INST_0_i_2_4 ;
  input [0:0]\doutb[8]_INST_0_i_2_5 ;
  input [0:0]\doutb[8]_INST_0_i_2_6 ;
  input [0:0]\doutb[8]_INST_0_i_2_7 ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]doutb;
  wire \doutb[0]_INST_0_i_1_n_0 ;
  wire \doutb[0]_INST_0_i_2_n_0 ;
  wire \doutb[0]_INST_0_i_3_n_0 ;
  wire \doutb[0]_INST_0_i_4_n_0 ;
  wire \doutb[0]_INST_0_i_5_n_0 ;
  wire \doutb[0]_INST_0_i_6_n_0 ;
  wire \doutb[1]_INST_0_i_1_n_0 ;
  wire \doutb[1]_INST_0_i_2_n_0 ;
  wire \doutb[1]_INST_0_i_3_n_0 ;
  wire \doutb[1]_INST_0_i_4_n_0 ;
  wire \doutb[1]_INST_0_i_5_n_0 ;
  wire \doutb[1]_INST_0_i_6_n_0 ;
  wire \doutb[2]_INST_0_i_1_n_0 ;
  wire \doutb[2]_INST_0_i_2_n_0 ;
  wire \doutb[2]_INST_0_i_3_n_0 ;
  wire \doutb[2]_INST_0_i_4_n_0 ;
  wire \doutb[2]_INST_0_i_5_n_0 ;
  wire \doutb[2]_INST_0_i_6_n_0 ;
  wire \doutb[3]_INST_0_i_1_n_0 ;
  wire \doutb[3]_INST_0_i_2_n_0 ;
  wire \doutb[3]_INST_0_i_3_n_0 ;
  wire \doutb[3]_INST_0_i_4_n_0 ;
  wire \doutb[3]_INST_0_i_5_n_0 ;
  wire \doutb[3]_INST_0_i_6_n_0 ;
  wire \doutb[4]_INST_0_i_1_n_0 ;
  wire \doutb[4]_INST_0_i_2_n_0 ;
  wire \doutb[4]_INST_0_i_3_n_0 ;
  wire \doutb[4]_INST_0_i_4_n_0 ;
  wire \doutb[4]_INST_0_i_5_n_0 ;
  wire \doutb[4]_INST_0_i_6_n_0 ;
  wire \doutb[5]_INST_0_i_1_n_0 ;
  wire \doutb[5]_INST_0_i_2_n_0 ;
  wire \doutb[5]_INST_0_i_3_n_0 ;
  wire \doutb[5]_INST_0_i_4_n_0 ;
  wire \doutb[5]_INST_0_i_5_n_0 ;
  wire \doutb[5]_INST_0_i_6_n_0 ;
  wire \doutb[6]_INST_0_i_1_n_0 ;
  wire \doutb[6]_INST_0_i_2_n_0 ;
  wire \doutb[6]_INST_0_i_3_n_0 ;
  wire \doutb[6]_INST_0_i_4_n_0 ;
  wire \doutb[6]_INST_0_i_5_n_0 ;
  wire \doutb[6]_INST_0_i_6_n_0 ;
  wire [7:0]\doutb[7]_INST_0_i_1_0 ;
  wire [7:0]\doutb[7]_INST_0_i_1_1 ;
  wire [7:0]\doutb[7]_INST_0_i_1_2 ;
  wire [7:0]\doutb[7]_INST_0_i_1_3 ;
  wire [7:0]\doutb[7]_INST_0_i_1_4 ;
  wire [7:0]\doutb[7]_INST_0_i_1_5 ;
  wire \doutb[7]_INST_0_i_1_n_0 ;
  wire [7:0]\doutb[7]_INST_0_i_2_0 ;
  wire [7:0]\doutb[7]_INST_0_i_2_1 ;
  wire [7:0]\doutb[7]_INST_0_i_2_2 ;
  wire [7:0]\doutb[7]_INST_0_i_2_3 ;
  wire [7:0]\doutb[7]_INST_0_i_2_4 ;
  wire [7:0]\doutb[7]_INST_0_i_2_5 ;
  wire [7:0]\doutb[7]_INST_0_i_2_6 ;
  wire [7:0]\doutb[7]_INST_0_i_2_7 ;
  wire \doutb[7]_INST_0_i_2_n_0 ;
  wire \doutb[7]_INST_0_i_3_n_0 ;
  wire \doutb[7]_INST_0_i_4_n_0 ;
  wire \doutb[7]_INST_0_i_5_n_0 ;
  wire \doutb[7]_INST_0_i_6_n_0 ;
  wire [0:0]\doutb[8]_INST_0_i_1_0 ;
  wire [0:0]\doutb[8]_INST_0_i_1_1 ;
  wire [0:0]\doutb[8]_INST_0_i_1_2 ;
  wire [0:0]\doutb[8]_INST_0_i_1_3 ;
  wire [0:0]\doutb[8]_INST_0_i_1_4 ;
  wire [0:0]\doutb[8]_INST_0_i_1_5 ;
  wire \doutb[8]_INST_0_i_1_n_0 ;
  wire [0:0]\doutb[8]_INST_0_i_2_0 ;
  wire [0:0]\doutb[8]_INST_0_i_2_1 ;
  wire [0:0]\doutb[8]_INST_0_i_2_2 ;
  wire [0:0]\doutb[8]_INST_0_i_2_3 ;
  wire [0:0]\doutb[8]_INST_0_i_2_4 ;
  wire [0:0]\doutb[8]_INST_0_i_2_5 ;
  wire [0:0]\doutb[8]_INST_0_i_2_6 ;
  wire [0:0]\doutb[8]_INST_0_i_2_7 ;
  wire \doutb[8]_INST_0_i_2_n_0 ;
  wire \doutb[8]_INST_0_i_3_n_0 ;
  wire \doutb[8]_INST_0_i_4_n_0 ;
  wire \doutb[8]_INST_0_i_5_n_0 ;
  wire \doutb[8]_INST_0_i_6_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ;
  wire [8:0]ram_doutb;

  MUXF8 \doutb[0]_INST_0 
       (.I0(\doutb[0]_INST_0_i_1_n_0 ),
        .I1(\doutb[0]_INST_0_i_2_n_0 ),
        .O(doutb[0]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[0]_INST_0_i_1 
       (.I0(\doutb[0]_INST_0_i_3_n_0 ),
        .I1(\doutb[0]_INST_0_i_4_n_0 ),
        .O(\doutb[0]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[0]_INST_0_i_2 
       (.I0(\doutb[0]_INST_0_i_5_n_0 ),
        .I1(\doutb[0]_INST_0_i_6_n_0 ),
        .O(\doutb[0]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_3 
       (.I0(DOBDO[0]),
        .I1(\doutb[7]_INST_0_i_1_0 [0]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [0]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[0]),
        .O(\doutb[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [0]),
        .I1(\doutb[7]_INST_0_i_1_3 [0]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [0]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [0]),
        .O(\doutb[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [0]),
        .I1(\doutb[7]_INST_0_i_2_1 [0]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [0]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [0]),
        .O(\doutb[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [0]),
        .I1(\doutb[7]_INST_0_i_2_5 [0]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [0]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [0]),
        .O(\doutb[0]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[1]_INST_0 
       (.I0(\doutb[1]_INST_0_i_1_n_0 ),
        .I1(\doutb[1]_INST_0_i_2_n_0 ),
        .O(doutb[1]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[1]_INST_0_i_1 
       (.I0(\doutb[1]_INST_0_i_3_n_0 ),
        .I1(\doutb[1]_INST_0_i_4_n_0 ),
        .O(\doutb[1]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[1]_INST_0_i_2 
       (.I0(\doutb[1]_INST_0_i_5_n_0 ),
        .I1(\doutb[1]_INST_0_i_6_n_0 ),
        .O(\doutb[1]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_3 
       (.I0(DOBDO[1]),
        .I1(\doutb[7]_INST_0_i_1_0 [1]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [1]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[1]),
        .O(\doutb[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [1]),
        .I1(\doutb[7]_INST_0_i_1_3 [1]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [1]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [1]),
        .O(\doutb[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [1]),
        .I1(\doutb[7]_INST_0_i_2_1 [1]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [1]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [1]),
        .O(\doutb[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [1]),
        .I1(\doutb[7]_INST_0_i_2_5 [1]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [1]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [1]),
        .O(\doutb[1]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[2]_INST_0 
       (.I0(\doutb[2]_INST_0_i_1_n_0 ),
        .I1(\doutb[2]_INST_0_i_2_n_0 ),
        .O(doutb[2]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[2]_INST_0_i_1 
       (.I0(\doutb[2]_INST_0_i_3_n_0 ),
        .I1(\doutb[2]_INST_0_i_4_n_0 ),
        .O(\doutb[2]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[2]_INST_0_i_2 
       (.I0(\doutb[2]_INST_0_i_5_n_0 ),
        .I1(\doutb[2]_INST_0_i_6_n_0 ),
        .O(\doutb[2]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_3 
       (.I0(DOBDO[2]),
        .I1(\doutb[7]_INST_0_i_1_0 [2]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [2]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[2]),
        .O(\doutb[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [2]),
        .I1(\doutb[7]_INST_0_i_1_3 [2]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [2]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [2]),
        .O(\doutb[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [2]),
        .I1(\doutb[7]_INST_0_i_2_1 [2]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [2]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [2]),
        .O(\doutb[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [2]),
        .I1(\doutb[7]_INST_0_i_2_5 [2]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [2]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [2]),
        .O(\doutb[2]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[3]_INST_0 
       (.I0(\doutb[3]_INST_0_i_1_n_0 ),
        .I1(\doutb[3]_INST_0_i_2_n_0 ),
        .O(doutb[3]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[3]_INST_0_i_1 
       (.I0(\doutb[3]_INST_0_i_3_n_0 ),
        .I1(\doutb[3]_INST_0_i_4_n_0 ),
        .O(\doutb[3]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[3]_INST_0_i_2 
       (.I0(\doutb[3]_INST_0_i_5_n_0 ),
        .I1(\doutb[3]_INST_0_i_6_n_0 ),
        .O(\doutb[3]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_3 
       (.I0(DOBDO[3]),
        .I1(\doutb[7]_INST_0_i_1_0 [3]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [3]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[3]),
        .O(\doutb[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [3]),
        .I1(\doutb[7]_INST_0_i_1_3 [3]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [3]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [3]),
        .O(\doutb[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [3]),
        .I1(\doutb[7]_INST_0_i_2_1 [3]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [3]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [3]),
        .O(\doutb[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [3]),
        .I1(\doutb[7]_INST_0_i_2_5 [3]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [3]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [3]),
        .O(\doutb[3]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[4]_INST_0 
       (.I0(\doutb[4]_INST_0_i_1_n_0 ),
        .I1(\doutb[4]_INST_0_i_2_n_0 ),
        .O(doutb[4]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[4]_INST_0_i_1 
       (.I0(\doutb[4]_INST_0_i_3_n_0 ),
        .I1(\doutb[4]_INST_0_i_4_n_0 ),
        .O(\doutb[4]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[4]_INST_0_i_2 
       (.I0(\doutb[4]_INST_0_i_5_n_0 ),
        .I1(\doutb[4]_INST_0_i_6_n_0 ),
        .O(\doutb[4]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_3 
       (.I0(DOBDO[4]),
        .I1(\doutb[7]_INST_0_i_1_0 [4]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [4]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[4]),
        .O(\doutb[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [4]),
        .I1(\doutb[7]_INST_0_i_1_3 [4]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [4]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [4]),
        .O(\doutb[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [4]),
        .I1(\doutb[7]_INST_0_i_2_1 [4]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [4]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [4]),
        .O(\doutb[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [4]),
        .I1(\doutb[7]_INST_0_i_2_5 [4]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [4]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [4]),
        .O(\doutb[4]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[5]_INST_0 
       (.I0(\doutb[5]_INST_0_i_1_n_0 ),
        .I1(\doutb[5]_INST_0_i_2_n_0 ),
        .O(doutb[5]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[5]_INST_0_i_1 
       (.I0(\doutb[5]_INST_0_i_3_n_0 ),
        .I1(\doutb[5]_INST_0_i_4_n_0 ),
        .O(\doutb[5]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[5]_INST_0_i_2 
       (.I0(\doutb[5]_INST_0_i_5_n_0 ),
        .I1(\doutb[5]_INST_0_i_6_n_0 ),
        .O(\doutb[5]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_3 
       (.I0(DOBDO[5]),
        .I1(\doutb[7]_INST_0_i_1_0 [5]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [5]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[5]),
        .O(\doutb[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [5]),
        .I1(\doutb[7]_INST_0_i_1_3 [5]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [5]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [5]),
        .O(\doutb[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [5]),
        .I1(\doutb[7]_INST_0_i_2_1 [5]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [5]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [5]),
        .O(\doutb[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [5]),
        .I1(\doutb[7]_INST_0_i_2_5 [5]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [5]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [5]),
        .O(\doutb[5]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[6]_INST_0 
       (.I0(\doutb[6]_INST_0_i_1_n_0 ),
        .I1(\doutb[6]_INST_0_i_2_n_0 ),
        .O(doutb[6]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[6]_INST_0_i_1 
       (.I0(\doutb[6]_INST_0_i_3_n_0 ),
        .I1(\doutb[6]_INST_0_i_4_n_0 ),
        .O(\doutb[6]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[6]_INST_0_i_2 
       (.I0(\doutb[6]_INST_0_i_5_n_0 ),
        .I1(\doutb[6]_INST_0_i_6_n_0 ),
        .O(\doutb[6]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_3 
       (.I0(DOBDO[6]),
        .I1(\doutb[7]_INST_0_i_1_0 [6]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [6]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[6]),
        .O(\doutb[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [6]),
        .I1(\doutb[7]_INST_0_i_1_3 [6]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [6]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [6]),
        .O(\doutb[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [6]),
        .I1(\doutb[7]_INST_0_i_2_1 [6]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [6]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [6]),
        .O(\doutb[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [6]),
        .I1(\doutb[7]_INST_0_i_2_5 [6]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [6]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [6]),
        .O(\doutb[6]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[7]_INST_0 
       (.I0(\doutb[7]_INST_0_i_1_n_0 ),
        .I1(\doutb[7]_INST_0_i_2_n_0 ),
        .O(doutb[7]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[7]_INST_0_i_1 
       (.I0(\doutb[7]_INST_0_i_3_n_0 ),
        .I1(\doutb[7]_INST_0_i_4_n_0 ),
        .O(\doutb[7]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[7]_INST_0_i_2 
       (.I0(\doutb[7]_INST_0_i_5_n_0 ),
        .I1(\doutb[7]_INST_0_i_6_n_0 ),
        .O(\doutb[7]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_3 
       (.I0(DOBDO[7]),
        .I1(\doutb[7]_INST_0_i_1_0 [7]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_1 [7]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[7]),
        .O(\doutb[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_4 
       (.I0(\doutb[7]_INST_0_i_1_2 [7]),
        .I1(\doutb[7]_INST_0_i_1_3 [7]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_1_4 [7]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_1_5 [7]),
        .O(\doutb[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_5 
       (.I0(\doutb[7]_INST_0_i_2_0 [7]),
        .I1(\doutb[7]_INST_0_i_2_1 [7]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_2 [7]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_3 [7]),
        .O(\doutb[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_6 
       (.I0(\doutb[7]_INST_0_i_2_4 [7]),
        .I1(\doutb[7]_INST_0_i_2_5 [7]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[7]_INST_0_i_2_6 [7]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[7]_INST_0_i_2_7 [7]),
        .O(\doutb[7]_INST_0_i_6_n_0 ));
  MUXF8 \doutb[8]_INST_0 
       (.I0(\doutb[8]_INST_0_i_1_n_0 ),
        .I1(\doutb[8]_INST_0_i_2_n_0 ),
        .O(doutb[8]),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ));
  MUXF7 \doutb[8]_INST_0_i_1 
       (.I0(\doutb[8]_INST_0_i_3_n_0 ),
        .I1(\doutb[8]_INST_0_i_4_n_0 ),
        .O(\doutb[8]_INST_0_i_1_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  MUXF7 \doutb[8]_INST_0_i_2 
       (.I0(\doutb[8]_INST_0_i_5_n_0 ),
        .I1(\doutb[8]_INST_0_i_6_n_0 ),
        .O(\doutb[8]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[8]_INST_0_i_3 
       (.I0(DOPBDOP),
        .I1(\doutb[8]_INST_0_i_1_0 ),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[8]_INST_0_i_1_1 ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(ram_doutb[8]),
        .O(\doutb[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[8]_INST_0_i_4 
       (.I0(\doutb[8]_INST_0_i_1_2 ),
        .I1(\doutb[8]_INST_0_i_1_3 ),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[8]_INST_0_i_1_4 ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[8]_INST_0_i_1_5 ),
        .O(\doutb[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[8]_INST_0_i_5 
       (.I0(\doutb[8]_INST_0_i_2_0 ),
        .I1(\doutb[8]_INST_0_i_2_1 ),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[8]_INST_0_i_2_2 ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[8]_INST_0_i_2_3 ),
        .O(\doutb[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[8]_INST_0_i_6 
       (.I0(\doutb[8]_INST_0_i_2_4 ),
        .I1(\doutb[8]_INST_0_i_2_5 ),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I3(\doutb[8]_INST_0_i_2_6 ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(\doutb[8]_INST_0_i_2_7 ),
        .O(\doutb[8]_INST_0_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(addrb[0]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addrb[1]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addrb[2]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clka),
        .CE(1'b1),
        .D(addrb[3]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width
   (ram_douta,
    ram_doutb,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [8:0]ram_douta;
  output [8:0]ram_doutb;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [8:0]ram_douta;
  wire [8:0]ram_doutb;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .ram_douta(ram_douta),
        .ram_doutb(ram_doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized10
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized10 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized11 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized12
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized12 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized13 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized14
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized14 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized15
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized15 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized16
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized16 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized17
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized17 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized18
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized18 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized19
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized19 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized2
   (DOADO,
    DOBDO,
    DOPADOP,
    DOPBDOP,
    clka,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    ena);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  input clka;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input ena;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(DOPADOP),
        .DOPBDOP(DOPBDOP),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized20
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized20 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized21
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized21 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    ena);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]enb_array;
  input [15:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input ena;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [15:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire ena;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena(ena),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    ena);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]enb_array;
  input [15:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input ena;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [15:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire ena;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena(ena),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized8 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rope_sim_mem_blk_mem_gen_prim_width__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized9 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init
   (ram_douta,
    ram_doutb,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [8:0]ram_douta;
  output [8:0]ram_doutb;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5_n_0 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [8:0]ram_douta;
  wire [8:0]ram_doutb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],ram_douta[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],ram_doutb[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],ram_douta[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],ram_doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(addrb[14]),
        .I1(addrb[15]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized10
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized12
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized14
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [15:15]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h8000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addrb[13]),
        .I1(addrb[12]),
        .I2(addrb[14]),
        .I3(addrb[15]),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized15
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized16
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized17
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized18
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized19
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized2
   (DOADO,
    DOBDO,
    DOPADOP,
    DOPBDOP,
    clka,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    ena);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [0:0]DOPADOP;
  output [0:0]DOPBDOP;
  input clka;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input ena;

  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]DOPADOP;
  wire [0:0]DOPBDOP;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire ena;
  wire [3:3]ena_array;
  wire [3:3]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],DOADO}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],DOPADOP}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT5 #(
    .INIT(32'h10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[14]),
        .I2(ena),
        .I3(addra[12]),
        .I4(addra[13]),
        .O(ena_array));
  LUT4 #(
    .INIT(16'h1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(addrb[14]),
        .I1(addrb[15]),
        .I2(addrb[13]),
        .I3(addrb[12]),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized20
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized21
   (douta,
    doutb,
    clka,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [0:0]douta;
  output [0:0]doutb;
  input clka;
  input ena;
  input [15:0]addra;
  input [15:0]addrb;
  input [0:0]dina;
  input [0:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [0:0]dina;
  wire [0:0]dinb;
  wire [0:0]douta;
  wire [0:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4_n_0 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h0100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(addrb[15]),
        .I1(addrb[13]),
        .I2(addrb[12]),
        .I3(addrb[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    ena);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]enb_array;
  input [15:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input ena;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [15:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire ena;
  wire [5:5]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT5 #(
    .INIT(32'h10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[15]),
        .I1(addra[13]),
        .I2(ena),
        .I3(addra[12]),
        .I4(addra[14]),
        .O(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    ena);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]enb_array;
  input [15:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input ena;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0 ;
  wire [15:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire ena;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0 ),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT5 #(
    .INIT(32'h40000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(addra[15]),
        .I1(ena),
        .I2(addra[12]),
        .I3(addra[13]),
        .I4(addra[14]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [9:9]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT4 #(
    .INIT(16'h1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(addrb[15]),
        .I3(addrb[12]),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rope_sim_mem_blk_mem_gen_prim_wrapper_init__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    clka,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input clka;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module rope_sim_mem_blk_mem_gen_top
   (douta,
    doutb,
    addra,
    ena,
    addrb,
    clka,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input [15:0]addra;
  input ena;
  input [15:0]addrb;
  input clka;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "16" *) (* C_ADDRB_WIDTH = "16" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "1" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "30" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     37.6219 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rope_sim_mem.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "65536" *) (* C_READ_DEPTH_B = "65536" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "16" *) (* C_READ_WIDTH_B = "16" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "65536" *) 
(* C_WRITE_DEPTH_B = "65536" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
module rope_sim_mem_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [15:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [15:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [15:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [15:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  rope_sim_mem_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module rope_sim_mem_blk_mem_gen_v8_4_2_synth
   (douta,
    doutb,
    addra,
    ena,
    addrb,
    clka,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input [15:0]addra;
  input ena;
  input [15:0]addrb;
  input clka;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire [0:0]web;

  rope_sim_mem_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
