// Seed: 1148909451
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  tri1 id_5 = 1 == 1'h0;
  id_6(
      .id_0(id_5), .id_1(1'b0), .id_2(id_2), .id_3(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_4;
  module_0(
      id_4, id_1, id_4
  );
  tri0 id_5;
  wire id_6;
  always @(posedge id_5 or posedge 1) #1;
  wire id_7;
  tri1 id_8, id_9 = 1;
endmodule
