#define GEN2__AMD_EPYC_7401_24__MLX_CX_EDR__48PPN                              \
    {                                                                          \
    }
#define GEN2__AMD_EPYC_7401_24__MLX_CX_EDR__48PPN_CNT 0
#define GEN2__AMD_EPYC_7401_24__MLX_CX_EDR__48PPN_MAX 0
#define GEN2__AMD_EPYC_7401_24__MLX_CX_EDR__48PPN_CNT 0
