0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/NEEL/Downloads/verilog/Sequential Circuits/SIPO_register/SIPO.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/NEEL/Downloads/verilog/Sequential Circuits/SIPO_register/SIPO.srcs/sources_1/new/SIPO_register.v,1732710825,verilog,,,,SIPO_register;d_ff,,,,,,,,
