TimeQuest Timing Analyzer report for uart_test
Wed Nov 21 20:12:12 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'send_req'
 14. Slow 1200mV 85C Model Hold: 'clk_50m'
 15. Slow 1200mV 85C Model Hold: 'send_req'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_50m'
 24. Slow 1200mV 0C Model Setup: 'send_req'
 25. Slow 1200mV 0C Model Hold: 'clk_50m'
 26. Slow 1200mV 0C Model Hold: 'send_req'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_50m'
 34. Fast 1200mV 0C Model Setup: 'send_req'
 35. Fast 1200mV 0C Model Hold: 'clk_50m'
 36. Fast 1200mV 0C Model Hold: 'send_req'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; uart_test                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk_50m    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }  ;
; send_req   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { send_req } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 318.37 MHz ; 250.0 MHz       ; clk_50m    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 374.67 MHz ; 250.0 MHz       ; send_req   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; clk_50m  ; -2.141 ; -65.830         ;
; send_req ; -1.669 ; -13.352         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clk_50m  ; 0.451 ; 0.000           ;
; send_req ; 0.517 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; clk_50m  ; -3.000 ; -65.454                       ;
; send_req ; -3.000 ; -14.896                       ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                ;
+--------+-------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.141 ; UART:UART_inst|oversample_baud_counter[3] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.059      ;
; -2.139 ; UART:UART_inst|oversample_baud_counter[2] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.057      ;
; -2.138 ; UART:UART_inst|oversample_baud_counter[1] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.056      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.109 ; uart_data_in_stb                          ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.027      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -2.090 ; UART:UART_inst|baud_counter[3]            ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 3.008      ;
; -1.979 ; UART:UART_inst|oversample_baud_counter[0] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.897      ;
; -1.952 ; UART:UART_inst|oversample_baud_counter[7] ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.578     ; 2.375      ;
; -1.927 ; UART:UART_inst|oversample_baud_counter[7] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.578     ; 2.350      ;
; -1.897 ; UART:UART_inst|oversample_baud_counter[1] ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.815      ;
; -1.873 ; UART:UART_inst|oversample_baud_counter[7] ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.582     ; 2.292      ;
; -1.872 ; UART:UART_inst|oversample_baud_counter[0] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.790      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.860 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.778      ;
; -1.844 ; UART:UART_inst|oversample_baud_counter[2] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.762      ;
; -1.821 ; UART:UART_inst|oversample_baud_counter[6] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.739      ;
; -1.797 ; UART:UART_inst|oversample_baud_counter[0] ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.715      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.793 ; UART:UART_inst|oversample_baud_tick       ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.711      ;
; -1.792 ; UART:UART_inst|oversample_baud_counter[5] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.710      ;
; -1.784 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_data                ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.702      ;
; -1.778 ; UART:UART_inst|oversample_baud_counter[7] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.578     ; 2.201      ;
; -1.776 ; UART:UART_inst|oversample_baud_counter[6] ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 2.690      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.766 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.684      ;
; -1.764 ; UART:UART_inst|oversample_baud_counter[1] ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.682      ;
; -1.764 ; UART:UART_inst|oversample_baud_counter[1] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.682      ;
; -1.759 ; pre_send_req                              ; uart_data_in[1]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.677      ;
; -1.759 ; pre_send_req                              ; uart_data_in[5]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.677      ;
; -1.754 ; UART:UART_inst|oversample_baud_counter[8] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.672      ;
; -1.753 ; UART:UART_inst|oversample_baud_counter[5] ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.671      ;
; -1.753 ; UART:UART_inst|oversample_baud_counter[3] ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.671      ;
; -1.752 ; UART:UART_inst|oversample_baud_counter[1] ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.670      ;
; -1.738 ; UART:UART_inst|oversample_baud_counter[4] ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.656      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.733 ; UART:UART_inst|uart_tx_state.idle         ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.651      ;
; -1.732 ; UART:UART_inst|baud_counter[2]            ; UART:UART_inst|uart_tx_state.transmit_data ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.650      ;
; -1.723 ; pre_send_req                              ; uart_data_in[0]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.641      ;
; -1.723 ; pre_send_req                              ; uart_data_in[2]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.641      ;
; -1.723 ; pre_send_req                              ; uart_data_in[3]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.641      ;
; -1.723 ; pre_send_req                              ; uart_data_in[6]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.641      ;
; -1.723 ; pre_send_req                              ; uart_data_in[7]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.641      ;
; -1.723 ; pre_send_req                              ; uart_data_in[4]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.641      ;
; -1.722 ; UART:UART_inst|oversample_baud_counter[2] ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.640      ;
; -1.719 ; UART:UART_inst|oversample_baud_counter[5] ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 2.633      ;
; -1.718 ; UART:UART_inst|oversample_baud_counter[0] ; UART:UART_inst|oversample_baud_counter[1]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.636      ;
; -1.690 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_data                ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.608      ;
; -1.685 ; UART:UART_inst|oversample_baud_counter[8] ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 2.599      ;
; -1.681 ; UART:UART_inst|oversample_baud_counter[6] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.599      ;
; -1.680 ; UART:UART_inst|oversample_baud_counter[7] ; UART:UART_inst|oversample_baud_counter[1]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.578     ; 2.103      ;
; -1.676 ; UART:UART_inst|oversample_baud_counter[7] ; UART:UART_inst|oversample_baud_counter[3]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.578     ; 2.099      ;
; -1.664 ; UART:UART_inst|oversample_baud_counter[0] ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.582      ;
; -1.652 ; UART:UART_inst|oversample_baud_counter[0] ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.570      ;
; -1.638 ; UART:UART_inst|baud_counter[1]            ; UART:UART_inst|uart_tx_state.transmit_data ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.556      ;
; -1.624 ; UART:UART_inst|oversample_baud_counter[5] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.542      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.621 ; UART:UART_inst|baud_counter[0]            ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.539      ;
; -1.620 ; UART:UART_inst|oversample_baud_counter[3] ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.538      ;
; -1.620 ; UART:UART_inst|oversample_baud_counter[3] ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.538      ;
; -1.609 ; UART:UART_inst|oversample_baud_counter[1] ; UART:UART_inst|oversample_baud_counter[2]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.527      ;
; -1.608 ; UART:UART_inst|oversample_baud_counter[5] ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.526      ;
; -1.608 ; UART:UART_inst|oversample_baud_counter[3] ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.526      ;
; -1.604 ; UART:UART_inst|oversample_baud_counter[2] ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.083     ; 2.522      ;
; -1.594 ; UART:UART_inst|oversample_baud_counter[2] ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 2.508      ;
+--------+-------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'send_req'                                                                    ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -1.669 ; send_char[1] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.669 ; send_char[1] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.588      ;
; -1.665 ; send_char[2] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; send_char[2] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.584      ;
; -1.525 ; send_char[6] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.525 ; send_char[6] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.444      ;
; -1.517 ; send_char[4] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.517 ; send_char[4] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.436      ;
; -1.382 ; send_char[3] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.382 ; send_char[3] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.301      ;
; -1.352 ; send_char[0] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.271      ;
; -1.298 ; send_char[7] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.298 ; send_char[7] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.217      ;
; -1.251 ; send_char[5] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.251 ; send_char[5] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.170      ;
; -1.236 ; send_char[0] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.155      ;
; -1.206 ; send_char[0] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.125      ;
; -1.090 ; send_char[0] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 2.009      ;
; -1.060 ; send_char[0] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 1.979      ;
; -0.944 ; send_char[0] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 1.863      ;
; -0.914 ; send_char[0] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 1.833      ;
; -0.360 ; send_char[0] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.082     ; 1.279      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                   ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; UART:UART_inst|uart_tx_data                 ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_data_block[7]        ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_state.send_start_bit ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_state.wait_for_tick  ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_count[2]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_count[1]             ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart_data_in_stb                            ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|baud_counter[2]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.463 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.758      ;
; 0.491 ; send_char[0]                                ; uart_data_in[0]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 0.801      ;
; 0.493 ; UART:UART_inst|baud_counter[2]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.788      ;
; 0.499 ; UART:UART_inst|uart_tx_data_block[5]        ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; send_char[3]                                ; uart_data_in[3]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 0.809      ;
; 0.500 ; send_char[6]                                ; uart_data_in[6]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 0.810      ;
; 0.502 ; send_char[2]                                ; uart_data_in[2]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 0.812      ;
; 0.506 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_rx_data_in_ack          ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.801      ;
; 0.506 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.801      ;
; 0.518 ; send_char[7]                                ; uart_data_in[7]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 0.828      ;
; 0.639 ; UART:UART_inst|uart_tx_data_block[6]        ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.934      ;
; 0.641 ; send_char[4]                                ; uart_data_in[4]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 0.951      ;
; 0.642 ; UART:UART_inst|uart_tx_data_block[3]        ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.937      ;
; 0.700 ; send_char[5]                                ; uart_data_in[5]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 1.010      ;
; 0.703 ; UART:UART_inst|uart_tx_state.wait_for_tick  ; UART:UART_inst|uart_tx_state.send_start_bit ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 0.998      ;
; 0.739 ; UART:UART_inst|uart_tx_data_block[1]        ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.034      ;
; 0.739 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.034      ;
; 0.741 ; UART:UART_inst|uart_tx_data_block[4]        ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.036      ;
; 0.743 ; UART:UART_inst|uart_tx_data_block[2]        ; UART:UART_inst|uart_tx_data_block[1]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.038      ;
; 0.751 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.046      ;
; 0.751 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.046      ;
; 0.757 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.052      ;
; 0.763 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.058      ;
; 0.765 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.060      ;
; 0.765 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.060      ;
; 0.784 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.578      ; 1.574      ;
; 0.791 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.086      ;
; 0.808 ; UART:UART_inst|uart_tx_count[1]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.103      ;
; 0.818 ; uart_data_in_stb                            ; UART:UART_inst|uart_rx_data_in_ack          ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.113      ;
; 0.820 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.115      ;
; 0.822 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.117      ;
; 0.842 ; UART:UART_inst|uart_tx_data_block[7]        ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.137      ;
; 0.905 ; UART:UART_inst|oversample_baud_counter[8]   ; UART:UART_inst|oversample_baud_counter[8]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.200      ;
; 0.958 ; send_char[1]                                ; uart_data_in[1]                             ; send_req     ; clk_50m     ; 0.000        ; 0.058      ; 1.268      ;
; 0.970 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.265      ;
; 0.971 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[1]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.266      ;
; 0.993 ; uart_data_in[5]                             ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.291      ;
; 1.000 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.295      ;
; 1.018 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.313      ;
; 1.034 ; uart_data_in[0]                             ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.332      ;
; 1.039 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[5]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.334      ;
; 1.061 ; uart_data_in[6]                             ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.359      ;
; 1.066 ; uart_data_in[3]                             ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.364      ;
; 1.101 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.396      ;
; 1.108 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.403      ;
; 1.110 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.405      ;
; 1.111 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.578      ; 1.901      ;
; 1.123 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.418      ;
; 1.137 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.432      ;
; 1.139 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.434      ;
; 1.141 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.436      ;
; 1.146 ; UART:UART_inst|oversample_baud_counter[6]   ; UART:UART_inst|oversample_baud_counter[6]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.441      ;
; 1.157 ; UART:UART_inst|uart_rx_data_in_ack          ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.452      ;
; 1.160 ; UART:UART_inst|oversample_baud_counter[6]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.578      ; 1.950      ;
; 1.166 ; UART:UART_inst|oversample_baud_counter[3]   ; UART:UART_inst|oversample_baud_counter[3]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.461      ;
; 1.172 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.467      ;
; 1.179 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.474      ;
; 1.184 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.479      ;
; 1.184 ; UART:UART_inst|oversample_baud_counter[8]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.578      ; 1.974      ;
; 1.202 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.497      ;
; 1.209 ; uart_data_in[4]                             ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.507      ;
; 1.219 ; uart_data_in[2]                             ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.517      ;
; 1.221 ; UART:UART_inst|oversample_baud_counter[5]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.578      ; 2.011      ;
; 1.223 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.518      ;
; 1.245 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.540      ;
; 1.254 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.549      ;
; 1.257 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.552      ;
; 1.264 ; uart_data_in[7]                             ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.562      ;
; 1.272 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.567      ;
; 1.281 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[1]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.576      ;
; 1.281 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[3]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.576      ;
; 1.282 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[4]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.577      ;
; 1.282 ; UART:UART_inst|oversample_baud_counter[7]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.103      ; 1.597      ;
; 1.284 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.579      ;
; 1.287 ; UART:UART_inst|oversample_baud_counter[2]   ; UART:UART_inst|oversample_baud_counter[2]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.582      ;
; 1.302 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[4]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.597      ;
; 1.312 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.607      ;
; 1.349 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[1]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.644      ;
; 1.350 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.645      ;
; 1.352 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_tick         ; clk_50m      ; clk_50m     ; 0.000        ; 0.079      ; 1.643      ;
; 1.364 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.659      ;
; 1.371 ; pre_send_req                                ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.086      ; 1.669      ;
; 1.372 ; UART:UART_inst|uart_tx_data_block[0]        ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.083      ; 1.667      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'send_req'                                                                    ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.517 ; send_char[7] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 0.811      ;
; 0.753 ; send_char[3] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; send_char[2] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.048      ;
; 0.756 ; send_char[4] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.050      ;
; 0.763 ; send_char[0] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.057      ;
; 0.770 ; send_char[1] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; send_char[5] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.065      ;
; 0.774 ; send_char[6] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.068      ;
; 1.107 ; send_char[0] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; send_char[3] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.402      ;
; 1.115 ; send_char[2] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; send_char[0] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; send_char[4] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.411      ;
; 1.124 ; send_char[2] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; send_char[1] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; send_char[5] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; send_char[6] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; send_char[4] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.420      ;
; 1.239 ; send_char[3] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.533      ;
; 1.247 ; send_char[0] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; send_char[3] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.542      ;
; 1.255 ; send_char[2] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; send_char[1] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; send_char[5] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; send_char[0] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; send_char[4] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.551      ;
; 1.264 ; send_char[2] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; send_char[1] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.558      ;
; 1.379 ; send_char[3] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.673      ;
; 1.387 ; send_char[0] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.681      ;
; 1.395 ; send_char[2] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; send_char[1] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; send_char[0] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.690      ;
; 1.404 ; send_char[1] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.698      ;
; 1.527 ; send_char[0] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.821      ;
; 1.535 ; send_char[1] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.829      ;
; 1.670 ; send_char[5] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.964      ;
; 1.670 ; send_char[5] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.964      ;
; 1.670 ; send_char[5] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.964      ;
; 1.670 ; send_char[5] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.964      ;
; 1.670 ; send_char[5] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 1.964      ;
; 1.747 ; send_char[7] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.747 ; send_char[7] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.747 ; send_char[7] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.747 ; send_char[7] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.747 ; send_char[7] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.747 ; send_char[7] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.747 ; send_char[7] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.041      ;
; 1.783 ; send_char[3] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.077      ;
; 1.783 ; send_char[3] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.077      ;
; 1.783 ; send_char[3] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.077      ;
; 1.910 ; send_char[6] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.204      ;
; 1.910 ; send_char[6] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.204      ;
; 1.910 ; send_char[6] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.204      ;
; 1.910 ; send_char[6] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.204      ;
; 1.910 ; send_char[6] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.204      ;
; 1.910 ; send_char[6] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.204      ;
; 1.926 ; send_char[4] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.220      ;
; 1.926 ; send_char[4] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.220      ;
; 1.926 ; send_char[4] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.220      ;
; 1.926 ; send_char[4] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.220      ;
; 2.058 ; send_char[2] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.352      ;
; 2.058 ; send_char[2] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.352      ;
; 2.082 ; send_char[1] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.082      ; 2.376      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 340.02 MHz ; 250.0 MHz       ; clk_50m    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 408.5 MHz  ; 250.0 MHz       ; send_req   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clk_50m  ; -1.941 ; -57.765        ;
; send_req ; -1.448 ; -11.584        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk_50m  ; 0.399 ; 0.000          ;
; send_req ; 0.476 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; clk_50m  ; -3.000 ; -65.454                      ;
; send_req ; -3.000 ; -14.896                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.941 ; UART:UART_inst|oversample_baud_counter[3]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.868      ;
; -1.940 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.867      ;
; -1.918 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.845      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.883 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.810      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.828 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.755      ;
; -1.787 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.714      ;
; -1.749 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.541     ; 2.210      ;
; -1.688 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.541     ; 2.149      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.683 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.610      ;
; -1.682 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.545     ; 2.139      ;
; -1.647 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.574      ;
; -1.639 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 2.562      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.630 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.557      ;
; -1.623 ; UART:UART_inst|oversample_baud_counter[5]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.550      ;
; -1.621 ; pre_send_req                               ; uart_data_in[1]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.549      ;
; -1.621 ; pre_send_req                               ; uart_data_in[5]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.549      ;
; -1.603 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.530      ;
; -1.602 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.529      ;
; -1.602 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.529      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.595 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.522      ;
; -1.582 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.541     ; 2.043      ;
; -1.580 ; pre_send_req                               ; uart_data_in[0]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.507      ;
; -1.580 ; pre_send_req                               ; uart_data_in[2]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.507      ;
; -1.580 ; pre_send_req                               ; uart_data_in[3]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.507      ;
; -1.580 ; pre_send_req                               ; uart_data_in[6]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.507      ;
; -1.580 ; pre_send_req                               ; uart_data_in[7]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.507      ;
; -1.580 ; pre_send_req                               ; uart_data_in[4]                            ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.507      ;
; -1.554 ; UART:UART_inst|oversample_baud_counter[4]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.481      ;
; -1.550 ; UART:UART_inst|oversample_baud_counter[8]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 2.473      ;
; -1.539 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.466      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.537 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.464      ;
; -1.532 ; UART:UART_inst|oversample_baud_counter[8]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.459      ;
; -1.528 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.455      ;
; -1.526 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data                ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.453      ;
; -1.521 ; UART:UART_inst|oversample_baud_counter[5]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 2.444      ;
; -1.517 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[1]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.444      ;
; -1.511 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.438      ;
; -1.502 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.429      ;
; -1.497 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[3]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.541     ; 1.958      ;
; -1.486 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[1]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.541     ; 1.947      ;
; -1.480 ; UART:UART_inst|oversample_baud_counter[5]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.407      ;
; -1.479 ; UART:UART_inst|oversample_baud_counter[3]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.406      ;
; -1.477 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.404      ;
; -1.473 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_state.transmit_data ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.400      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.466 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.393      ;
; -1.465 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.079     ; 2.388      ;
; -1.454 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_counter[3]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.381      ;
; -1.450 ; UART:UART_inst|oversample_baud_counter[8]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.377      ;
; -1.448 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data                ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.375      ;
; -1.443 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_counter[1]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.370      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.434 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.361      ;
; -1.433 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.075     ; 2.360      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'send_req'                                                                     ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -1.448 ; send_char[1] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.448 ; send_char[1] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.376      ;
; -1.444 ; send_char[2] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.444 ; send_char[2] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.372      ;
; -1.320 ; send_char[6] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.320 ; send_char[6] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.248      ;
; -1.319 ; send_char[4] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.319 ; send_char[4] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.247      ;
; -1.196 ; send_char[3] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.196 ; send_char[3] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.124      ;
; -1.144 ; send_char[7] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.144 ; send_char[7] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.072      ;
; -1.122 ; send_char[0] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 2.050      ;
; -1.055 ; send_char[5] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -1.055 ; send_char[5] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.983      ;
; -0.999 ; send_char[0] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.927      ;
; -0.996 ; send_char[0] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.924      ;
; -0.873 ; send_char[0] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.801      ;
; -0.870 ; send_char[0] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.798      ;
; -0.747 ; send_char[0] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.675      ;
; -0.744 ; send_char[0] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.672      ;
; -0.227 ; send_char[0] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.074     ; 1.155      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                    ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; UART:UART_inst|uart_tx_data                 ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_data_block[7]        ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_state.send_start_bit ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_state.wait_for_tick  ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_count[2]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_count[1]             ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uart_data_in_stb                            ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|baud_counter[2]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.414 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.684      ;
; 0.451 ; send_char[6]                                ; uart_data_in[6]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.745      ;
; 0.452 ; send_char[0]                                ; uart_data_in[0]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.746      ;
; 0.457 ; UART:UART_inst|baud_counter[2]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.727      ;
; 0.459 ; send_char[3]                                ; uart_data_in[3]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.753      ;
; 0.463 ; send_char[2]                                ; uart_data_in[2]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.757      ;
; 0.466 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_rx_data_in_ack          ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.736      ;
; 0.468 ; UART:UART_inst|uart_tx_data_block[5]        ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.738      ;
; 0.469 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.739      ;
; 0.472 ; send_char[7]                                ; uart_data_in[7]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.766      ;
; 0.589 ; send_char[4]                                ; uart_data_in[4]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.883      ;
; 0.596 ; UART:UART_inst|uart_tx_data_block[6]        ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.866      ;
; 0.598 ; UART:UART_inst|uart_tx_data_block[3]        ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.868      ;
; 0.615 ; send_char[5]                                ; uart_data_in[5]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 0.909      ;
; 0.623 ; UART:UART_inst|uart_tx_state.wait_for_tick  ; UART:UART_inst|uart_tx_state.send_start_bit ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.893      ;
; 0.652 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.922      ;
; 0.667 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.937      ;
; 0.668 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.541      ; 1.404      ;
; 0.688 ; UART:UART_inst|uart_tx_data_block[1]        ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.958      ;
; 0.688 ; UART:UART_inst|uart_tx_data_block[4]        ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.958      ;
; 0.692 ; UART:UART_inst|uart_tx_data_block[2]        ; UART:UART_inst|uart_tx_data_block[1]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.962      ;
; 0.699 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.969      ;
; 0.705 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.975      ;
; 0.708 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.978      ;
; 0.710 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.980      ;
; 0.712 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 0.982      ;
; 0.738 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.008      ;
; 0.748 ; UART:UART_inst|uart_tx_count[1]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.018      ;
; 0.759 ; uart_data_in_stb                            ; UART:UART_inst|uart_rx_data_in_ack          ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.029      ;
; 0.763 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.033      ;
; 0.765 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.035      ;
; 0.782 ; UART:UART_inst|uart_tx_data_block[7]        ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.052      ;
; 0.835 ; UART:UART_inst|oversample_baud_counter[8]   ; UART:UART_inst|oversample_baud_counter[8]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.105      ;
; 0.866 ; send_char[1]                                ; uart_data_in[1]                             ; send_req     ; clk_50m     ; 0.000        ; 0.059      ; 1.160      ;
; 0.884 ; uart_data_in[5]                             ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 1.156      ;
; 0.901 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.171      ;
; 0.905 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.175      ;
; 0.920 ; uart_data_in[0]                             ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 1.193      ;
; 0.931 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.201      ;
; 0.932 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[1]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.202      ;
; 0.941 ; uart_data_in[6]                             ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 1.214      ;
; 0.947 ; uart_data_in[3]                             ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 1.220      ;
; 0.951 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[5]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.221      ;
; 1.009 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.541      ; 1.745      ;
; 1.019 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.289      ;
; 1.027 ; UART:UART_inst|uart_rx_data_in_ack          ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.297      ;
; 1.037 ; UART:UART_inst|oversample_baud_counter[8]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.541      ; 1.773      ;
; 1.040 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.310      ;
; 1.049 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.319      ;
; 1.057 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.327      ;
; 1.060 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.330      ;
; 1.060 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.330      ;
; 1.063 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.333      ;
; 1.064 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.334      ;
; 1.068 ; UART:UART_inst|oversample_baud_counter[6]   ; UART:UART_inst|oversample_baud_counter[6]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.338      ;
; 1.068 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.338      ;
; 1.073 ; UART:UART_inst|oversample_baud_counter[6]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.541      ; 1.809      ;
; 1.077 ; UART:UART_inst|oversample_baud_counter[3]   ; UART:UART_inst|oversample_baud_counter[3]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.347      ;
; 1.080 ; uart_data_in[4]                             ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 1.353      ;
; 1.081 ; uart_data_in[2]                             ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 1.354      ;
; 1.089 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.359      ;
; 1.092 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.362      ;
; 1.110 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.380      ;
; 1.124 ; UART:UART_inst|oversample_baud_counter[5]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.541      ; 1.860      ;
; 1.125 ; uart_data_in[7]                             ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 1.398      ;
; 1.136 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[1]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.406      ;
; 1.137 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[4]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.407      ;
; 1.137 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[3]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.407      ;
; 1.152 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.422      ;
; 1.159 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.429      ;
; 1.161 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.431      ;
; 1.161 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.431      ;
; 1.161 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.431      ;
; 1.161 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.431      ;
; 1.161 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.431      ;
; 1.184 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.454      ;
; 1.195 ; UART:UART_inst|oversample_baud_counter[7]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.094      ; 1.484      ;
; 1.198 ; UART:UART_inst|oversample_baud_counter[2]   ; UART:UART_inst|oversample_baud_counter[2]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.468      ;
; 1.204 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_tick         ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.470      ;
; 1.214 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[4]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.484      ;
; 1.219 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.489      ;
; 1.222 ; pre_send_req                                ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 1.494      ;
; 1.246 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[1]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.516      ;
; 1.262 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.532      ;
; 1.263 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.533      ;
; 1.263 ; UART:UART_inst|uart_tx_data_block[0]        ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.075      ; 1.533      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'send_req'                                                                     ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; send_char[7] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.745      ;
; 0.697 ; send_char[3] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.966      ;
; 0.701 ; send_char[2] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.970      ;
; 0.706 ; send_char[4] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.975      ;
; 0.713 ; send_char[0] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.982      ;
; 0.715 ; send_char[1] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.984      ;
; 0.716 ; send_char[5] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.985      ;
; 0.718 ; send_char[6] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 0.987      ;
; 1.011 ; send_char[0] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.280      ;
; 1.019 ; send_char[3] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.288      ;
; 1.020 ; send_char[2] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.289      ;
; 1.025 ; send_char[4] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; send_char[0] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.295      ;
; 1.035 ; send_char[2] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.304      ;
; 1.039 ; send_char[6] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.308      ;
; 1.039 ; send_char[1] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.308      ;
; 1.040 ; send_char[5] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.309      ;
; 1.040 ; send_char[4] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.309      ;
; 1.118 ; send_char[3] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.387      ;
; 1.133 ; send_char[0] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.402      ;
; 1.136 ; send_char[1] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.405      ;
; 1.138 ; send_char[5] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.407      ;
; 1.141 ; send_char[3] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.410      ;
; 1.142 ; send_char[2] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.411      ;
; 1.147 ; send_char[4] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; send_char[0] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.417      ;
; 1.157 ; send_char[2] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.426      ;
; 1.161 ; send_char[1] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.430      ;
; 1.240 ; send_char[3] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.509      ;
; 1.255 ; send_char[0] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.524      ;
; 1.258 ; send_char[1] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.527      ;
; 1.264 ; send_char[2] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.533      ;
; 1.270 ; send_char[0] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.539      ;
; 1.283 ; send_char[1] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.552      ;
; 1.377 ; send_char[0] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.646      ;
; 1.380 ; send_char[1] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.649      ;
; 1.558 ; send_char[5] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.827      ;
; 1.558 ; send_char[5] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.827      ;
; 1.558 ; send_char[5] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.827      ;
; 1.558 ; send_char[5] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.827      ;
; 1.558 ; send_char[5] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.827      ;
; 1.643 ; send_char[7] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.643 ; send_char[7] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.643 ; send_char[7] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.643 ; send_char[7] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.643 ; send_char[7] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.643 ; send_char[7] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.643 ; send_char[7] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.912      ;
; 1.651 ; send_char[3] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.920      ;
; 1.651 ; send_char[3] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.920      ;
; 1.651 ; send_char[3] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 1.920      ;
; 1.740 ; send_char[6] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.009      ;
; 1.740 ; send_char[6] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.009      ;
; 1.740 ; send_char[6] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.009      ;
; 1.740 ; send_char[6] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.009      ;
; 1.740 ; send_char[6] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.009      ;
; 1.740 ; send_char[6] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.009      ;
; 1.785 ; send_char[4] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.054      ;
; 1.785 ; send_char[4] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.054      ;
; 1.785 ; send_char[4] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.054      ;
; 1.785 ; send_char[4] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.054      ;
; 1.914 ; send_char[2] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.183      ;
; 1.914 ; send_char[2] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.183      ;
; 1.934 ; send_char[1] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.074      ; 2.203      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clk_50m  ; -0.822 ; -11.840        ;
; send_req ; -0.130 ; -1.040         ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk_50m  ; 0.166 ; 0.000          ;
; send_req ; 0.208 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; clk_50m  ; -3.000 ; -47.207                      ;
; send_req ; -3.000 ; -11.472                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.822 ; send_req                                   ; uart_data_in_stb                           ; send_req     ; clk_50m     ; 0.500        ; 1.313      ; 2.602      ;
; -0.801 ; send_req                                   ; pre_send_req                               ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.579      ;
; -0.633 ; send_req                                   ; uart_data_in[1]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.411      ;
; -0.633 ; send_req                                   ; uart_data_in[5]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.411      ;
; -0.623 ; send_req                                   ; uart_data_in[0]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.401      ;
; -0.623 ; send_req                                   ; uart_data_in[2]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.401      ;
; -0.623 ; send_req                                   ; uart_data_in[3]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.401      ;
; -0.623 ; send_req                                   ; uart_data_in[6]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.401      ;
; -0.623 ; send_req                                   ; uart_data_in[7]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.401      ;
; -0.623 ; send_req                                   ; uart_data_in[4]                            ; send_req     ; clk_50m     ; 0.500        ; 1.311      ; 2.401      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.360 ; uart_data_in_stb                           ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.309      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.358 ; UART:UART_inst|baud_counter[3]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.307      ;
; -0.321 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.270      ;
; -0.319 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.268      ;
; -0.313 ; UART:UART_inst|oversample_baud_counter[3]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.262      ;
; -0.280 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.229      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.263 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.212      ;
; -0.258 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.207      ;
; -0.251 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.237     ; 1.001      ;
; -0.226 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.237     ; 0.976      ;
; -0.224 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.168      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.220 ; UART:UART_inst|oversample_baud_tick        ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.169      ;
; -0.219 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.168      ;
; -0.218 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_state.transmit_data ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.167      ;
; -0.217 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.166      ;
; -0.213 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.242     ; 0.958      ;
; -0.210 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_data                ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.210 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.159      ;
; -0.209 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.158      ;
; -0.204 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.153      ;
; -0.202 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.151      ;
; -0.196 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.145      ;
; -0.196 ; UART:UART_inst|oversample_baud_counter[5]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.145      ;
; -0.193 ; UART:UART_inst|oversample_baud_counter[3]  ; UART:UART_inst|oversample_baud_counter[8]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.142      ;
; -0.192 ; UART:UART_inst|oversample_baud_counter[8]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.136      ;
; -0.191 ; UART:UART_inst|oversample_baud_counter[1]  ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.140      ;
; -0.186 ; UART:UART_inst|oversample_baud_counter[5]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.135      ;
; -0.178 ; UART:UART_inst|oversample_baud_counter[6]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.127      ;
; -0.165 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_state.transmit_data ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.114      ;
; -0.160 ; UART:UART_inst|oversample_baud_counter[5]  ; UART:UART_inst|oversample_baud_tick        ; clk_50m      ; clk_50m     ; 1.000        ; -0.043     ; 1.104      ;
; -0.157 ; UART:UART_inst|baud_counter[1]             ; UART:UART_inst|uart_tx_data                ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.106      ;
; -0.154 ; UART:UART_inst|oversample_baud_counter[4]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.103      ;
; -0.154 ; UART:UART_inst|oversample_baud_counter[3]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.103      ;
; -0.153 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.102      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.150 ; UART:UART_inst|uart_tx_state.idle          ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.099      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.149 ; UART:UART_inst|uart_tx_state.transmit_data ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.098      ;
; -0.148 ; UART:UART_inst|baud_counter[2]             ; UART:UART_inst|uart_tx_state.send_stop_bit ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.097      ;
; -0.146 ; UART:UART_inst|oversample_baud_counter[8]  ; UART:UART_inst|oversample_baud_counter[0]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.095      ;
; -0.142 ; UART:UART_inst|oversample_baud_counter[7]  ; UART:UART_inst|oversample_baud_counter[5]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.237     ; 0.892      ;
; -0.142 ; UART:UART_inst|oversample_baud_counter[0]  ; UART:UART_inst|oversample_baud_counter[6]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.091      ;
; -0.140 ; UART:UART_inst|oversample_baud_counter[2]  ; UART:UART_inst|oversample_baud_counter[4]  ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.089      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[0]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[1]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[2]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[3]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[4]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[5]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
; -0.138 ; UART:UART_inst|baud_counter[0]             ; UART:UART_inst|uart_tx_data_block[6]       ; clk_50m      ; clk_50m     ; 1.000        ; -0.038     ; 1.087      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'send_req'                                                                     ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.130 ; send_char[2] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.130 ; send_char[2] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.080      ;
; -0.128 ; send_char[1] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; send_char[1] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.078      ;
; -0.081 ; send_char[6] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.081 ; send_char[6] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.031      ;
; -0.051 ; send_char[4] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.051 ; send_char[4] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 1.001      ;
; -0.005 ; send_char[0] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.955      ;
; 0.000  ; send_char[3] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; send_char[3] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.950      ;
; 0.021  ; send_char[7] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.021  ; send_char[7] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.929      ;
; 0.032  ; send_char[0] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.918      ;
; 0.044  ; send_char[5] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[7] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[6] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.044  ; send_char[5] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.906      ;
; 0.063  ; send_char[0] ; send_char[5] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.887      ;
; 0.100  ; send_char[0] ; send_char[4] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.850      ;
; 0.131  ; send_char[0] ; send_char[3] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.819      ;
; 0.168  ; send_char[0] ; send_char[2] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.782      ;
; 0.199  ; send_char[0] ; send_char[1] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.751      ;
; 0.403  ; send_char[0] ; send_char[0] ; send_req     ; send_req    ; 1.000        ; -0.037     ; 0.547      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                    ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; send_char[0]                                ; uart_data_in[0]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.318      ;
; 0.170 ; send_char[3]                                ; uart_data_in[3]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.322      ;
; 0.173 ; send_char[2]                                ; uart_data_in[2]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.325      ;
; 0.177 ; send_char[7]                                ; uart_data_in[7]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.329      ;
; 0.182 ; send_char[6]                                ; uart_data_in[6]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.334      ;
; 0.185 ; UART:UART_inst|uart_tx_data                 ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_data_block[7]        ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_state.send_start_bit ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_state.wait_for_tick  ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_count[2]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_count[1]             ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart_data_in_stb                            ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|baud_counter[2]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; UART:UART_inst|uart_tx_data_block[5]        ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[0]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.314      ;
; 0.200 ; UART:UART_inst|baud_counter[2]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.322      ;
; 0.204 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.326      ;
; 0.207 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_rx_data_in_ack          ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.329      ;
; 0.230 ; send_char[4]                                ; uart_data_in[4]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.382      ;
; 0.241 ; send_char[5]                                ; uart_data_in[5]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.393      ;
; 0.251 ; UART:UART_inst|uart_tx_data_block[6]        ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.373      ;
; 0.253 ; UART:UART_inst|uart_tx_data_block[3]        ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.375      ;
; 0.268 ; UART:UART_inst|uart_tx_state.wait_for_tick  ; UART:UART_inst|uart_tx_state.send_start_bit ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.390      ;
; 0.280 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.402      ;
; 0.285 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.237      ; 0.606      ;
; 0.288 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.410      ;
; 0.293 ; UART:UART_inst|uart_tx_data_block[1]        ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; UART:UART_inst|uart_tx_data_block[4]        ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.416      ;
; 0.297 ; UART:UART_inst|uart_tx_data_block[2]        ; UART:UART_inst|uart_tx_data_block[1]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.419      ;
; 0.300 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.422      ;
; 0.306 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; UART:UART_inst|baud_counter[1]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.430      ;
; 0.315 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.437      ;
; 0.321 ; UART:UART_inst|uart_tx_data_block[7]        ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.443      ;
; 0.327 ; UART:UART_inst|uart_tx_count[1]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.449      ;
; 0.329 ; send_char[1]                                ; uart_data_in[1]                             ; send_req     ; clk_50m     ; 0.000        ; 0.028      ; 0.481      ;
; 0.331 ; uart_data_in_stb                            ; UART:UART_inst|uart_rx_data_in_ack          ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.453      ;
; 0.333 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.455      ;
; 0.335 ; UART:UART_inst|uart_tx_count[0]             ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.457      ;
; 0.359 ; UART:UART_inst|oversample_baud_counter[8]   ; UART:UART_inst|oversample_baud_counter[8]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.481      ;
; 0.380 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.502      ;
; 0.380 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.502      ;
; 0.381 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[1]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.503      ;
; 0.394 ; send_req                                    ; uart_data_in[0]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.881      ;
; 0.394 ; send_req                                    ; uart_data_in[2]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.881      ;
; 0.394 ; send_req                                    ; uart_data_in[3]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.881      ;
; 0.394 ; send_req                                    ; uart_data_in[6]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.881      ;
; 0.394 ; send_req                                    ; uart_data_in[7]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.881      ;
; 0.394 ; send_req                                    ; uart_data_in[4]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.881      ;
; 0.395 ; uart_data_in[5]                             ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.519      ;
; 0.397 ; uart_data_in[0]                             ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.521      ;
; 0.398 ; send_req                                    ; pre_send_req                                ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.885      ;
; 0.400 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[5]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.522      ;
; 0.400 ; send_req                                    ; uart_data_in[1]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.887      ;
; 0.400 ; send_req                                    ; uart_data_in[5]                             ; send_req     ; clk_50m     ; 0.000        ; 1.363      ; 1.887      ;
; 0.401 ; UART:UART_inst|uart_tx_state.idle           ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.523      ;
; 0.418 ; uart_data_in[6]                             ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.542      ;
; 0.420 ; uart_data_in[3]                             ; UART:UART_inst|uart_tx_data_block[3]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.544      ;
; 0.428 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[0]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.550      ;
; 0.431 ; UART:UART_inst|uart_tx_state.send_start_bit ; UART:UART_inst|uart_tx_data                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.553      ;
; 0.436 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.558      ;
; 0.438 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.560      ;
; 0.449 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[5]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.571      ;
; 0.451 ; UART:UART_inst|uart_rx_data_in_ack          ; uart_data_in_stb                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[6]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; UART:UART_inst|uart_tx_state.transmit_data  ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.575      ;
; 0.456 ; send_req                                    ; uart_data_in_stb                            ; send_req     ; clk_50m     ; 0.000        ; 1.366      ; 1.946      ;
; 0.458 ; UART:UART_inst|baud_counter[0]              ; UART:UART_inst|uart_tx_count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.580      ;
; 0.461 ; UART:UART_inst|oversample_baud_counter[3]   ; UART:UART_inst|oversample_baud_counter[3]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.583      ;
; 0.463 ; UART:UART_inst|oversample_baud_counter[6]   ; UART:UART_inst|oversample_baud_counter[6]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.585      ;
; 0.466 ; UART:UART_inst|oversample_baud_counter[8]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.237      ; 0.787      ;
; 0.467 ; UART:UART_inst|oversample_baud_counter[6]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.237      ; 0.788      ;
; 0.468 ; UART:UART_inst|uart_tx_state.send_stop_bit  ; UART:UART_inst|uart_tx_state.idle           ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.591      ;
; 0.470 ; uart_data_in[4]                             ; UART:UART_inst|uart_tx_data_block[4]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.594      ;
; 0.474 ; UART:UART_inst|oversample_baud_counter[4]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.237      ; 0.795      ;
; 0.477 ; UART:UART_inst|baud_counter[3]              ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.599      ;
; 0.484 ; uart_data_in_stb                            ; UART:UART_inst|uart_tx_state.wait_for_tick  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.606      ;
; 0.485 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[1]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.607      ;
; 0.486 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[3]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.608      ;
; 0.487 ; UART:UART_inst|oversample_baud_counter[0]   ; UART:UART_inst|oversample_baud_counter[4]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.609      ;
; 0.490 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_state.send_stop_bit  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.612      ;
; 0.495 ; uart_data_in[2]                             ; UART:UART_inst|uart_tx_data_block[2]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.619      ;
; 0.498 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_state.transmit_data  ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.620      ;
; 0.504 ; uart_data_in[7]                             ; UART:UART_inst|uart_tx_data_block[7]        ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.628      ;
; 0.507 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.629      ;
; 0.509 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|uart_tx_count[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.631      ;
; 0.509 ; UART:UART_inst|oversample_baud_counter[7]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.046      ; 0.639      ;
; 0.513 ; UART:UART_inst|oversample_baud_counter[5]   ; UART:UART_inst|oversample_baud_counter[7]   ; clk_50m      ; clk_50m     ; 0.000        ; 0.237      ; 0.834      ;
; 0.515 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[3]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; UART:UART_inst|oversample_baud_tick         ; UART:UART_inst|baud_counter[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'send_req'                                                                     ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; send_char[7] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.329      ;
; 0.301 ; send_char[3] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; send_char[2] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; send_char[4] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; send_char[0] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; send_char[5] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; send_char[1] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; send_char[6] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.432      ;
; 0.450 ; send_char[3] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.571      ;
; 0.456 ; send_char[0] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.577      ;
; 0.459 ; send_char[6] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; send_char[1] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; send_char[5] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; send_char[0] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; send_char[2] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; send_char[4] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; send_char[2] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; send_char[4] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.586      ;
; 0.513 ; send_char[3] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.634      ;
; 0.516 ; send_char[3] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.637      ;
; 0.522 ; send_char[5] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; send_char[1] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; send_char[0] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; send_char[1] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; send_char[0] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; send_char[2] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; send_char[4] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; send_char[2] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.651      ;
; 0.579 ; send_char[3] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.700      ;
; 0.588 ; send_char[1] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; send_char[0] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.709      ;
; 0.591 ; send_char[1] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; send_char[0] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; send_char[2] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.714      ;
; 0.654 ; send_char[1] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.775      ;
; 0.654 ; send_char[0] ; send_char[7] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.775      ;
; 0.675 ; send_char[5] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; send_char[5] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; send_char[5] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; send_char[5] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.796      ;
; 0.675 ; send_char[5] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.796      ;
; 0.690 ; send_char[7] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; send_char[7] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; send_char[7] ; send_char[6] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; send_char[7] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; send_char[7] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; send_char[7] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; send_char[7] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.811      ;
; 0.734 ; send_char[3] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.855      ;
; 0.734 ; send_char[3] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.855      ;
; 0.734 ; send_char[3] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.855      ;
; 0.781 ; send_char[6] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.902      ;
; 0.781 ; send_char[6] ; send_char[4] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.902      ;
; 0.781 ; send_char[6] ; send_char[5] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.902      ;
; 0.781 ; send_char[6] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.902      ;
; 0.781 ; send_char[6] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.902      ;
; 0.781 ; send_char[6] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.902      ;
; 0.790 ; send_char[4] ; send_char[3] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.911      ;
; 0.790 ; send_char[4] ; send_char[2] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.911      ;
; 0.790 ; send_char[4] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.911      ;
; 0.790 ; send_char[4] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.911      ;
; 0.843 ; send_char[2] ; send_char[1] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.964      ;
; 0.843 ; send_char[2] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.964      ;
; 0.852 ; send_char[1] ; send_char[0] ; send_req     ; send_req    ; 0.000        ; 0.037      ; 0.973      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.141  ; 0.166 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m         ; -2.141  ; 0.166 ; N/A      ; N/A     ; -3.000              ;
;  send_req        ; -1.669  ; 0.208 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -79.182 ; 0.0   ; 0.0      ; 0.0     ; -80.35              ;
;  clk_50m         ; -65.830 ; 0.000 ; N/A      ; N/A     ; -65.454             ;
;  send_req        ; -13.352 ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rcv_data[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetn                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50m                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; send_req                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rcv_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; rcv_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50m    ; clk_50m  ; 311      ; 0        ; 0        ; 0        ;
; send_req   ; clk_50m  ; 18       ; 10       ; 0        ; 0        ;
; send_req   ; send_req ; 92       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50m    ; clk_50m  ; 311      ; 0        ; 0        ; 0        ;
; send_req   ; clk_50m  ; 18       ; 10       ; 0        ; 0        ;
; send_req   ; send_req ; 92       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; clk_50m  ; clk_50m  ; Base ; Constrained ;
; send_req ; send_req ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Nov 21 20:12:10 2018
Info: Command: quartus_sta uart_test -c uart_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
    Info (332105): create_clock -period 1.000 -name send_req send_req
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.141             -65.830 clk_50m 
    Info (332119):    -1.669             -13.352 send_req 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 clk_50m 
    Info (332119):     0.517               0.000 send_req 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.454 clk_50m 
    Info (332119):    -3.000             -14.896 send_req 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.941             -57.765 clk_50m 
    Info (332119):    -1.448             -11.584 send_req 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clk_50m 
    Info (332119):     0.476               0.000 send_req 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.454 clk_50m 
    Info (332119):    -3.000             -14.896 send_req 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.822             -11.840 clk_50m 
    Info (332119):    -0.130              -1.040 send_req 
Info (332146): Worst-case hold slack is 0.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.166               0.000 clk_50m 
    Info (332119):     0.208               0.000 send_req 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -47.207 clk_50m 
    Info (332119):    -3.000             -11.472 send_req 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5007 megabytes
    Info: Processing ended: Wed Nov 21 20:12:12 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


