Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 22:07:01 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.115     -140.757                    102                 2265        0.078        0.000                      0                 2265        4.500        0.000                       0                   716  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.115     -140.757                    102                 2265        0.078        0.000                      0                 2265        4.500        0.000                       0                   716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          102  Failing Endpoints,  Worst Slack       -8.115ns,  Total Violation     -140.757ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.115ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.070ns  (logic 9.797ns (54.217%)  route 8.273ns (45.783%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 f  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.313    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.437 f  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          0.824     8.261    dropControl/winHole/address_fb1_reg_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  dropControl/winHole/address_fb12_i_14__0/O
                         net (fo=5, routed)           0.727     9.112    dropControl/failHole5/DI[2]
    SLICE_X58Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.508 r  dropControl/failHole5/fall_in3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.508    dropControl/failHole5/fall_in3_carry_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.625 r  dropControl/failHole5/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.625    dropControl/failHole5/fall_in3_carry__0_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.864 r  dropControl/failHole5/fall_in3_carry__1/O[2]
                         net (fo=58, routed)          1.379    11.243    dropControl/failHole5/fall_in3_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    15.456 r  dropControl/failHole5/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.458    dropControl/failHole5/fall_in2__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.976 r  dropControl/failHole5/fall_in2__1/P[0]
                         net (fo=2, routed)           1.228    18.204    dropControl/failHole5/fall_in2__1_n_105
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.124    18.328 r  dropControl/failHole5/fall_in2_carry_i_3__4/O
                         net (fo=1, routed)           0.000    18.328    dropControl/failHole5/fall_in2_carry_i_3__4_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.878 r  dropControl/failHole5/fall_in2_carry/CO[3]
                         net (fo=1, routed)           0.000    18.878    dropControl/failHole5/fall_in2_carry_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.100 r  dropControl/failHole5/fall_in2_carry__0/O[0]
                         net (fo=1, routed)           1.323    20.423    dropControl/failHole5/fall_in2_carry__0_n_7
    SLICE_X77Y50         LUT2 (Prop_lut2_I1_O)        0.299    20.722 r  dropControl/failHole5/fall_in1_carry__4_i_4__4/O
                         net (fo=1, routed)           0.000    20.722    dropControl/failHole5/fall_in1_carry__4_i_4__4_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.254 r  dropControl/failHole5/fall_in1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.254    dropControl/failHole5/fall_in1_carry__4_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.368 r  dropControl/failHole5/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.368    dropControl/failHole5/fall_in1_carry__5_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.590 f  dropControl/failHole5/fall_in1_carry__6/O[0]
                         net (fo=1, routed)           1.311    22.902    dropControl/failHole5/fall_in1_carry__6_n_7
    SLICE_X69Y43         LUT5 (Prop_lut5_I1_O)        0.299    23.201 r  dropControl/failHole5/fall_in_i_4__4/O
                         net (fo=1, routed)           0.154    23.355    dropControl/failHole5/fall_in_i_4__4_n_0
    SLICE_X69Y43         LUT6 (Prop_lut6_I2_O)        0.124    23.479 r  dropControl/failHole5/fall_in_i_1__4/O
                         net (fo=1, routed)           0.000    23.479    dropControl/failHole5/fall_in_i_1__4_n_0
    SLICE_X69Y43         FDRE                                         r  dropControl/failHole5/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.677    15.099    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X69Y43         FDRE                                         r  dropControl/failHole5/fall_in_reg/C
                         clock pessimism              0.267    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)        0.032    15.363    dropControl/failHole5/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                 -8.115    

Slack (VIOLATED) :        -7.853ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.805ns  (logic 9.821ns (55.159%)  route 7.984ns (44.841%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 r  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.621     7.568    dropControl/failHole4/address_fb12_3
    SLICE_X59Y42         LUT4 (Prop_lut4_I2_O)        0.124     7.692 r  dropControl/failHole4/address_fb12_i_23/O
                         net (fo=15, routed)          0.353     8.045    dropControl/failHole4/fall_in_reg_2
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  dropControl/failHole4/address_fb12_i_13/O
                         net (fo=7, routed)           0.700     8.869    dropControl/failHole2/fall_in2__1_0[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.419 r  dropControl/failHole2/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.419    dropControl/failHole2/fall_in3_carry__0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.658 r  dropControl/failHole2/fall_in3_carry__1/O[2]
                         net (fo=58, routed)          1.483    11.141    dropControl/failHole2/fall_in3_carry__1_n_5
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    15.354 r  dropControl/failHole2/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.410    dropControl/failHole2/fall_in2__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.928 r  dropControl/failHole2/fall_in2__1/P[2]
                         net (fo=2, routed)           1.702    18.629    dropControl/failHole2/fall_in2__1_n_103
    SLICE_X61Y46         LUT2 (Prop_lut2_I0_O)        0.124    18.753 r  dropControl/failHole2/fall_in2_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.753    dropControl/failHole2/fall_in2_carry_i_1__1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.154 r  dropControl/failHole2/fall_in2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.154    dropControl/failHole2/fall_in2_carry_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.488 r  dropControl/failHole2/fall_in2_carry__0/O[1]
                         net (fo=1, routed)           1.030    20.519    dropControl/failHole2/fall_in2_carry__0_n_6
    SLICE_X72Y43         LUT2 (Prop_lut2_I1_O)        0.303    20.822 r  dropControl/failHole2/fall_in1_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    20.822    dropControl/failHole2/fall_in1_carry__4_i_3__1_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.372 r  dropControl/failHole2/fall_in1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.372    dropControl/failHole2/fall_in1_carry__4_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.706 f  dropControl/failHole2/fall_in1_carry__5/O[1]
                         net (fo=1, routed)           0.648    22.354    dropControl/failHole2/fall_in1_carry__5_n_6
    SLICE_X71Y44         LUT6 (Prop_lut6_I5_O)        0.303    22.657 f  dropControl/failHole2/fall_in_i_2__1/O
                         net (fo=1, routed)           0.433    23.090    dropControl/failHole2/fall_in_i_2__1_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.214 r  dropControl/failHole2/fall_in_i_1__1/O
                         net (fo=1, routed)           0.000    23.214    dropControl/failHole2/fall_in_i_1__1_n_0
    SLICE_X71Y44         FDRE                                         r  dropControl/failHole2/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.677    15.099    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X71Y44         FDRE                                         r  dropControl/failHole2/fall_in_reg/C
                         clock pessimism              0.267    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)        0.029    15.360    dropControl/failHole2/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 -7.853    

Slack (VIOLATED) :        -7.703ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.701ns  (logic 10.037ns (56.702%)  route 7.664ns (43.298%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 f  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.313    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.437 f  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          0.824     8.261    dropControl/winHole/address_fb1_reg_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  dropControl/winHole/address_fb12_i_14__0/O
                         net (fo=5, routed)           0.748     9.133    dropControl/winHole/bl_y_reg_reg[3][1]
    SLICE_X59Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.518 r  dropControl/winHole/fall_in3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.518    dropControl/winHole/fall_in3_carry_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  dropControl/winHole/fall_in3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.632    dropControl/winHole/fall_in3_carry__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.871 r  dropControl/winHole/fall_in3_carry__1/O[2]
                         net (fo=58, routed)          1.284    11.154    dropControl/winHole/fall_in3_carry__1_n_5
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    15.368 r  dropControl/winHole/fall_in2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.370    dropControl/winHole/fall_in2__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.888 r  dropControl/winHole/fall_in2__1/P[0]
                         net (fo=2, routed)           1.313    18.201    dropControl/winHole/fall_in2__1_n_105
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    18.325 r  dropControl/winHole/fall_in2_carry_i_3/O
                         net (fo=1, routed)           0.000    18.325    dropControl/winHole/fall_in2_carry_i_3_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.858 r  dropControl/winHole/fall_in2_carry/CO[3]
                         net (fo=1, routed)           0.000    18.858    dropControl/winHole/fall_in2_carry_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.181 r  dropControl/winHole/fall_in2_carry__0/O[1]
                         net (fo=1, routed)           0.774    19.956    dropControl/winHole/fall_in2_carry__0_n_6
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.306    20.262 r  dropControl/winHole/fall_in1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    20.262    dropControl/winHole/fall_in1_carry__4_i_3_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  dropControl/winHole/fall_in1_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.812    dropControl/winHole/fall_in1_carry__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  dropControl/winHole/fall_in1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.926    dropControl/winHole/fall_in1_carry__5_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.165 f  dropControl/winHole/fall_in1_carry__6/O[2]
                         net (fo=1, routed)           0.794    21.960    dropControl/winHole/fall_in1_carry__6_n_5
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.302    22.262 f  dropControl/winHole/fall_in_i_6/O
                         net (fo=1, routed)           0.171    22.433    dropControl/winHole/fall_in_i_6_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.557 f  dropControl/winHole/fall_in_i_2/O
                         net (fo=1, routed)           0.429    22.986    dropControl/winHole/fall_in_i_2_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I0_O)        0.124    23.110 r  dropControl/winHole/fall_in_i_1/O
                         net (fo=1, routed)           0.000    23.110    dropControl/winHole/fall_in_i_1_n_0
    SLICE_X58Y44         FDRE                                         r  dropControl/winHole/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.674    15.096    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  dropControl/winHole/fall_in_reg/C
                         clock pessimism              0.267    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X58Y44         FDRE (Setup_fdre_C_D)        0.079    15.407    dropControl/winHole/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                 -7.703    

Slack (VIOLATED) :        -7.580ns  (required time - arrival time)
  Source:                 dropControl/failHole2/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.534ns  (logic 9.972ns (56.871%)  route 7.562ns (43.129%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X71Y44         FDRE                                         r  dropControl/failHole2/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole2/fall_in_reg/Q
                         net (fo=17, routed)          0.922     6.786    dropControl/failHole1/address_fb1_reg
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.124     6.910 r  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.355     7.265    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.389 f  dropControl/failHole1/address_fb12_i_21/O
                         net (fo=50, routed)          0.664     8.053    dropControl/failHole1/game_state_reg[1]
    SLICE_X66Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  dropControl/failHole1/address_fb1_reg_i_12/O
                         net (fo=7, routed)           0.862     9.039    dropControl/failHole4/fall_in2__4_0[2]
    SLICE_X58Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.559 r  dropControl/failHole4/fall_in3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    dropControl/failHole4/fall_in3_inferred__0/i__carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.882 r  dropControl/failHole4/fall_in3_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.114    10.995    dropControl/failHole4/fall_in3_inferred__0/i__carry__1_n_6
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.213 r  dropControl/failHole4/fall_in2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.215    dropControl/failHole4/fall_in2__3_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.733 r  dropControl/failHole4/fall_in2__4/P[0]
                         net (fo=2, routed)           1.313    18.046    dropControl/failHole4/fall_in2__4_n_105
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    18.170 r  dropControl/failHole4/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    18.170    dropControl/failHole4/i__carry_i_3__7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.703 r  dropControl/failHole4/fall_in2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.703    dropControl/failHole4/fall_in2_inferred__0/i__carry_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.026 r  dropControl/failHole4/fall_in2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.794    19.820    dropControl/failHole4/fall_in2_inferred__0/i__carry__0_n_6
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.306    20.126 r  dropControl/failHole4/fall_in1_carry__4_i_3__3/O
                         net (fo=1, routed)           0.000    20.126    dropControl/failHole4/fall_in1_carry__4_i_3__3_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.659 r  dropControl/failHole4/fall_in1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.659    dropControl/failHole4/fall_in1_carry__4_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.974 f  dropControl/failHole4/fall_in1_carry__5/O[3]
                         net (fo=1, routed)           1.377    22.351    dropControl/failHole4/fall_in1_carry__5_n_4
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.307    22.658 r  dropControl/failHole4/fall_in_i_4__3/O
                         net (fo=1, routed)           0.161    22.819    dropControl/failHole4/fall_in_i_4__3_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.943 r  dropControl/failHole4/fall_in_i_1__3/O
                         net (fo=1, routed)           0.000    22.943    dropControl/failHole4/fall_in_i_1__3_n_0
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole4/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.677    15.099    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole4/fall_in_reg/C
                         clock pessimism              0.267    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.032    15.363    dropControl/failHole4/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                 -7.580    

Slack (VIOLATED) :        -7.551ns  (required time - arrival time)
  Source:                 dropControl/failHole2/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 9.752ns (55.712%)  route 7.752ns (44.288%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X71Y44         FDRE                                         r  dropControl/failHole2/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole2/fall_in_reg/Q
                         net (fo=17, routed)          0.922     6.786    dropControl/failHole1/address_fb1_reg
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.124     6.910 r  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.276    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.400 r  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          1.153     8.553    dropControl/winHole/address_fb1_reg_1
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.677 r  dropControl/winHole/address_fb1_reg_i_14/O
                         net (fo=3, routed)           1.015     9.692    dropControl/failHole3/fall_in2__4_0[1]
    SLICE_X74Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.088 r  dropControl/failHole3/fall_in3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.088    dropControl/failHole3/fall_in3_inferred__0/i__carry_n_0
    SLICE_X74Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.205 r  dropControl/failHole3/fall_in3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.205    dropControl/failHole3/fall_in3_inferred__0/i__carry__0_n_0
    SLICE_X74Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.444 r  dropControl/failHole3/fall_in3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.776    11.220    dropControl/failHole3/fall_in3_inferred__0/i__carry__1_n_5
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.433 r  dropControl/failHole3/fall_in2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.435    dropControl/failHole3/fall_in2__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.953 r  dropControl/failHole3/fall_in2__4/P[0]
                         net (fo=2, routed)           0.766    17.719    dropControl/failHole3/fall_in2__4_n_105
    SLICE_X78Y55         LUT2 (Prop_lut2_I0_O)        0.124    17.843 r  dropControl/failHole3/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    17.843    dropControl/failHole3/i__carry_i_3__6_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.376 r  dropControl/failHole3/fall_in2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.376    dropControl/failHole3/fall_in2_inferred__0/i__carry_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.691 r  dropControl/failHole3/fall_in2_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.978    19.669    dropControl/failHole3/fall_in2_inferred__0/i__carry__0_n_4
    SLICE_X71Y57         LUT2 (Prop_lut2_I0_O)        0.307    19.976 r  dropControl/failHole3/fall_in1_carry__4_i_1__2/O
                         net (fo=1, routed)           0.000    19.976    dropControl/failHole3/fall_in1_carry__4_i_1__2_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.377 r  dropControl/failHole3/fall_in1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.377    dropControl/failHole3/fall_in1_carry__4_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.711 f  dropControl/failHole3/fall_in1_carry__5/O[1]
                         net (fo=1, routed)           0.597    21.308    dropControl/failHole3/fall_in1_carry__5_n_6
    SLICE_X70Y59         LUT6 (Prop_lut6_I5_O)        0.303    21.611 f  dropControl/failHole3/fall_in_i_2__2/O
                         net (fo=1, routed)           1.178    22.789    dropControl/failHole3/fall_in_i_2__2_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.913 r  dropControl/failHole3/fall_in_i_1__2/O
                         net (fo=1, routed)           0.000    22.913    dropControl/failHole3/fall_in_i_1__2_n_0
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.677    15.099    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
                         clock pessimism              0.267    15.367    
                         clock uncertainty           -0.035    15.331    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.031    15.362    dropControl/failHole3/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -22.913    
  -------------------------------------------------------------------
                         slack                                 -7.551    

Slack (VIOLATED) :        -7.173ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/fall_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.144ns  (logic 9.729ns (56.750%)  route 7.415ns (43.250%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 r  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.355     7.302    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.426 f  dropControl/failHole1/address_fb12_i_21/O
                         net (fo=50, routed)          0.664     8.090    dropControl/failHole1/game_state_reg[1]
    SLICE_X66Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  dropControl/failHole1/address_fb1_reg_i_12/O
                         net (fo=7, routed)           0.949     9.163    dropControl/failHole1/fall_in_reg_2[1]
    SLICE_X75Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.670 r  dropControl/failHole1/fall_in3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.670    dropControl/failHole1/fall_in3_inferred__0/i__carry__0_n_0
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  dropControl/failHole1/fall_in3_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.013    11.017    dropControl/failHole1/fall_in3_inferred__0/i__carry__1_n_6
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.232 r  dropControl/failHole1/fall_in2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.234    dropControl/failHole1/fall_in2__3_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.752 r  dropControl/failHole1/fall_in2__4/P[1]
                         net (fo=2, routed)           0.993    17.745    dropControl/failHole1/fall_in2__4_n_104
    SLICE_X78Y34         LUT2 (Prop_lut2_I0_O)        0.124    17.869 r  dropControl/failHole1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000    17.869    dropControl/failHole1/i__carry_i_2__2_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.249 r  dropControl/failHole1/fall_in2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.249    dropControl/failHole1/fall_in2_inferred__0/i__carry_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.572 r  dropControl/failHole1/fall_in2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.837    19.410    dropControl/failHole1/fall_in2_inferred__0/i__carry__0_n_6
    SLICE_X71Y35         LUT2 (Prop_lut2_I0_O)        0.306    19.716 r  dropControl/failHole1/fall_in1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    19.716    dropControl/failHole1/fall_in1_carry__4_i_3__0_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.356 f  dropControl/failHole1/fall_in1_carry__4/O[3]
                         net (fo=1, routed)           0.598    20.953    dropControl/failHole1/fall_in1_carry__4_n_4
    SLICE_X70Y37         LUT4 (Prop_lut4_I1_O)        0.306    21.259 r  dropControl/failHole1/fall_in_i_7__0/O
                         net (fo=1, routed)           0.621    21.880    dropControl/failHole1/fall_in_i_7__0_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I4_O)        0.124    22.004 r  dropControl/failHole1/fall_in_i_4__0/O
                         net (fo=1, routed)           0.424    22.428    dropControl/failHole1/fall_in_i_4__0_n_0
    SLICE_X67Y43         LUT6 (Prop_lut6_I2_O)        0.124    22.552 r  dropControl/failHole1/fall_in_i_1__0/O
                         net (fo=1, routed)           0.000    22.552    dropControl/failHole1/fall_in_i_1__0_n_0
    SLICE_X67Y43         FDRE                                         r  dropControl/failHole1/fall_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.677    15.099    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X67Y43         FDRE                                         r  dropControl/failHole1/fall_in_reg/C
                         clock pessimism              0.284    15.384    
                         clock uncertainty           -0.035    15.348    
    SLICE_X67Y43         FDRE (Setup_fdre_C_D)        0.031    15.379    dropControl/failHole1/fall_in_reg
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                         -22.552    
  -------------------------------------------------------------------
                         slack                                 -7.173    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 6.224ns (59.272%)  route 4.277ns (40.728%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 f  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.313    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.437 f  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          0.824     8.261    dropControl/winHole/address_fb1_reg_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  dropControl/winHole/address_fb12_i_14__0/O
                         net (fo=5, routed)           2.126    10.511    drawScreen/drawLayers/drawBall/A[3]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      5.396    15.907 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    15.909    drawScreen/drawLayers/drawBall/address_fb12_n_153
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.783    15.205    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.195    15.400    
                         clock uncertainty           -0.035    15.365    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.965    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 6.224ns (59.272%)  route 4.277ns (40.728%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 f  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.313    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.437 f  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          0.824     8.261    dropControl/winHole/address_fb1_reg_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  dropControl/winHole/address_fb12_i_14__0/O
                         net (fo=5, routed)           2.126    10.511    drawScreen/drawLayers/drawBall/A[3]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[10])
                                                      5.396    15.907 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[10]
                         net (fo=1, routed)           0.002    15.909    drawScreen/drawLayers/drawBall/address_fb12_n_143
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.783    15.205    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.195    15.400    
                         clock uncertainty           -0.035    15.365    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.965    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 6.224ns (59.272%)  route 4.277ns (40.728%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 f  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.313    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.437 f  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          0.824     8.261    dropControl/winHole/address_fb1_reg_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  dropControl/winHole/address_fb12_i_14__0/O
                         net (fo=5, routed)           2.126    10.511    drawScreen/drawLayers/drawBall/A[3]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[11])
                                                      5.396    15.907 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[11]
                         net (fo=1, routed)           0.002    15.909    drawScreen/drawLayers/drawBall/address_fb12_n_142
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.783    15.205    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.195    15.400    
                         clock uncertainty           -0.035    15.365    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.965    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 dropControl/failHole3/fall_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 6.224ns (59.272%)  route 4.277ns (40.728%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.806     5.409    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  dropControl/failHole3/fall_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  dropControl/failHole3/fall_in_reg/Q
                         net (fo=51, routed)          0.958     6.823    dropControl/failHole1/address_fb12
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.947 f  dropControl/failHole1/address_fb12_i_28/O
                         net (fo=7, routed)           0.366     7.313    dropControl/failHole1/fall_in_reg_4
    SLICE_X65Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.437 f  dropControl/failHole1/address_fb12_i_26/O
                         net (fo=46, routed)          0.824     8.261    dropControl/winHole/address_fb1_reg_1
    SLICE_X61Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.385 r  dropControl/winHole/address_fb12_i_14__0/O
                         net (fo=5, routed)           2.126    10.511    drawScreen/drawLayers/drawBall/A[3]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[12])
                                                      5.396    15.907 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[12]
                         net (fo=1, routed)           0.002    15.909    drawScreen/drawLayers/drawBall/address_fb12_n_141
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.783    15.205    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X0Y18          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.195    15.400    
                         clock uncertainty           -0.035    15.365    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.965    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -1.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 moveTheBall/pos_x/next_pos_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/pos_x/next_pos_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.312ns (81.559%)  route 0.071ns (18.441%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.633     1.553    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  moveTheBall/pos_x/next_pos_reg[22]/Q
                         net (fo=3, routed)           0.070     1.764    moveTheBall/pos_x/next_pos_reg_n_0_[22]
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.881 r  moveTheBall/pos_x/next_pos0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.881    moveTheBall/pos_x/next_pos0_carry__4_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  moveTheBall/pos_x/next_pos0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.935    moveTheBall/pos_x/p_1_in[24]
    SLICE_X48Y50         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.838     2.003    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[24]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.857    moveTheBall/pos_x/next_pos_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 moveTheBall/pos_y/next_pos_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/pos_y/next_pos_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.312ns (79.614%)  route 0.080ns (20.386%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.631     1.551    moveTheBall/pos_y/CLK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  moveTheBall/pos_y/next_pos_reg[22]/Q
                         net (fo=3, routed)           0.079     1.771    moveTheBall/pos_y/next_pos_reg_n_0_[22]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.888 r  moveTheBall/pos_y/next_pos0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.889    moveTheBall/pos_y/next_pos0_carry__4_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  moveTheBall/pos_y/next_pos0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.943    moveTheBall/pos_y/next_pos0_carry__5_n_7
    SLICE_X53Y50         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.835     2.000    moveTheBall/pos_y/CLK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[24]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    moveTheBall/pos_y/next_pos_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 moveTheBall/pos_x/next_pos_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/pos_x/next_pos_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.323ns (82.074%)  route 0.071ns (17.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.633     1.553    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  moveTheBall/pos_x/next_pos_reg[22]/Q
                         net (fo=3, routed)           0.070     1.764    moveTheBall/pos_x/next_pos_reg_n_0_[22]
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.881 r  moveTheBall/pos_x/next_pos0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.881    moveTheBall/pos_x/next_pos0_carry__4_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  moveTheBall/pos_x/next_pos0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.946    moveTheBall/pos_x/p_1_in[26]
    SLICE_X48Y50         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.838     2.003    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[26]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.857    moveTheBall/pos_x/next_pos_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 drawScreen/datain_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.370%)  route 0.308ns (68.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.628     1.548    drawScreen/CLK_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  drawScreen/datain_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.689 r  drawScreen/datain_b_reg[2]/Q
                         net (fo=2, routed)           0.308     1.997    drawScreen/vram_b/memory_array_reg_0_5_0[2]
    RAMB36_X0Y3          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.949     2.114    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_0_2/CLKARDCLK
                         clock pessimism             -0.504     1.610    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.906    drawScreen/vram_b/memory_array_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.631     1.551    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  drawScreen/address_b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.715 r  drawScreen/address_b_reg[13]/Q
                         net (fo=12, routed)          0.169     1.884    drawScreen/vram_b/Q[13]
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.943     2.108    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_2/CLKARDCLK
                         clock pessimism             -0.504     1.604    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.787    drawScreen/vram_b/memory_array_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.944%)  route 0.171ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.629     1.549    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  drawScreen/address_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  drawScreen/address_b_reg[3]/Q
                         net (fo=12, routed)          0.171     1.884    drawScreen/vram_b/Q[3]
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.943     2.108    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_2/CLKARDCLK
                         clock pessimism             -0.504     1.604    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.787    drawScreen/vram_b/memory_array_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.150%)  route 0.170ns (50.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.631     1.551    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  drawScreen/address_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.715 r  drawScreen/address_b_reg[7]/Q
                         net (fo=12, routed)          0.170     1.885    drawScreen/vram_b/Q[7]
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.943     2.108    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_2/CLKARDCLK
                         clock pessimism             -0.504     1.604    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.787    drawScreen/vram_b/memory_array_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 moveTheBall/pos_y/next_pos_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/pos_y/next_pos_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.323ns (80.170%)  route 0.080ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.631     1.551    moveTheBall/pos_y/CLK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  moveTheBall/pos_y/next_pos_reg[22]/Q
                         net (fo=3, routed)           0.079     1.771    moveTheBall/pos_y/next_pos_reg_n_0_[22]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.888 r  moveTheBall/pos_y/next_pos0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.889    moveTheBall/pos_y/next_pos0_carry__4_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  moveTheBall/pos_y/next_pos0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.954    moveTheBall/pos_y/next_pos0_carry__5_n_5
    SLICE_X53Y50         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.835     2.000    moveTheBall/pos_y/CLK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[26]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    moveTheBall/pos_y/next_pos_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 moveTheBall/pos_x/next_pos_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/pos_x/next_pos_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.525%)  route 0.300ns (56.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.567     1.486    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  moveTheBall/pos_x/next_pos_reg[30]/Q
                         net (fo=3, routed)           0.137     1.764    moveTheBall/pos_x/next_pos_reg_n_0_[30]
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.809 f  moveTheBall/pos_x/next_pos[31]_i_3/O
                         net (fo=5, routed)           0.163     1.972    moveTheBall/pos_x/next_pos[15]
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.017 r  moveTheBall/pos_x/next_pos[12]_i_1/O
                         net (fo=1, routed)           0.000     2.017    moveTheBall/pos_x/next_pos[12]_i_1_n_0
    SLICE_X49Y47         FDSE                                         r  moveTheBall/pos_x/next_pos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.908     2.073    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X49Y47         FDSE                                         r  moveTheBall/pos_x/next_pos_reg[12]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y47         FDSE (Hold_fdse_C_D)         0.092     1.914    moveTheBall/pos_x/next_pos_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 moveTheBall/pos_x/next_pos_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/pos_x/next_pos_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.388%)  route 0.301ns (56.612%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.567     1.486    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  moveTheBall/pos_x/next_pos_reg[30]/Q
                         net (fo=3, routed)           0.137     1.764    moveTheBall/pos_x/next_pos_reg_n_0_[30]
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  moveTheBall/pos_x/next_pos[31]_i_3/O
                         net (fo=5, routed)           0.165     1.974    moveTheBall/pos_x/next_pos[15]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.019 r  moveTheBall/pos_x/next_pos[13]_i_1/O
                         net (fo=1, routed)           0.000     2.019    moveTheBall/pos_x/next_pos[13]_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.908     2.073    moveTheBall/pos_x/CLK_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  moveTheBall/pos_x/next_pos_reg[13]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     1.913    moveTheBall/pos_x/next_pos_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30  drawScreen/drawLayers/drawWinhole/address_fb2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30  drawScreen/drawLayers/drawWinhole/address_fb2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/display/v_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y21   drawScreen/display/v_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y21   drawScreen/display/v_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y21   drawScreen/display/v_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/display/v_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/display/v_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/display/v_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/display/v_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40  drawScreen/drawLayers/drawBall/address_fb2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y41  drawScreen/drawLayers/drawBall/address_fb2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y41  drawScreen/drawLayers/drawBall/address_fb2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   drawScreen/drawLayers/drawBall/address_fb2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40  drawScreen/drawLayers/drawBall/address_fb2_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y41  drawScreen/drawLayers/drawBall/address_fb2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40   drawScreen/drawLayers/drawBall/address_fb2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y42  drawScreen/drawLayers/drawBall/address_fb2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y41  drawScreen/drawLayers/drawBall/address_fb2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y42  drawScreen/drawLayers/drawBall/address_fb2_reg[5]/C



