$date
	Tue Nov 18 18:35:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module parity64_tb $end
$var wire 1 ! isEven $end
$var reg 64 " input_number [63:0] $end
$scope module P64 $end
$var wire 64 # A [63:0] $end
$var wire 1 ! isEven $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 #
b1010 "
1!
$end
#10
b10000000000000000 "
b10000000000000000 #
#20
0!
b1111111111111111 "
b1111111111111111 #
#30
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
#40
1!
b11111111111111111111111111111110 "
b11111111111111111111111111111110 #
#50
