// Seed: 2134181511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wor id_2;
  inout wire id_1;
  assign id_2 = -1;
  wire id_11;
  ;
  wire  id_12;
  logic id_13;
endmodule
module module_1 #(
    parameter id_22 = 32'd5,
    parameter id_4  = 32'd28,
    parameter id_8  = 32'd27
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output tri1 id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire _id_8;
  output wire id_7;
  output uwire id_6;
  input logic [7:0] id_5;
  input wire _id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  wire id_16;
  supply0 [-1 'h0 : -1] id_17;
  parameter id_18 = 1;
  assign id_6 = id_11;
  logic id_19;
  ;
  localparam id_20 = id_18, id_21 = -1, id_22 = id_20, id_23 = -1, id_24 = -1;
  wire [1 : -1] id_25;
  localparam id_26 = -1;
  logic id_27;
  ;
  if (1) logic id_28[-1 : -1];
  else begin : LABEL_0
    wire id_29, id_30, id_31, id_32, id_33;
  end
  assign id_13 = id_21;
  assign id_9  = id_20[1 : 1];
  logic id_34 = -1;
  task id_35;
    logic id_36;
    ;
  endtask
  logic [id_8 : id_22] id_37;
  ;
  wire id_38;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_19,
      id_27,
      id_38,
      id_16,
      id_25,
      id_1,
      id_11,
      id_3,
      id_37,
      id_1
  );
  assign #id_39 id_17 = 1 | id_2[1];
  assign id_6 = 1;
endmodule
