# Sobel-Filter-in-VHDL

The project includes performing the Sobel edge detection algorithm from scratch. After the design of a state machine, the corresponding VHDL program is implemented and simulated in ISE. 
