Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 30 03:37:24 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/project_2/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
la_data_out[0]
la_data_out[10]
la_data_out[11]
la_data_out[12]
la_data_out[13]
la_data_out[14]
la_data_out[15]
la_data_out[16]
la_data_out[17]
la_data_out[18]
la_data_out[19]
la_data_out[1]
la_data_out[20]
la_data_out[21]
la_data_out[22]
la_data_out[23]
la_data_out[24]
la_data_out[25]
la_data_out[26]
la_data_out[27]
la_data_out[28]
la_data_out[29]
la_data_out[2]
la_data_out[30]
la_data_out[31]
la_data_out[3]
la_data_out[4]
la_data_out[5]
la_data_out[6]
la_data_out[7]
la_data_out[8]
la_data_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.840        0.000                      0                  172        0.207        0.000                      0                  172        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            5.840        0.000                      0                  172        0.207        0.000                      0                  172        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 wbs_sel_i[2]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.344ns (32.328%)  route 2.813ns (67.672%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  wbs_sel_i[2] (IN)
                         net (fo=0)                   0.000     3.000    wbs_sel_i[2]
                                                                      f  wbs_sel_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 f  wbs_sel_i_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     4.771    wbs_sel_i_IBUF[2]
                                                                      f  count[0]_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.895 r  count[0]_i_11/O
                         net (fo=1, unplaced)         1.111     6.006    count[0]_i_11_n_0
                                                                      r  count[0]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.130 r  count[0]_i_4/O
                         net (fo=1, unplaced)         0.902     7.032    count[0]_i_4_n_0
                                                                      r  count[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     7.156 r  count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.156    count[0]
                         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.000    12.988    
                         clock uncertainty           -0.035    12.952    
                         FDRE (Setup_fdre_C_D)        0.044    12.996    count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 2.372ns (59.211%)  route 1.634ns (40.789%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.013 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    count_reg[24]_i_2_n_0
                                                                      r  count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.461 r  count_reg[28]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     7.079    data1[28]
                                                                      r  count[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     7.386 r  count[28]_i_1/O
                         net (fo=1, unplaced)         0.000     7.386    count[28]
                         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 2.255ns (57.984%)  route 1.634ns (42.016%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.013 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.344 r  count_reg[24]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.962    data1[24]
                                                                      r  count[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     7.269 r  count[24]_i_1/O
                         net (fo=1, unplaced)         0.000     7.269    count[24]
                         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.408ns (62.126%)  route 1.468ns (37.874%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.013 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    count_reg[24]_i_2_n_0
                                                                      r  count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.247 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.247    count_reg[28]_i_2_n_0
                                                                      r  count_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.503 r  count_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     6.955    data1[31]
                                                                      r  count[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     7.256 r  count[31]_i_1/O
                         net (fo=1, unplaced)         0.000     7.256    count[31]
                         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[31]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.706ns (44.473%)  route 2.130ns (55.527%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.801 r  count_reg[8]_i_2/O[2]
                         net (fo=1, unplaced)         1.114     6.915    data1[7]
                                                                      r  count[7]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     7.216 r  count[7]_i_1/O
                         net (fo=1, unplaced)         0.000     7.216    count[7]
                         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 2.494ns (65.254%)  route 1.328ns (34.746%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.013 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    count_reg[24]_i_2_n_0
                                                                      r  count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.247 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.247    count_reg[28]_i_2_n_0
                                                                      r  count_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.584 r  count_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     6.896    data1[30]
                                                                      r  count[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.202 r  count[30]_i_1/O
                         net (fo=1, unplaced)         0.000     7.202    count[30]
                         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[30]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.792ns (47.096%)  route 2.013ns (52.904%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.882 r  count_reg[8]_i_2/O[1]
                         net (fo=1, unplaced)         0.997     6.879    data1[6]
                                                                      r  count[6]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.185 r  count[6]_i_1/O
                         net (fo=1, unplaced)         0.000     7.185    count[6]
                         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 2.138ns (56.681%)  route 1.634ns (43.319%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.227 r  count_reg[20]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.845    data1[20]
                                                                      r  count[20]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     7.152 r  count[20]_i_1/O
                         net (fo=1, unplaced)         0.000     7.152    count[20]
                         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 2.291ns (60.947%)  route 1.468ns (39.053%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.013 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    count_reg[24]_i_2_n_0
                                                                      r  count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.386 r  count_reg[28]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     6.838    data1[27]
                                                                      r  count[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     7.139 r  count[27]_i_1/O
                         net (fo=1, unplaced)         0.000     7.139    count[27]
                         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[27]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 2.377ns (64.157%)  route 1.328ns (35.843%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 12.988 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    clk_BUFG
                         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  count_reg[4]/Q
                         net (fo=4, unplaced)         1.007     4.865    io_out_OBUF[4]
                                                                      r  count_reg[4]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.536 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.545    count_reg[4]_i_2_n_0
                                                                      r  count_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.662 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.662    count_reg[8]_i_2_n_0
                                                                      r  count_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.779 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.779    count_reg[12]_i_2_n_0
                                                                      r  count_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.896 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.896    count_reg[16]_i_2_n_0
                                                                      r  count_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.013 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    count_reg[20]_i_2_n_0
                                                                      r  count_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    count_reg[24]_i_2_n_0
                                                                      r  count_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.467 r  count_reg[28]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     6.779    data1[26]
                                                                      r  count[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.085 r  count[26]_i_1/O
                         net (fo=1, unplaced)         0.000     7.085    count[26]
                         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    11.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.549 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.439    12.988    clk_BUFG
                         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.248    13.235    
                         clock uncertainty           -0.035    13.200    
                         FDRE (Setup_fdre_C_D)        0.044    13.244    count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  6.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.206     1.412    delayed_count_reg_n_0_[0]
                                                                      f  delayed_count[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.510 r  delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.510    delayed_count[0]
                         FDRE                                         r  delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  delayed_count_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.245ns (41.362%)  route 0.347ns (58.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  ready_reg/Q
                         net (fo=3, unplaced)         0.347     1.554    wbs_ack_o_OBUF
                                                                      f  ready_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.652 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.652    ready1_out
                         FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  ready_reg/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    ready_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.245ns (36.828%)  route 0.420ns (63.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  count_reg[0]/Q
                         net (fo=6, unplaced)         0.420     1.627    io_out_OBUF[0]
                                                                      f  count[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.725 r  count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.725    count[0]
                         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[10]
                         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[11]
                         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[12]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[12]
                         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[13]
                         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[14]
                         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[15]
                         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.290ns (41.074%)  route 0.416ns (58.926%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.210     1.417    io_out_OBUF[15]
                                                                      r  count[31]_i_6/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.515 r  count[31]_i_6/O
                         net (fo=31, unplaced)        0.206     1.721    count[31]_i_6_n_0
                                                                      r  count[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  count[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.766    count[16]
                         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.259     1.443    clk_BUFG
                         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     4.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.800     5.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.330 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.330    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     3.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     3.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     3.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=86, unplaced)        0.337     3.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     5.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.584     3.380    user_bram/CLK
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[0]/Q
                         net (fo=6, unplaced)         0.337     1.544    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[10]/Q
                         net (fo=5, unplaced)         0.337     1.544    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[11]/Q
                         net (fo=4, unplaced)         0.337     1.544    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[12]/Q
                         net (fo=4, unplaced)         0.337     1.544    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[13]/Q
                         net (fo=4, unplaced)         0.337     1.544    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[14]/Q
                         net (fo=4, unplaced)         0.337     1.544    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[15]/Q
                         net (fo=5, unplaced)         0.337     1.544    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[16]/Q
                         net (fo=5, unplaced)         0.337     1.544    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[17]/Q
                         net (fo=5, unplaced)         0.337     1.544    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=51, unplaced)        0.114     1.060    clk_BUFG
                         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  count_reg[18]/Q
                         net (fo=4, unplaced)         0.337     1.544    io_out_OBUF[18]
                                                                      r  io_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  io_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.749    io_out[18]
                                                                      r  io_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





