Simulator report for L2_2
Thu Sep 30 12:32:03 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 221 nodes    ;
; Simulation Coverage         ;      51.19 % ;
; Total Number of Transitions ; 19377        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; MAIN.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      51.19 % ;
; Total nodes checked                                 ; 221          ;
; Total output ports checked                          ; 252          ;
; Total output ports with complete 1/0-value coverage ; 129          ;
; Total output ports with no 1/0-value coverage       ; 120          ;
; Total output ports with no 1-value coverage         ; 122          ;
; Total output ports with no 0-value coverage         ; 121          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                                    ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|BLOCK_1_OUT                                                                                                                ; |MAIN|BLOCK_1_OUT                                                                                                                   ; pin_out          ;
; |MAIN|CLK                                                                                                                        ; |MAIN|CLK                                                                                                                           ; out              ;
; |MAIN|BLOCK2_OYT                                                                                                                 ; |MAIN|BLOCK2_OYT                                                                                                                    ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[11]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[11]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[10]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[10]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[9]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[9]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[8]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[8]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[7]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[7]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[6]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[6]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[5]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[5]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[4]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[4]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[3]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[3]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[2]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[2]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[1]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[1]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                 ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                 ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                 ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3              ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3                 ; sumout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2]            ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                          ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1]            ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                          ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0]            ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                          ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                      ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                         ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                      ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                         ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                        ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                     ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                        ; out0             ;
; |MAIN|BLOCK_2:inst1|inst3                                                                                                        ; |MAIN|BLOCK_2:inst1|inst3                                                                                                           ; regout           ;
; |MAIN|BLOCK_2:inst1|inst3~0                                                                                                      ; |MAIN|BLOCK_2:inst1|inst3~0                                                                                                         ; out0             ;
; |MAIN|BLOCK_2:inst1|inst12                                                                                                       ; |MAIN|BLOCK_2:inst1|inst12                                                                                                          ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst3                                                                                               ; |MAIN|BLOCK_2:inst1|BL1:inst|inst3                                                                                                  ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst3~0                                                                                             ; |MAIN|BLOCK_2:inst1|BL1:inst|inst3~0                                                                                                ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst27                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst27                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst20                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst20                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst21                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst21                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[1]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[0]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst3                                                                                             ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst3                                                                                                ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst3~0                                                                                           ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst3~0                                                                                              ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst27                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst27                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst20                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst20                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst22                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst22                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst21                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst21                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[1] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[0] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]               ; regout           ;
; |MAIN|BLOCK_1:inst|inst3                                                                                                         ; |MAIN|BLOCK_1:inst|inst3                                                                                                            ; regout           ;
; |MAIN|BLOCK_1:inst|inst3~0                                                                                                       ; |MAIN|BLOCK_1:inst|inst3~0                                                                                                          ; out0             ;
; |MAIN|BLOCK_1:inst|inst12                                                                                                        ; |MAIN|BLOCK_1:inst|inst12                                                                                                           ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst3                                                                                                ; |MAIN|BLOCK_1:inst|BL1:inst|inst3                                                                                                   ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst3~0                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst|inst3~0                                                                                                 ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst27                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst27                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst20                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst20                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst21                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst21                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[1]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[0]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst3                                                                                              ; |MAIN|BLOCK_1:inst|BL1:inst20|inst3                                                                                                 ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst3~0                                                                                            ; |MAIN|BLOCK_1:inst|BL1:inst20|inst3~0                                                                                               ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst27                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst27                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst20                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst20                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst22                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst22                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst21                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst21                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[1]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[0]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]                ; regout           ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                                    ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|M_INP[7]                                                                                                                   ; |MAIN|M_INP[7]                                                                                                                      ; out              ;
; |MAIN|M_INP[6]                                                                                                                   ; |MAIN|M_INP[6]                                                                                                                      ; out              ;
; |MAIN|M_INP[5]                                                                                                                   ; |MAIN|M_INP[5]                                                                                                                      ; out              ;
; |MAIN|M_INP[4]                                                                                                                   ; |MAIN|M_INP[4]                                                                                                                      ; out              ;
; |MAIN|M_INP[3]                                                                                                                   ; |MAIN|M_INP[3]                                                                                                                      ; out              ;
; |MAIN|M_INP[2]                                                                                                                   ; |MAIN|M_INP[2]                                                                                                                      ; out              ;
; |MAIN|M_INP[1]                                                                                                                   ; |MAIN|M_INP[1]                                                                                                                      ; out              ;
; |MAIN|M_INP[0]                                                                                                                   ; |MAIN|M_INP[0]                                                                                                                      ; out              ;
; |MAIN|N_INP[7]                                                                                                                   ; |MAIN|N_INP[7]                                                                                                                      ; out              ;
; |MAIN|N_INP[6]                                                                                                                   ; |MAIN|N_INP[6]                                                                                                                      ; out              ;
; |MAIN|N_INP[5]                                                                                                                   ; |MAIN|N_INP[5]                                                                                                                      ; out              ;
; |MAIN|N_INP[4]                                                                                                                   ; |MAIN|N_INP[4]                                                                                                                      ; out              ;
; |MAIN|N_INP[3]                                                                                                                   ; |MAIN|N_INP[3]                                                                                                                      ; out              ;
; |MAIN|N_INP[2]                                                                                                                   ; |MAIN|N_INP[2]                                                                                                                      ; out              ;
; |MAIN|N_INP[1]                                                                                                                   ; |MAIN|N_INP[1]                                                                                                                      ; out              ;
; |MAIN|N_INP[0]                                                                                                                   ; |MAIN|N_INP[0]                                                                                                                      ; out              ;
; |MAIN|DM[7]                                                                                                                      ; |MAIN|DM[7]                                                                                                                         ; out              ;
; |MAIN|DM[6]                                                                                                                      ; |MAIN|DM[6]                                                                                                                         ; out              ;
; |MAIN|DM[5]                                                                                                                      ; |MAIN|DM[5]                                                                                                                         ; out              ;
; |MAIN|DM[4]                                                                                                                      ; |MAIN|DM[4]                                                                                                                         ; out              ;
; |MAIN|DM[3]                                                                                                                      ; |MAIN|DM[3]                                                                                                                         ; out              ;
; |MAIN|DM[2]                                                                                                                      ; |MAIN|DM[2]                                                                                                                         ; out              ;
; |MAIN|DM[1]                                                                                                                      ; |MAIN|DM[1]                                                                                                                         ; out              ;
; |MAIN|DM[0]                                                                                                                      ; |MAIN|DM[0]                                                                                                                         ; out              ;
; |MAIN|DN[7]                                                                                                                      ; |MAIN|DN[7]                                                                                                                         ; out              ;
; |MAIN|DN[6]                                                                                                                      ; |MAIN|DN[6]                                                                                                                         ; out              ;
; |MAIN|DN[5]                                                                                                                      ; |MAIN|DN[5]                                                                                                                         ; out              ;
; |MAIN|DN[4]                                                                                                                      ; |MAIN|DN[4]                                                                                                                         ; out              ;
; |MAIN|DN[3]                                                                                                                      ; |MAIN|DN[3]                                                                                                                         ; out              ;
; |MAIN|DN[2]                                                                                                                      ; |MAIN|DN[2]                                                                                                                         ; out              ;
; |MAIN|DN[1]                                                                                                                      ; |MAIN|DN[1]                                                                                                                         ; out              ;
; |MAIN|DN[0]                                                                                                                      ; |MAIN|DN[0]                                                                                                                         ; out              ;
; |MAIN|BLOCK3_OUT_DCa[15]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[15]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[14]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[14]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[13]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[13]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[12]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[12]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[0]                                                                                                          ; |MAIN|BLOCK3_OUT_DCa[0]                                                                                                             ; pin_out          ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                      ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                         ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst22                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst22                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst23                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst23                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst26                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst26                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst25                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst25                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst19                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst19                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst24                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst24                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst23                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst23                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst26                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst26                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst25                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst25                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst19                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst19                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst24                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst24                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                ; regout           ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                                    ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MAIN|M_INP[7]                                                                                                                   ; |MAIN|M_INP[7]                                                                                                                      ; out              ;
; |MAIN|M_INP[6]                                                                                                                   ; |MAIN|M_INP[6]                                                                                                                      ; out              ;
; |MAIN|M_INP[5]                                                                                                                   ; |MAIN|M_INP[5]                                                                                                                      ; out              ;
; |MAIN|M_INP[4]                                                                                                                   ; |MAIN|M_INP[4]                                                                                                                      ; out              ;
; |MAIN|M_INP[3]                                                                                                                   ; |MAIN|M_INP[3]                                                                                                                      ; out              ;
; |MAIN|M_INP[2]                                                                                                                   ; |MAIN|M_INP[2]                                                                                                                      ; out              ;
; |MAIN|M_INP[1]                                                                                                                   ; |MAIN|M_INP[1]                                                                                                                      ; out              ;
; |MAIN|M_INP[0]                                                                                                                   ; |MAIN|M_INP[0]                                                                                                                      ; out              ;
; |MAIN|N_INP[7]                                                                                                                   ; |MAIN|N_INP[7]                                                                                                                      ; out              ;
; |MAIN|N_INP[6]                                                                                                                   ; |MAIN|N_INP[6]                                                                                                                      ; out              ;
; |MAIN|N_INP[5]                                                                                                                   ; |MAIN|N_INP[5]                                                                                                                      ; out              ;
; |MAIN|N_INP[4]                                                                                                                   ; |MAIN|N_INP[4]                                                                                                                      ; out              ;
; |MAIN|N_INP[3]                                                                                                                   ; |MAIN|N_INP[3]                                                                                                                      ; out              ;
; |MAIN|N_INP[2]                                                                                                                   ; |MAIN|N_INP[2]                                                                                                                      ; out              ;
; |MAIN|N_INP[1]                                                                                                                   ; |MAIN|N_INP[1]                                                                                                                      ; out              ;
; |MAIN|N_INP[0]                                                                                                                   ; |MAIN|N_INP[0]                                                                                                                      ; out              ;
; |MAIN|DM[7]                                                                                                                      ; |MAIN|DM[7]                                                                                                                         ; out              ;
; |MAIN|DM[6]                                                                                                                      ; |MAIN|DM[6]                                                                                                                         ; out              ;
; |MAIN|DM[5]                                                                                                                      ; |MAIN|DM[5]                                                                                                                         ; out              ;
; |MAIN|DM[4]                                                                                                                      ; |MAIN|DM[4]                                                                                                                         ; out              ;
; |MAIN|DM[3]                                                                                                                      ; |MAIN|DM[3]                                                                                                                         ; out              ;
; |MAIN|DM[2]                                                                                                                      ; |MAIN|DM[2]                                                                                                                         ; out              ;
; |MAIN|DM[1]                                                                                                                      ; |MAIN|DM[1]                                                                                                                         ; out              ;
; |MAIN|DM[0]                                                                                                                      ; |MAIN|DM[0]                                                                                                                         ; out              ;
; |MAIN|DN[7]                                                                                                                      ; |MAIN|DN[7]                                                                                                                         ; out              ;
; |MAIN|DN[6]                                                                                                                      ; |MAIN|DN[6]                                                                                                                         ; out              ;
; |MAIN|DN[5]                                                                                                                      ; |MAIN|DN[5]                                                                                                                         ; out              ;
; |MAIN|DN[4]                                                                                                                      ; |MAIN|DN[4]                                                                                                                         ; out              ;
; |MAIN|DN[3]                                                                                                                      ; |MAIN|DN[3]                                                                                                                         ; out              ;
; |MAIN|DN[2]                                                                                                                      ; |MAIN|DN[2]                                                                                                                         ; out              ;
; |MAIN|DN[1]                                                                                                                      ; |MAIN|DN[1]                                                                                                                         ; out              ;
; |MAIN|DN[0]                                                                                                                      ; |MAIN|DN[0]                                                                                                                         ; out              ;
; |MAIN|BLOCK3_OUT_DCa[15]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[15]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[14]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[14]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[13]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[13]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK3_OUT_DCa[12]                                                                                                         ; |MAIN|BLOCK3_OUT_DCa[12]                                                                                                            ; pin_out          ;
; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3]            ; |MAIN|BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                          ; regout           ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                       ; out0             ;
; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                    ; |MAIN|BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                       ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst22                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst22                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst23                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst23                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst26                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst26                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst25                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst25                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst19                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst19                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|inst24                                                                                              ; |MAIN|BLOCK_2:inst1|BL1:inst|inst24                                                                                                 ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT   ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7     ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7        ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]   ; |MAIN|BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                 ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst23                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst23                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst26                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst26                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst25                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst25                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst19                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst19                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|inst24                                                                                            ; |MAIN|BLOCK_2:inst1|BL1:inst20|inst24                                                                                               ; out0             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7   ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7      ; sumout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]               ; regout           ;
; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3] ; |MAIN|BLOCK_2:inst1|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]               ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst22                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst23                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst26                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst25                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst19                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                               ; |MAIN|BLOCK_1:inst|BL1:inst|inst24                                                                                                  ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita2~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT    ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7      ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7         ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[2]    ; |MAIN|BLOCK_1:inst|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                  ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst23                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst26                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst25                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst19                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                             ; |MAIN|BLOCK_1:inst|BL1:inst20|inst24                                                                                                ; out0             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7    ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita7       ; sumout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[7]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[6]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[5]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[4]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                ; regout           ;
; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_reg_bit1a[3]  ; |MAIN|BLOCK_1:inst|BL1:inst20|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                ; regout           ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 30 12:32:03 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off L2_2 -c L2_2
Info: Using vector source file "D:/Labs/5_sem/Sifo/L2_2/MAIN.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of MAIN.vwf called L2_2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 7.0 ns on register "|MAIN|BLOCK_1:inst|inst3"
Warning: Found clock-sensitive change during active clock edge at time 60.0 ns on register "|MAIN|BLOCK_2:inst1|inst3"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      51.19 %
Info: Number of transitions in simulation is 19377
Info: Vector file MAIN.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Thu Sep 30 12:32:03 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


