- status: 0 - openlane design prep
  runtime_s: 1.32
  runtime_ts: 0h0m1s318ms
- status: 1 - synthesis - yosys
  runtime_s: 0.74
  runtime_ts: 0h0m0s739ms
- status: 2 - sta - openroad
  runtime_s: 0.2
  runtime_ts: 0h0m0s197ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s499ms
- status: 4 - ioplace - openroad
  runtime_s: 0.28
  runtime_ts: 0h0m0s284ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.28
  runtime_ts: 0h0m0s280ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.28
  runtime_ts: 0h0m0s277ms
- status: 7 - global placement - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s419ms
- status: 8 - sta - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s227ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s741ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.28
  runtime_ts: 0h0m0s282ms
- status: 11 - sta - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s227ms
- status: 12 - cts - openroad
  runtime_s: 13.44
  runtime_ts: 0h0m13s435ms
- status: 13 - sta - openroad
  runtime_s: 0.24
  runtime_ts: 0h0m0s244ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 0.66
  runtime_ts: 0h0m0s662ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 0.75
  runtime_ts: 0h0m0s746ms
- status: 16 - sta - openroad
  runtime_s: 0.25
  runtime_ts: 0h0m0s247ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 0.67
  runtime_ts: 0h0m0s673ms
- status: 18 - sta - openroad
  runtime_s: 0.24
  runtime_ts: 0h0m0s245ms
- status: 20 - write verilog - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s231ms
- status: 21 - sta - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s230ms
- status: 21 - global routing - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s230ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.33
  runtime_ts: 0h0m0s327ms
- status: 23 - detailed_routing - openroad
  runtime_s: 5.13
  runtime_ts: 0h0m5s131ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.17
  runtime_ts: 0h0m0s167ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.27
  runtime_ts: 0h0m0s267ms
- status: 26 - sta - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s586ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.27
  runtime_ts: 0h0m0s265ms
- status: 28 - sta - openroad
  runtime_s: 0.6
  runtime_ts: 0h0m0s602ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.26
  runtime_ts: 0h0m0s262ms
- status: 30 - sta - openroad
  runtime_s: 0.6
  runtime_ts: 0h0m0s597ms
- status: 31 - sta - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s227ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.25
  runtime_ts: 0h0m0s246ms
- status: 33 - gdsii - magic
  runtime_s: 0.45
  runtime_ts: 0h0m0s451ms
- status: 33 - lef - magic
  runtime_s: 0.34
  runtime_ts: 0h0m0s336ms
- status: 34 - gdsii - klayout
  runtime_s: 0.21
  runtime_ts: 0h0m0s206ms
- status: 35 - xor - klayout
  runtime_s: 0.24
  runtime_ts: 0h0m0s245ms
- status: 36 - spice extraction - magic
  runtime_s: 0.4
  runtime_ts: 0h0m0s401ms
- status: 38 - write verilog - openroad
  runtime_s: 0.26
  runtime_ts: 0h0m0s261ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.31
  runtime_ts: 0h0m0s309ms
- status: 39 - lvs - netgen
  runtime_s: 0.09
  runtime_ts: 0h0m0s91ms
- status: 40 - drc - magic
  runtime_s: 0.64
  runtime_ts: 0h0m0s635ms
- status: 41 - antenna check - openroad
  runtime_s: 0.28
  runtime_ts: 0h0m0s280ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.1
  runtime_ts: 0h0m0s103ms
---
- status: routed
  runtime_s: 29.0
  runtime_ts: 0h0m29s0ms
- status: flow completed
  runtime_s: 36.0
  runtime_ts: 0h0m36s0ms
