<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSubtarget.h source code [llvm/llvm/lib/Target/Mips/MipsSubtarget.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsSubtarget "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSubtarget.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSubtarget.h.html'>MipsSubtarget.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsSubtarget.h - Define Subtarget for the Mips ---------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file declares the Mips specific subclass of TargetSubtargetInfo.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSSUBTARGET_H">LLVM_LIB_TARGET_MIPS_MIPSSUBTARGET_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPSSUBTARGET_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSSUBTARGET_H">LLVM_LIB_TARGET_MIPS_MIPSSUBTARGET_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/MipsABIInfo.h.html">"MCTargetDesc/MipsABIInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsFrameLowering.h.html">"MipsFrameLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MipsISelLowering.h.html">"MipsISelLowering.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MipsSelectionDAGInfo.h.html">"MipsSelectionDAGInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html">"llvm/CodeGen/SelectionDAGTargetInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html">"llvm/CodeGen/GlobalISel/CallLowering.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_HEADER" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</dfn></u></td></tr>
<tr><th id="33">33</th><td><u>#include <span class='error' title="&apos;MipsGenSubtargetInfo.inc&apos; file not found">"MipsGenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine" id="llvm::MipsTargetMachine">MipsTargetMachine</a>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="type def" id="llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</dfn> : <b>public</b> MipsGenSubtargetInfo {</td></tr>
<tr><th id="41">41</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm13MipsSubtarget6anchorEv" title='llvm::MipsSubtarget::anchor' data-ref="_ZN4llvm13MipsSubtarget6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MipsSubtarget::MipsArchEnum" title='llvm::MipsSubtarget::MipsArchEnum' data-ref="llvm::MipsSubtarget::MipsArchEnum">MipsArchEnum</dfn> {</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::MipsDefault" title='llvm::MipsSubtarget::MipsArchEnum::MipsDefault' data-ref="llvm::MipsSubtarget::MipsArchEnum::MipsDefault">MipsDefault</dfn>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips1" title='llvm::MipsSubtarget::MipsArchEnum::Mips1' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips1">Mips1</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips2" title='llvm::MipsSubtarget::MipsArchEnum::Mips2' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips2">Mips2</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips32" title='llvm::MipsSubtarget::MipsArchEnum::Mips32' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32">Mips32</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips32r2" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r2' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r2">Mips32r2</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips32r3" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r3' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r3">Mips32r3</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips32r5" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r5' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r5">Mips32r5</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips32r6" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r6' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r6">Mips32r6</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips32Max" title='llvm::MipsSubtarget::MipsArchEnum::Mips32Max' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32Max">Mips32Max</dfn>,</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips3" title='llvm::MipsSubtarget::MipsArchEnum::Mips3' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips3">Mips3</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips4" title='llvm::MipsSubtarget::MipsArchEnum::Mips4' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips4">Mips4</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips5" title='llvm::MipsSubtarget::MipsArchEnum::Mips5' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips5">Mips5</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips64" title='llvm::MipsSubtarget::MipsArchEnum::Mips64' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64">Mips64</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips64r2" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r2' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r2">Mips64r2</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips64r3" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r3' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r3">Mips64r3</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips64r5" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r5' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r5">Mips64r5</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::MipsArchEnum::Mips64r6" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r6' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r6">Mips64r6</dfn></td></tr>
<tr><th id="47">47</th><td>  };</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::MipsSubtarget::CPU" title='llvm::MipsSubtarget::CPU' data-ref="llvm::MipsSubtarget::CPU">CPU</dfn> { <dfn class="enum" id="llvm::MipsSubtarget::CPU::P5600" title='llvm::MipsSubtarget::CPU::P5600' data-ref="llvm::MipsSubtarget::CPU::P5600">P5600</dfn> };</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i>// Used to avoid printing dsp warnings multiple times.</i></td></tr>
<tr><th id="52">52</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::DspWarningPrinted" title='llvm::MipsSubtarget::DspWarningPrinted' data-ref="llvm::MipsSubtarget::DspWarningPrinted">DspWarningPrinted</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// Used to avoid printing msa warnings multiple times.</i></td></tr>
<tr><th id="55">55</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::MSAWarningPrinted" title='llvm::MipsSubtarget::MSAWarningPrinted' data-ref="llvm::MipsSubtarget::MSAWarningPrinted">MSAWarningPrinted</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i>// Used to avoid printing crc warnings multiple times.</i></td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::CRCWarningPrinted" title='llvm::MipsSubtarget::CRCWarningPrinted' data-ref="llvm::MipsSubtarget::CRCWarningPrinted">CRCWarningPrinted</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i>// Used to avoid printing ginv warnings multiple times.</i></td></tr>
<tr><th id="61">61</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::GINVWarningPrinted" title='llvm::MipsSubtarget::GINVWarningPrinted' data-ref="llvm::MipsSubtarget::GINVWarningPrinted">GINVWarningPrinted</dfn>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i>// Used to avoid printing virt warnings multiple times.</i></td></tr>
<tr><th id="64">64</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::VirtWarningPrinted" title='llvm::MipsSubtarget::VirtWarningPrinted' data-ref="llvm::MipsSubtarget::VirtWarningPrinted">VirtWarningPrinted</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i>// Mips architecture version</i></td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="#llvm::MipsSubtarget::MipsArchEnum" title='llvm::MipsSubtarget::MipsArchEnum' data-ref="llvm::MipsSubtarget::MipsArchEnum">MipsArchEnum</a> <dfn class="decl" id="llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// Processor implementation (unused but required to exist by</i></td></tr>
<tr><th id="70">70</th><td><i>  // tablegen-erated code).</i></td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="#llvm::MipsSubtarget::CPU" title='llvm::MipsSubtarget::CPU' data-ref="llvm::MipsSubtarget::CPU">CPU</a> <dfn class="decl" id="llvm::MipsSubtarget::ProcImpl" title='llvm::MipsSubtarget::ProcImpl' data-ref="llvm::MipsSubtarget::ProcImpl">ProcImpl</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// IsLittle - The target is Little Endian</i></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsLittle" title='llvm::MipsSubtarget::IsLittle' data-ref="llvm::MipsSubtarget::IsLittle">IsLittle</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// IsSoftFloat - The target does not support any floating point instructions.</i></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsSoftFloat" title='llvm::MipsSubtarget::IsSoftFloat' data-ref="llvm::MipsSubtarget::IsSoftFloat">IsSoftFloat</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i>// IsSingleFloat - The target only supports single precision float</i></td></tr>
<tr><th id="80">80</th><td><i>  // point operations. This enable the target to use all 32 32-bit</i></td></tr>
<tr><th id="81">81</th><td><i>  // floating point registers instead of only using even ones.</i></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsSingleFloat" title='llvm::MipsSubtarget::IsSingleFloat' data-ref="llvm::MipsSubtarget::IsSingleFloat">IsSingleFloat</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i>// IsFPXX - MIPS O32 modeless ABI.</i></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsFPXX" title='llvm::MipsSubtarget::IsFPXX' data-ref="llvm::MipsSubtarget::IsFPXX">IsFPXX</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i>// NoABICalls - Disable SVR4-style position-independent code.</i></td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::NoABICalls" title='llvm::MipsSubtarget::NoABICalls' data-ref="llvm::MipsSubtarget::NoABICalls">NoABICalls</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i>// Abs2008 - Use IEEE 754-2008 abs.fmt instruction.</i></td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::Abs2008" title='llvm::MipsSubtarget::Abs2008' data-ref="llvm::MipsSubtarget::Abs2008">Abs2008</dfn>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// IsFP64bit - The target processor has 64-bit floating point registers.</i></td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsFP64bit" title='llvm::MipsSubtarget::IsFP64bit' data-ref="llvm::MipsSubtarget::IsFP64bit">IsFP64bit</dfn>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// Are odd single-precision registers permitted?</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// This corresponds to -modd-spreg and -mno-odd-spreg</i></td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::UseOddSPReg" title='llvm::MipsSubtarget::UseOddSPReg' data-ref="llvm::MipsSubtarget::UseOddSPReg">UseOddSPReg</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i>// IsNan2008 - IEEE 754-2008 NaN encoding.</i></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsNaN2008bit" title='llvm::MipsSubtarget::IsNaN2008bit' data-ref="llvm::MipsSubtarget::IsNaN2008bit">IsNaN2008bit</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i>// IsGP64bit - General-purpose registers are 64 bits wide</i></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsGP64bit" title='llvm::MipsSubtarget::IsGP64bit' data-ref="llvm::MipsSubtarget::IsGP64bit">IsGP64bit</dfn>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// IsPTR64bit - Pointers are 64 bit wide</i></td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsPTR64bit" title='llvm::MipsSubtarget::IsPTR64bit' data-ref="llvm::MipsSubtarget::IsPTR64bit">IsPTR64bit</dfn>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i>// HasVFPU - Processor has a vector floating point unit.</i></td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasVFPU" title='llvm::MipsSubtarget::HasVFPU' data-ref="llvm::MipsSubtarget::HasVFPU">HasVFPU</dfn>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// CPU supports cnMIPS (Cavium Networks Octeon CPU).</i></td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasCnMips" title='llvm::MipsSubtarget::HasCnMips' data-ref="llvm::MipsSubtarget::HasCnMips">HasCnMips</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// isLinux - Target system is Linux. Is false we consider ELFOS for now.</i></td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsLinux" title='llvm::MipsSubtarget::IsLinux' data-ref="llvm::MipsSubtarget::IsLinux">IsLinux</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// UseSmallSection - Small section is used.</i></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::UseSmallSection" title='llvm::MipsSubtarget::UseSmallSection' data-ref="llvm::MipsSubtarget::UseSmallSection">UseSmallSection</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i class="doc">/// Features related to the presence of specific instructions.</i></td></tr>
<tr><th id="122">122</th><td><i class="doc"></i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  // HasMips3_32 - The subset of MIPS-III instructions added to MIPS32</i></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMips3_32" title='llvm::MipsSubtarget::HasMips3_32' data-ref="llvm::MipsSubtarget::HasMips3_32">HasMips3_32</dfn>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// HasMips3_32r2 - The subset of MIPS-III instructions added to MIPS32r2</i></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMips3_32r2" title='llvm::MipsSubtarget::HasMips3_32r2' data-ref="llvm::MipsSubtarget::HasMips3_32r2">HasMips3_32r2</dfn>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i>// HasMips4_32 - Has the subset of MIPS-IV present in MIPS32</i></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMips4_32" title='llvm::MipsSubtarget::HasMips4_32' data-ref="llvm::MipsSubtarget::HasMips4_32">HasMips4_32</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// HasMips4_32r2 - Has the subset of MIPS-IV present in MIPS32r2</i></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMips4_32r2" title='llvm::MipsSubtarget::HasMips4_32r2' data-ref="llvm::MipsSubtarget::HasMips4_32r2">HasMips4_32r2</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// HasMips5_32r2 - Has the subset of MIPS-V present in MIPS32r2</i></td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMips5_32r2" title='llvm::MipsSubtarget::HasMips5_32r2' data-ref="llvm::MipsSubtarget::HasMips5_32r2">HasMips5_32r2</dfn>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i class="doc">/// IsCheri64 - CHERI capabilities are 64 bits.</i></td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsCheri64" title='llvm::MipsSubtarget::IsCheri64' data-ref="llvm::MipsSubtarget::IsCheri64">IsCheri64</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// IsCheri128 - CHERI capabilities are 128 bits.</i></td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsCheri128" title='llvm::MipsSubtarget::IsCheri128' data-ref="llvm::MipsSubtarget::IsCheri128">IsCheri128</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i class="doc">/// IsCheri256 - CHERI capabilities are 256 bits.</i></td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsCheri256" title='llvm::MipsSubtarget::IsCheri256' data-ref="llvm::MipsSubtarget::IsCheri256">IsCheri256</dfn>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i class="doc">/// IsCheri - Supports the CHERI capability extensions</i></td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsCheri" title='llvm::MipsSubtarget::IsCheri' data-ref="llvm::MipsSubtarget::IsCheri">IsCheri</dfn>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i class="doc">/// IsCheri - Supports the BERI MIPS4 extensions</i></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::IsBeri" title='llvm::MipsSubtarget::IsBeri' data-ref="llvm::MipsSubtarget::IsBeri">IsBeri</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::UseCheriExactEquals" title='llvm::MipsSubtarget::UseCheriExactEquals' data-ref="llvm::MipsSubtarget::UseCheriExactEquals">UseCheriExactEquals</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i>// InMips16 -- can process Mips16 instructions</i></td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::InMips16Mode" title='llvm::MipsSubtarget::InMips16Mode' data-ref="llvm::MipsSubtarget::InMips16Mode">InMips16Mode</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// Mips16 hard float</i></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::InMips16HardFloat" title='llvm::MipsSubtarget::InMips16HardFloat' data-ref="llvm::MipsSubtarget::InMips16HardFloat">InMips16HardFloat</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i>// InMicroMips -- can process MicroMips instructions</i></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::InMicroMipsMode" title='llvm::MipsSubtarget::InMicroMipsMode' data-ref="llvm::MipsSubtarget::InMicroMipsMode">InMicroMipsMode</dfn>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// HasDSP, HasDSPR2, HasDSPR3 -- supports DSP ASE.</i></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasDSP" title='llvm::MipsSubtarget::HasDSP' data-ref="llvm::MipsSubtarget::HasDSP">HasDSP</dfn>, <dfn class="decl" id="llvm::MipsSubtarget::HasDSPR2" title='llvm::MipsSubtarget::HasDSPR2' data-ref="llvm::MipsSubtarget::HasDSPR2">HasDSPR2</dfn>, <dfn class="decl" id="llvm::MipsSubtarget::HasDSPR3" title='llvm::MipsSubtarget::HasDSPR3' data-ref="llvm::MipsSubtarget::HasDSPR3">HasDSPR3</dfn>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// Allow mixed Mips16 and Mips32 in one source file</i></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::AllowMixed16_32" title='llvm::MipsSubtarget::AllowMixed16_32' data-ref="llvm::MipsSubtarget::AllowMixed16_32">AllowMixed16_32</dfn>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// Optimize for space by compiling all functions as Mips 16 unless</i></td></tr>
<tr><th id="171">171</th><td><i>  // it needs floating point. Functions needing floating point are</i></td></tr>
<tr><th id="172">172</th><td><i>  // compiled as Mips32</i></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::Os16" title='llvm::MipsSubtarget::Os16' data-ref="llvm::MipsSubtarget::Os16">Os16</dfn>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// HasMSA -- supports MSA ASE.</i></td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMSA" title='llvm::MipsSubtarget::HasMSA' data-ref="llvm::MipsSubtarget::HasMSA">HasMSA</dfn>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>// UseTCCInDIV -- Enables the use of trapping in the assembler.</i></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::UseTCCInDIV" title='llvm::MipsSubtarget::UseTCCInDIV' data-ref="llvm::MipsSubtarget::UseTCCInDIV">UseTCCInDIV</dfn>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i>// Sym32 -- On Mips64 symbols are 32 bits.</i></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasSym32" title='llvm::MipsSubtarget::HasSym32' data-ref="llvm::MipsSubtarget::HasSym32">HasSym32</dfn>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i>// HasEVA -- supports EVA ASE.</i></td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasEVA" title='llvm::MipsSubtarget::HasEVA' data-ref="llvm::MipsSubtarget::HasEVA">HasEVA</dfn>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <i>// nomadd4 - disables generation of 4-operand madd.s, madd.d and</i></td></tr>
<tr><th id="188">188</th><td><i>  // related instructions.</i></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::DisableMadd4" title='llvm::MipsSubtarget::DisableMadd4' data-ref="llvm::MipsSubtarget::DisableMadd4">DisableMadd4</dfn>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// HasMT -- support MT ASE.</i></td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasMT" title='llvm::MipsSubtarget::HasMT' data-ref="llvm::MipsSubtarget::HasMT">HasMT</dfn>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// HasCRC -- supports R6 CRC ASE</i></td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasCRC" title='llvm::MipsSubtarget::HasCRC' data-ref="llvm::MipsSubtarget::HasCRC">HasCRC</dfn>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// HasVirt -- supports Virtualization ASE</i></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasVirt" title='llvm::MipsSubtarget::HasVirt' data-ref="llvm::MipsSubtarget::HasVirt">HasVirt</dfn>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// HasGINV -- supports R6 Global INValidate ASE</i></td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::HasGINV" title='llvm::MipsSubtarget::HasGINV' data-ref="llvm::MipsSubtarget::HasGINV">HasGINV</dfn>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// Use hazard variants of the jump register instructions for indirect</i></td></tr>
<tr><th id="204">204</th><td><i>  // function calls and jump tables.</i></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::UseIndirectJumpsHazard" title='llvm::MipsSubtarget::UseIndirectJumpsHazard' data-ref="llvm::MipsSubtarget::UseIndirectJumpsHazard">UseIndirectJumpsHazard</dfn>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i>// Disable use of the `jal` instruction.</i></td></tr>
<tr><th id="208">208</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsSubtarget::UseLongCalls" title='llvm::MipsSubtarget::UseLongCalls' data-ref="llvm::MipsSubtarget::UseLongCalls">UseLongCalls</dfn> = <b>false</b>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i class="doc">/// The minimum alignment known to hold of the stack frame on</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  /// entry to the function and which must be maintained by every function.</i></td></tr>
<tr><th id="212">212</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MipsSubtarget::stackAlignment" title='llvm::MipsSubtarget::stackAlignment' data-ref="llvm::MipsSubtarget::stackAlignment">stackAlignment</dfn>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i class="doc">/// The overridden stack alignment.</i></td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MipsSubtarget::StackAlignOverride" title='llvm::MipsSubtarget::StackAlignOverride' data-ref="llvm::MipsSubtarget::StackAlignOverride">StackAlignOverride</dfn>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> <dfn class="decl" id="llvm::MipsSubtarget::InstrItins" title='llvm::MipsSubtarget::InstrItins' data-ref="llvm::MipsSubtarget::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// We can override the determination of whether we are in mips16 mode</i></td></tr>
<tr><th id="220">220</th><td><i>  // as from the command line</i></td></tr>
<tr><th id="221">221</th><td>  <b>enum</b> {<dfn class="enum" id="llvm::MipsSubtarget::NoOverride" title='llvm::MipsSubtarget::NoOverride' data-ref="llvm::MipsSubtarget::NoOverride">NoOverride</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::Mips16Override" title='llvm::MipsSubtarget::Mips16Override' data-ref="llvm::MipsSubtarget::Mips16Override">Mips16Override</dfn>, <dfn class="enum" id="llvm::MipsSubtarget::NoMips16Override" title='llvm::MipsSubtarget::NoMips16Override' data-ref="llvm::MipsSubtarget::NoMips16Override">NoMips16Override</dfn>} <dfn class="decl" id="llvm::MipsSubtarget::OverrideMode" title='llvm::MipsSubtarget::OverrideMode' data-ref="llvm::MipsSubtarget::OverrideMode">OverrideMode</dfn>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="decl" id="llvm::MipsSubtarget::TM" title='llvm::MipsSubtarget::TM' data-ref="llvm::MipsSubtarget::TM">TM</dfn>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="decl" id="llvm::MipsSubtarget::TargetTriple" title='llvm::MipsSubtarget::TargetTriple' data-ref="llvm::MipsSubtarget::TargetTriple">TargetTriple</dfn>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>const</em> <a class="type" href="MipsSelectionDAGInfo.h.html#llvm::MipsSelectionDAGInfo" title='llvm::MipsSelectionDAGInfo' data-ref="llvm::MipsSelectionDAGInfo">MipsSelectionDAGInfo</a> <dfn class="decl" id="llvm::MipsSubtarget::TSInfo" title='llvm::MipsSubtarget::TSInfo' data-ref="llvm::MipsSubtarget::TSInfo">TSInfo</dfn>;</td></tr>
<tr><th id="228">228</th><td>  std::unique_ptr&lt;<em>const</em> MipsInstrInfo&gt; <dfn class="decl" id="llvm::MipsSubtarget::InstrInfo" title='llvm::MipsSubtarget::InstrInfo' data-ref="llvm::MipsSubtarget::InstrInfo">InstrInfo</dfn>;</td></tr>
<tr><th id="229">229</th><td>  std::unique_ptr&lt;<em>const</em> MipsFrameLowering&gt; <dfn class="decl" id="llvm::MipsSubtarget::FrameLowering" title='llvm::MipsSubtarget::FrameLowering' data-ref="llvm::MipsSubtarget::FrameLowering">FrameLowering</dfn>;</td></tr>
<tr><th id="230">230</th><td>  std::unique_ptr&lt;<em>const</em> MipsTargetLowering&gt; <dfn class="decl" id="llvm::MipsSubtarget::TLInfo" title='llvm::MipsSubtarget::TLInfo' data-ref="llvm::MipsSubtarget::TLInfo">TLInfo</dfn>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><b>public</b>:</td></tr>
<tr><th id="233">233</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget21isPositionIndependentEv" title='llvm::MipsSubtarget::isPositionIndependent' data-ref="_ZNK4llvm13MipsSubtarget21isPositionIndependentEv">isPositionIndependent</dfn>() <em>const</em>;</td></tr>
<tr><th id="234">234</th><td>  <i class="doc">/// This overrides the PostRAScheduler bit in the SchedModel for each CPU.</i></td></tr>
<tr><th id="235">235</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget22enableMachineSchedulerEv" title='llvm::MipsSubtarget::enableMachineScheduler' data-ref="_ZNK4llvm13MipsSubtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>() || <a class="member" href="#_ZNK4llvm13MipsSubtarget6isBeriEv" title='llvm::MipsSubtarget::isBeri' data-ref="_ZNK4llvm13MipsSubtarget6isBeriEv">isBeri</a>(); }</td></tr>
<tr><th id="236">236</th><td>  <i>// TODO: unless we set enableMachineSchedDefaultSched() to false</i></td></tr>
<tr><th id="237">237</th><td><i>  //  this causes lots of unncessary stack spills really likely</i></td></tr>
<tr><th id="238">238</th><td><i>  //  See stack-spill-unncessary.c test</i></td></tr>
<tr><th id="239">239</th><td><i>  //  See also createDefaultScheduler() in SelectionDAGISel.cpp</i></td></tr>
<tr><th id="240">240</th><td><i>  // TODO: However, it seems like the MachineScheduler is better overall for webkit so keep it on</i></td></tr>
<tr><th id="241">241</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget30enableMachineSchedDefaultSchedEv" title='llvm::MipsSubtarget::enableMachineSchedDefaultSched' data-ref="_ZNK4llvm13MipsSubtarget30enableMachineSchedDefaultSchedEv">enableMachineSchedDefaultSched</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget21enablePostRASchedulerEv" title='llvm::MipsSubtarget::enablePostRAScheduler' data-ref="_ZNK4llvm13MipsSubtarget21enablePostRASchedulerEv">enablePostRAScheduler</dfn>() <em>const</em> override;</td></tr>
<tr><th id="244">244</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget18getCriticalPathRCsERi" title='llvm::MipsSubtarget::getCriticalPathRCs' data-ref="_ZNK4llvm13MipsSubtarget18getCriticalPathRCsERi">getCriticalPathRCs</dfn>(RegClassVector &amp;<dfn class="local col4 decl" id="544CriticalPathRCs" title='CriticalPathRCs' data-type='int &amp;' data-ref="544CriticalPathRCs">CriticalPathRCs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="245">245</th><td>  <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget34getOptLevelToEnablePostRASchedulerEv" title='llvm::MipsSubtarget::getOptLevelToEnablePostRAScheduler' data-ref="_ZNK4llvm13MipsSubtarget34getOptLevelToEnablePostRASchedulerEv">getOptLevelToEnablePostRAScheduler</dfn>() <em>const</em> override;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</dfn>() <em>const</em>;</td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget9isABI_N32Ev" title='llvm::MipsSubtarget::isABI_N32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N32Ev">isABI_N32</dfn>() <em>const</em>;</td></tr>
<tr><th id="249">249</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget9isABI_O32Ev" title='llvm::MipsSubtarget::isABI_O32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_O32Ev">isABI_O32</dfn>() <em>const</em>;</td></tr>
<tr><th id="250">250</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget18isABI_CheriPureCapEv" title='llvm::MipsSubtarget::isABI_CheriPureCap' data-ref="_ZNK4llvm13MipsSubtarget18isABI_CheriPureCapEv">isABI_CheriPureCap</dfn>() <em>const</em>;</td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> &amp;<dfn class="decl" id="_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</dfn>() <em>const</em>;</td></tr>
<tr><th id="252">252</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv" title='llvm::MipsSubtarget::isABI_FPXX' data-ref="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv">isABI_FPXX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget9isABI_O32Ev" title='llvm::MipsSubtarget::isABI_O32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_O32Ev">isABI_O32</a>() &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::IsFPXX" title='llvm::MipsSubtarget::IsFPXX' data-ref="llvm::MipsSubtarget::IsFPXX">IsFPXX</a>; }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// This constructor initializes the data members to match that</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  /// of the specified triple.</i></td></tr>
<tr><th id="256">256</th><td>  <dfn class="decl" id="_ZN4llvm13MipsSubtargetC1ERKNS_6TripleENS_9StringRefES4_bRKNS_17MipsTargetMachineEj" title='llvm::MipsSubtarget::MipsSubtarget' data-ref="_ZN4llvm13MipsSubtargetC1ERKNS_6TripleENS_9StringRefES4_bRKNS_17MipsTargetMachineEj">MipsSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="545TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="545TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="546CPU" title='CPU' data-type='llvm::StringRef' data-ref="546CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="547FS" title='FS' data-type='llvm::StringRef' data-ref="547FS">FS</dfn>, <em>bool</em> <dfn class="local col8 decl" id="548little" title='little' data-type='bool' data-ref="548little">little</dfn>,</td></tr>
<tr><th id="257">257</th><td>                <em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col9 decl" id="549TM" title='TM' data-type='const llvm::MipsTargetMachine &amp;' data-ref="549TM">TM</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="550StackAlignOverride" title='StackAlignOverride' data-type='unsigned int' data-ref="550StackAlignOverride">StackAlignOverride</dfn>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc">/// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// subtarget options.  Definition of function is auto generated by tblgen.</i></td></tr>
<tr><th id="261">261</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13MipsSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::MipsSubtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm13MipsSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="551CPU" title='CPU' data-type='llvm::StringRef' data-ref="551CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="552FS" title='FS' data-type='llvm::StringRef' data-ref="552FS">FS</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasMips1Ev" title='llvm::MipsSubtarget::hasMips1' data-ref="_ZNK4llvm13MipsSubtarget8hasMips1Ev">hasMips1</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips1" title='llvm::MipsSubtarget::MipsArchEnum::Mips1' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips1">Mips1</a>; }</td></tr>
<tr><th id="264">264</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasMips2Ev" title='llvm::MipsSubtarget::hasMips2' data-ref="_ZNK4llvm13MipsSubtarget8hasMips2Ev">hasMips2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips2" title='llvm::MipsSubtarget::MipsArchEnum::Mips2' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips2">Mips2</a>; }</td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasMips3Ev" title='llvm::MipsSubtarget::hasMips3' data-ref="_ZNK4llvm13MipsSubtarget8hasMips3Ev">hasMips3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips3" title='llvm::MipsSubtarget::MipsArchEnum::Mips3' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips3">Mips3</a>; }</td></tr>
<tr><th id="266">266</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasMips4Ev" title='llvm::MipsSubtarget::hasMips4' data-ref="_ZNK4llvm13MipsSubtarget8hasMips4Ev">hasMips4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips4" title='llvm::MipsSubtarget::MipsArchEnum::Mips4' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips4">Mips4</a>; }</td></tr>
<tr><th id="267">267</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasMips5Ev" title='llvm::MipsSubtarget::hasMips5' data-ref="_ZNK4llvm13MipsSubtarget8hasMips5Ev">hasMips5</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips5" title='llvm::MipsSubtarget::MipsArchEnum::Mips5' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips5">Mips5</a>; }</td></tr>
<tr><th id="268">268</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips4_32Ev" title='llvm::MipsSubtarget::hasMips4_32' data-ref="_ZNK4llvm13MipsSubtarget11hasMips4_32Ev">hasMips4_32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasMips4_32" title='llvm::MipsSubtarget::HasMips4_32' data-ref="llvm::MipsSubtarget::HasMips4_32">HasMips4_32</a>; }</td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget13hasMips4_32r2Ev" title='llvm::MipsSubtarget::hasMips4_32r2' data-ref="_ZNK4llvm13MipsSubtarget13hasMips4_32r2Ev">hasMips4_32r2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasMips4_32r2" title='llvm::MipsSubtarget::HasMips4_32r2' data-ref="llvm::MipsSubtarget::HasMips4_32r2">HasMips4_32r2</a>; }</td></tr>
<tr><th id="270">270</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9hasMips32Ev" title='llvm::MipsSubtarget::hasMips32' data-ref="_ZNK4llvm13MipsSubtarget9hasMips32Ev">hasMips32</dfn>() <em>const</em> {</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32" title='llvm::MipsSubtarget::MipsArchEnum::Mips32' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32">Mips32</a> &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &lt; <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32Max" title='llvm::MipsSubtarget::MipsArchEnum::Mips32Max' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32Max">Mips32Max</a>) ||</td></tr>
<tr><th id="272">272</th><td>           <a class="member" href="#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>();</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</dfn>() <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32r2" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r2' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r2">Mips32r2</a> &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &lt; <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32Max" title='llvm::MipsSubtarget::MipsArchEnum::Mips32Max' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32Max">Mips32Max</a>) ||</td></tr>
<tr><th id="276">276</th><td>           <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips64r2Ev" title='llvm::MipsSubtarget::hasMips64r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r2Ev">hasMips64r2</a>();</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips32r3Ev" title='llvm::MipsSubtarget::hasMips32r3' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r3Ev">hasMips32r3</dfn>() <em>const</em> {</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32r3" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r3' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r3">Mips32r3</a> &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &lt; <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32Max" title='llvm::MipsSubtarget::MipsArchEnum::Mips32Max' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32Max">Mips32Max</a>) ||</td></tr>
<tr><th id="280">280</th><td>           <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips64r2Ev" title='llvm::MipsSubtarget::hasMips64r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r2Ev">hasMips64r2</a>();</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips32r5Ev" title='llvm::MipsSubtarget::hasMips32r5' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r5Ev">hasMips32r5</dfn>() <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32r5" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r5' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r5">Mips32r5</a> &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &lt; <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32Max" title='llvm::MipsSubtarget::MipsArchEnum::Mips32Max' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32Max">Mips32Max</a>) ||</td></tr>
<tr><th id="284">284</th><td>           <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips64r5Ev" title='llvm::MipsSubtarget::hasMips64r5' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r5Ev">hasMips64r5</a>();</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</dfn>() <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32r6" title='llvm::MipsSubtarget::MipsArchEnum::Mips32r6' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32r6">Mips32r6</a> &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &lt; <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips32Max" title='llvm::MipsSubtarget::MipsArchEnum::Mips32Max' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips32Max">Mips32Max</a>) ||</td></tr>
<tr><th id="288">288</th><td>           <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips64r6Ev" title='llvm::MipsSubtarget::hasMips64r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r6Ev">hasMips64r6</a>();</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips64" title='llvm::MipsSubtarget::MipsArchEnum::Mips64' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64">Mips64</a>; }</td></tr>
<tr><th id="291">291</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips3_32Ev" title='llvm::MipsSubtarget::hasMips3_32' data-ref="_ZNK4llvm13MipsSubtarget11hasMips3_32Ev">hasMips3_32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget8hasMips3Ev" title='llvm::MipsSubtarget::hasMips3' data-ref="_ZNK4llvm13MipsSubtarget8hasMips3Ev">hasMips3</a>() || <a class="member" href="#_ZNK4llvm13MipsSubtarget9hasMips32Ev" title='llvm::MipsSubtarget::hasMips32' data-ref="_ZNK4llvm13MipsSubtarget9hasMips32Ev">hasMips32</a>(); }</td></tr>
<tr><th id="292">292</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips64r2Ev" title='llvm::MipsSubtarget::hasMips64r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r2Ev">hasMips64r2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips64r2" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r2' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r2">Mips64r2</a>; }</td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips64r3Ev" title='llvm::MipsSubtarget::hasMips64r3' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r3Ev">hasMips64r3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips64r3" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r3' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r3">Mips64r3</a>; }</td></tr>
<tr><th id="294">294</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips64r5Ev" title='llvm::MipsSubtarget::hasMips64r5' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r5Ev">hasMips64r5</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips64r5" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r5' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r5">Mips64r5</a>; }</td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11hasMips64r6Ev" title='llvm::MipsSubtarget::hasMips64r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips64r6Ev">hasMips64r6</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::MipsArchVersion" title='llvm::MipsSubtarget::MipsArchVersion' data-ref="llvm::MipsSubtarget::MipsArchVersion">MipsArchVersion</a> &gt;= <a class="enum" href="#llvm::MipsSubtarget::MipsArchEnum::Mips64r6" title='llvm::MipsSubtarget::MipsArchEnum::Mips64r6' data-ref="llvm::MipsSubtarget::MipsArchEnum::Mips64r6">Mips64r6</a>; }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9hasCnMipsEv" title='llvm::MipsSubtarget::hasCnMips' data-ref="_ZNK4llvm13MipsSubtarget9hasCnMipsEv">hasCnMips</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasCnMips" title='llvm::MipsSubtarget::HasCnMips' data-ref="llvm::MipsSubtarget::HasCnMips">HasCnMips</a>; }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsLittle" title='llvm::MipsSubtarget::IsLittle' data-ref="llvm::MipsSubtarget::IsLittle">IsLittle</a>; }</td></tr>
<tr><th id="300">300</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10isABICallsEv" title='llvm::MipsSubtarget::isABICalls' data-ref="_ZNK4llvm13MipsSubtarget10isABICallsEv">isABICalls</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::MipsSubtarget::NoABICalls" title='llvm::MipsSubtarget::NoABICalls' data-ref="llvm::MipsSubtarget::NoABICalls">NoABICalls</a>; }</td></tr>
<tr><th id="301">301</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget6isFPXXEv" title='llvm::MipsSubtarget::isFPXX' data-ref="_ZNK4llvm13MipsSubtarget6isFPXXEv">isFPXX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsFPXX" title='llvm::MipsSubtarget::IsFPXX' data-ref="llvm::MipsSubtarget::IsFPXX">IsFPXX</a>; }</td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsFP64bit" title='llvm::MipsSubtarget::IsFP64bit' data-ref="llvm::MipsSubtarget::IsFP64bit">IsFP64bit</a>; }</td></tr>
<tr><th id="303">303</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11useOddSPRegEv" title='llvm::MipsSubtarget::useOddSPReg' data-ref="_ZNK4llvm13MipsSubtarget11useOddSPRegEv">useOddSPReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::UseOddSPReg" title='llvm::MipsSubtarget::UseOddSPReg' data-ref="llvm::MipsSubtarget::UseOddSPReg">UseOddSPReg</a>; }</td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10noOddSPRegEv" title='llvm::MipsSubtarget::noOddSPReg' data-ref="_ZNK4llvm13MipsSubtarget10noOddSPRegEv">noOddSPReg</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::MipsSubtarget::UseOddSPReg" title='llvm::MipsSubtarget::UseOddSPReg' data-ref="llvm::MipsSubtarget::UseOddSPReg">UseOddSPReg</a>; }</td></tr>
<tr><th id="305">305</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9isNaN2008Ev" title='llvm::MipsSubtarget::isNaN2008' data-ref="_ZNK4llvm13MipsSubtarget9isNaN2008Ev">isNaN2008</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsNaN2008bit" title='llvm::MipsSubtarget::IsNaN2008bit' data-ref="llvm::MipsSubtarget::IsNaN2008bit">IsNaN2008bit</a>; }</td></tr>
<tr><th id="306">306</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget13inAbs2008ModeEv" title='llvm::MipsSubtarget::inAbs2008Mode' data-ref="_ZNK4llvm13MipsSubtarget13inAbs2008ModeEv">inAbs2008Mode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::Abs2008" title='llvm::MipsSubtarget::Abs2008' data-ref="llvm::MipsSubtarget::Abs2008">Abs2008</a>; }</td></tr>
<tr><th id="307">307</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsGP64bit" title='llvm::MipsSubtarget::IsGP64bit' data-ref="llvm::MipsSubtarget::IsGP64bit">IsGP64bit</a>; }</td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9isGP32bitEv" title='llvm::MipsSubtarget::isGP32bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP32bitEv">isGP32bit</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::MipsSubtarget::IsGP64bit" title='llvm::MipsSubtarget::IsGP64bit' data-ref="llvm::MipsSubtarget::IsGP64bit">IsGP64bit</a>; }</td></tr>
<tr><th id="309">309</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget17getGPRSizeInBytesEv" title='llvm::MipsSubtarget::getGPRSizeInBytes' data-ref="_ZNK4llvm13MipsSubtarget17getGPRSizeInBytesEv">getGPRSizeInBytes</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() ? <var>8</var> : <var>4</var>; }</td></tr>
<tr><th id="310">310</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget17getCapSizeInBytesEv" title='llvm::MipsSubtarget::getCapSizeInBytes' data-ref="_ZNK4llvm13MipsSubtarget17getCapSizeInBytesEv">getCapSizeInBytes</dfn>() <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsCheri64" title='llvm::MipsSubtarget::IsCheri64' data-ref="llvm::MipsSubtarget::IsCheri64">IsCheri64</a> ? <var>8</var> : (<a class="member" href="#llvm::MipsSubtarget::IsCheri128" title='llvm::MipsSubtarget::IsCheri128' data-ref="llvm::MipsSubtarget::IsCheri128">IsCheri128</a> ? <var>16</var> : <var>32</var>);</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10isPTR64bitEv" title='llvm::MipsSubtarget::isPTR64bit' data-ref="_ZNK4llvm13MipsSubtarget10isPTR64bitEv">isPTR64bit</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsPTR64bit" title='llvm::MipsSubtarget::IsPTR64bit' data-ref="llvm::MipsSubtarget::IsPTR64bit">IsPTR64bit</a>; }</td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10isPTR32bitEv" title='llvm::MipsSubtarget::isPTR32bit' data-ref="_ZNK4llvm13MipsSubtarget10isPTR32bitEv">isPTR32bit</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::MipsSubtarget::IsPTR64bit" title='llvm::MipsSubtarget::IsPTR64bit' data-ref="llvm::MipsSubtarget::IsPTR64bit">IsPTR64bit</a>; }</td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasSym32Ev" title='llvm::MipsSubtarget::hasSym32' data-ref="_ZNK4llvm13MipsSubtarget8hasSym32Ev">hasSym32</dfn>() <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::HasSym32" title='llvm::MipsSubtarget::HasSym32' data-ref="llvm::MipsSubtarget::HasSym32">HasSym32</a> &amp;&amp; <a class="member" href="#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>()) || <a class="member" href="#_ZNK4llvm13MipsSubtarget9isABI_N32Ev" title='llvm::MipsSubtarget::isABI_N32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N32Ev">isABI_N32</a>() || <a class="member" href="#_ZNK4llvm13MipsSubtarget9isABI_O32Ev" title='llvm::MipsSubtarget::isABI_O32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_O32Ev">isABI_O32</a>();</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget13isSingleFloatEv" title='llvm::MipsSubtarget::isSingleFloat' data-ref="_ZNK4llvm13MipsSubtarget13isSingleFloatEv">isSingleFloat</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsSingleFloat" title='llvm::MipsSubtarget::IsSingleFloat' data-ref="llvm::MipsSubtarget::IsSingleFloat">IsSingleFloat</a>; }</td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget11isTargetELFEv" title='llvm::MipsSubtarget::isTargetELF' data-ref="_ZNK4llvm13MipsSubtarget11isTargetELFEv">isTargetELF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::TargetTriple" title='llvm::MipsSubtarget::TargetTriple' data-ref="llvm::MipsSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>(); }</td></tr>
<tr><th id="320">320</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget7hasVFPUEv" title='llvm::MipsSubtarget::hasVFPU' data-ref="_ZNK4llvm13MipsSubtarget7hasVFPUEv">hasVFPU</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasVFPU" title='llvm::MipsSubtarget::HasVFPU' data-ref="llvm::MipsSubtarget::HasVFPU">HasVFPU</a>; }</td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget12inMips16ModeEv" title='llvm::MipsSubtarget::inMips16Mode' data-ref="_ZNK4llvm13MipsSubtarget12inMips16ModeEv">inMips16Mode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::InMips16Mode" title='llvm::MipsSubtarget::InMips16Mode' data-ref="llvm::MipsSubtarget::InMips16Mode">InMips16Mode</a>; }</td></tr>
<tr><th id="322">322</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget19inMips16ModeDefaultEv" title='llvm::MipsSubtarget::inMips16ModeDefault' data-ref="_ZNK4llvm13MipsSubtarget19inMips16ModeDefaultEv">inMips16ModeDefault</dfn>() <em>const</em> {</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <a class="member" href="#llvm::MipsSubtarget::InMips16Mode" title='llvm::MipsSubtarget::InMips16Mode' data-ref="llvm::MipsSubtarget::InMips16Mode">InMips16Mode</a>;</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <i>// Hard float for mips16 means essentially to compile as soft float</i></td></tr>
<tr><th id="326">326</th><td><i>  // but to use a runtime library for soft float that is written with</i></td></tr>
<tr><th id="327">327</th><td><i>  // native mips32 floating point instructions (those runtime routines</i></td></tr>
<tr><th id="328">328</th><td><i>  // run in mips32 hard float mode).</i></td></tr>
<tr><th id="329">329</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget17inMips16HardFloatEv" title='llvm::MipsSubtarget::inMips16HardFloat' data-ref="_ZNK4llvm13MipsSubtarget17inMips16HardFloatEv">inMips16HardFloat</dfn>() <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget12inMips16ModeEv" title='llvm::MipsSubtarget::inMips16Mode' data-ref="_ZNK4llvm13MipsSubtarget12inMips16ModeEv">inMips16Mode</a>() &amp;&amp; <a class="member" href="#llvm::MipsSubtarget::InMips16HardFloat" title='llvm::MipsSubtarget::InMips16HardFloat' data-ref="llvm::MipsSubtarget::InMips16HardFloat">InMips16HardFloat</a>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::InMicroMipsMode" title='llvm::MipsSubtarget::InMicroMipsMode' data-ref="llvm::MipsSubtarget::InMicroMipsMode">InMicroMipsMode</a> &amp;&amp; !<a class="member" href="#llvm::MipsSubtarget::InMips16Mode" title='llvm::MipsSubtarget::InMips16Mode' data-ref="llvm::MipsSubtarget::InMips16Mode">InMips16Mode</a>; }</td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget19inMicroMips32r6ModeEv" title='llvm::MipsSubtarget::inMicroMips32r6Mode' data-ref="_ZNK4llvm13MipsSubtarget19inMicroMips32r6ModeEv">inMicroMips32r6Mode</dfn>() <em>const</em> {</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>();</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget6hasDSPEv" title='llvm::MipsSubtarget::hasDSP' data-ref="_ZNK4llvm13MipsSubtarget6hasDSPEv">hasDSP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasDSP" title='llvm::MipsSubtarget::HasDSP' data-ref="llvm::MipsSubtarget::HasDSP">HasDSP</a>; }</td></tr>
<tr><th id="337">337</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasDSPR2Ev" title='llvm::MipsSubtarget::hasDSPR2' data-ref="_ZNK4llvm13MipsSubtarget8hasDSPR2Ev">hasDSPR2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasDSPR2" title='llvm::MipsSubtarget::HasDSPR2' data-ref="llvm::MipsSubtarget::HasDSPR2">HasDSPR2</a>; }</td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasDSPR3Ev" title='llvm::MipsSubtarget::hasDSPR3' data-ref="_ZNK4llvm13MipsSubtarget8hasDSPR3Ev">hasDSPR3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasDSPR3" title='llvm::MipsSubtarget::HasDSPR3' data-ref="llvm::MipsSubtarget::HasDSPR3">HasDSPR3</a>; }</td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasMSA" title='llvm::MipsSubtarget::HasMSA' data-ref="llvm::MipsSubtarget::HasMSA">HasMSA</a>; }</td></tr>
<tr><th id="340">340</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget12disableMadd4Ev" title='llvm::MipsSubtarget::disableMadd4' data-ref="_ZNK4llvm13MipsSubtarget12disableMadd4Ev">disableMadd4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::DisableMadd4" title='llvm::MipsSubtarget::DisableMadd4' data-ref="llvm::MipsSubtarget::DisableMadd4">DisableMadd4</a>; }</td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget6hasEVAEv" title='llvm::MipsSubtarget::hasEVA' data-ref="_ZNK4llvm13MipsSubtarget6hasEVAEv">hasEVA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasEVA" title='llvm::MipsSubtarget::HasEVA' data-ref="llvm::MipsSubtarget::HasEVA">HasEVA</a>; }</td></tr>
<tr><th id="342">342</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget5hasMTEv" title='llvm::MipsSubtarget::hasMT' data-ref="_ZNK4llvm13MipsSubtarget5hasMTEv">hasMT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasMT" title='llvm::MipsSubtarget::HasMT' data-ref="llvm::MipsSubtarget::HasMT">HasMT</a>; }</td></tr>
<tr><th id="343">343</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget6hasCRCEv" title='llvm::MipsSubtarget::hasCRC' data-ref="_ZNK4llvm13MipsSubtarget6hasCRCEv">hasCRC</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasCRC" title='llvm::MipsSubtarget::HasCRC' data-ref="llvm::MipsSubtarget::HasCRC">HasCRC</a>; }</td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget7hasVirtEv" title='llvm::MipsSubtarget::hasVirt' data-ref="_ZNK4llvm13MipsSubtarget7hasVirtEv">hasVirt</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasVirt" title='llvm::MipsSubtarget::HasVirt' data-ref="llvm::MipsSubtarget::HasVirt">HasVirt</a>; }</td></tr>
<tr><th id="345">345</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget7hasGINVEv" title='llvm::MipsSubtarget::hasGINV' data-ref="_ZNK4llvm13MipsSubtarget7hasGINVEv">hasGINV</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::HasGINV" title='llvm::MipsSubtarget::HasGINV' data-ref="llvm::MipsSubtarget::HasGINV">HasGINV</a>; }</td></tr>
<tr><th id="346">346</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget22useIndirectJumpsHazardEv" title='llvm::MipsSubtarget::useIndirectJumpsHazard' data-ref="_ZNK4llvm13MipsSubtarget22useIndirectJumpsHazardEv">useIndirectJumpsHazard</dfn>() <em>const</em> {</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <a class="member" href="#llvm::MipsSubtarget::UseIndirectJumpsHazard" title='llvm::MipsSubtarget::UseIndirectJumpsHazard' data-ref="llvm::MipsSubtarget::UseIndirectJumpsHazard">UseIndirectJumpsHazard</a> &amp;&amp; <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>();</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget15useSmallSectionEv" title='llvm::MipsSubtarget::useSmallSection' data-ref="_ZNK4llvm13MipsSubtarget15useSmallSectionEv">useSmallSection</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::UseSmallSection" title='llvm::MipsSubtarget::UseSmallSection' data-ref="llvm::MipsSubtarget::UseSmallSection">UseSmallSection</a>; }</td></tr>
<tr><th id="350">350</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget6isBeriEv" title='llvm::MipsSubtarget::isBeri' data-ref="_ZNK4llvm13MipsSubtarget6isBeriEv">isBeri</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsBeri" title='llvm::MipsSubtarget::IsBeri' data-ref="llvm::MipsSubtarget::IsBeri">IsBeri</a>; }</td></tr>
<tr><th id="351">351</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsCheri" title='llvm::MipsSubtarget::IsCheri' data-ref="llvm::MipsSubtarget::IsCheri">IsCheri</a>; }</td></tr>
<tr><th id="352">352</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget9isCheri64Ev" title='llvm::MipsSubtarget::isCheri64' data-ref="_ZNK4llvm13MipsSubtarget9isCheri64Ev">isCheri64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsCheri64" title='llvm::MipsSubtarget::IsCheri64' data-ref="llvm::MipsSubtarget::IsCheri64">IsCheri64</a>; }</td></tr>
<tr><th id="353">353</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10isCheri128Ev" title='llvm::MipsSubtarget::isCheri128' data-ref="_ZNK4llvm13MipsSubtarget10isCheri128Ev">isCheri128</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsCheri128" title='llvm::MipsSubtarget::IsCheri128' data-ref="llvm::MipsSubtarget::IsCheri128">IsCheri128</a>; }</td></tr>
<tr><th id="354">354</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget10isCheri256Ev" title='llvm::MipsSubtarget::isCheri256' data-ref="_ZNK4llvm13MipsSubtarget10isCheri256Ev">isCheri256</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsCheri256" title='llvm::MipsSubtarget::IsCheri256' data-ref="llvm::MipsSubtarget::IsCheri256">IsCheri256</a>; }</td></tr>
<tr><th id="355">355</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget16useCheriCapTableEv" title='llvm::MipsSubtarget::useCheriCapTable' data-ref="_ZNK4llvm13MipsSubtarget16useCheriCapTableEv">useCheriCapTable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo19UsesCapabilityTableEv" title='llvm::MipsABIInfo::UsesCapabilityTable' data-ref="_ZNK4llvm11MipsABIInfo19UsesCapabilityTableEv">UsesCapabilityTable</a>(); };</td></tr>
<tr><th id="356">356</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget14useCheriCapTlsEv" title='llvm::MipsSubtarget::useCheriCapTls' data-ref="_ZNK4llvm13MipsSubtarget14useCheriCapTlsEv">useCheriCapTls</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo17UsesCapabilityTlsEv" title='llvm::MipsABIInfo::UsesCapabilityTls' data-ref="_ZNK4llvm11MipsABIInfo17UsesCapabilityTlsEv">UsesCapabilityTls</a>(); };</td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget19typeForCapabilitiesEv" title='llvm::MipsSubtarget::typeForCapabilities' data-ref="_ZNK4llvm13MipsSubtarget19typeForCapabilitiesEv">typeForCapabilities</dfn>() <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="member" href="#llvm::MipsSubtarget::IsCheri64" title='llvm::MipsSubtarget::IsCheri64' data-ref="llvm::MipsSubtarget::IsCheri64">IsCheri64</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::iFATPTR64" title='llvm::MVT::SimpleValueType::iFATPTR64' data-ref="llvm::MVT::SimpleValueType::iFATPTR64">iFATPTR64</a> :</td></tr>
<tr><th id="359">359</th><td>      (<a class="member" href="#llvm::MipsSubtarget::IsCheri128" title='llvm::MipsSubtarget::IsCheri128' data-ref="llvm::MipsSubtarget::IsCheri128">IsCheri128</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::iFATPTR128" title='llvm::MVT::SimpleValueType::iFATPTR128' data-ref="llvm::MVT::SimpleValueType::iFATPTR128">iFATPTR128</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::iFATPTR256" title='llvm::MVT::SimpleValueType::iFATPTR256' data-ref="llvm::MVT::SimpleValueType::iFATPTR256">iFATPTR256</a>);</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i class="doc">/// This is a very ugly hack.  CodeGenPrepare can sink pointer arithmetic to</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// appear closer to load and store operations (because SelectionDAG only</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">  /// looks at one basic block at a time).  Unfortunately, it defaults to using</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">  /// ptrtoint / inttoptr pairs, which means that SelectionDAG doesn't generate</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">  /// pointer addition nodes and instead just ends up producing CToPtr /</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">  /// CFromPtr instruction pairs.  There is a command-line flag for preferring</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">  /// to sink GEPs instead, but no way for the subtarget to set this flag.</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">  /// Claiming that you use AA also enables the GEP-sinking mode, so we claim</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// this for CHERI.</i></td></tr>
<tr><th id="371">371</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget5useAAEv" title='llvm::MipsSubtarget::useAA' data-ref="_ZNK4llvm13MipsSubtarget5useAAEv">useAA</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsCheri" title='llvm::MipsSubtarget::IsCheri' data-ref="llvm::MipsSubtarget::IsCheri">IsCheri</a>; }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget19hasStandardEncodingEv" title='llvm::MipsSubtarget::hasStandardEncoding' data-ref="_ZNK4llvm13MipsSubtarget19hasStandardEncodingEv">hasStandardEncoding</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::MipsSubtarget::InMips16Mode" title='llvm::MipsSubtarget::InMips16Mode' data-ref="llvm::MipsSubtarget::InMips16Mode">InMips16Mode</a> &amp;&amp; !<a class="member" href="#llvm::MipsSubtarget::InMicroMipsMode" title='llvm::MipsSubtarget::InMicroMipsMode' data-ref="llvm::MipsSubtarget::InMicroMipsMode">InMicroMipsMode</a>; }</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget12useSoftFloatEv" title='llvm::MipsSubtarget::useSoftFloat' data-ref="_ZNK4llvm13MipsSubtarget12useSoftFloatEv">useSoftFloat</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::IsSoftFloat" title='llvm::MipsSubtarget::IsSoftFloat' data-ref="llvm::MipsSubtarget::IsSoftFloat">IsSoftFloat</a>; }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget12useLongCallsEv" title='llvm::MipsSubtarget::useLongCalls' data-ref="_ZNK4llvm13MipsSubtarget12useLongCallsEv">useLongCalls</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::UseLongCalls" title='llvm::MipsSubtarget::UseLongCalls' data-ref="llvm::MipsSubtarget::UseLongCalls">UseLongCalls</a>; }</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget19useCheriExactEqualsEv" title='llvm::MipsSubtarget::useCheriExactEquals' data-ref="_ZNK4llvm13MipsSubtarget19useCheriExactEqualsEv">useCheriExactEquals</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::UseCheriExactEquals" title='llvm::MipsSubtarget::UseCheriExactEquals' data-ref="llvm::MipsSubtarget::UseCheriExactEquals">UseCheriExactEquals</a>; }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget20enableLongBranchPassEv" title='llvm::MipsSubtarget::enableLongBranchPass' data-ref="_ZNK4llvm13MipsSubtarget20enableLongBranchPassEv">enableLongBranchPass</dfn>() <em>const</em> {</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget19hasStandardEncodingEv" title='llvm::MipsSubtarget::hasStandardEncoding' data-ref="_ZNK4llvm13MipsSubtarget19hasStandardEncodingEv">hasStandardEncoding</a>() || <a class="member" href="#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>() || <a class="member" href="#_ZNK4llvm13MipsSubtarget15allowMixed16_32Ev" title='llvm::MipsSubtarget::allowMixed16_32' data-ref="_ZNK4llvm13MipsSubtarget15allowMixed16_32Ev">allowMixed16_32</a>();</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i class="doc">/// Features related to the presence of specific instructions.</i></td></tr>
<tr><th id="386">386</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget16hasExtractInsertEv" title='llvm::MipsSubtarget::hasExtractInsert' data-ref="_ZNK4llvm13MipsSubtarget16hasExtractInsertEv">hasExtractInsert</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#_ZNK4llvm13MipsSubtarget12inMips16ModeEv" title='llvm::MipsSubtarget::inMips16Mode' data-ref="_ZNK4llvm13MipsSubtarget12inMips16ModeEv">inMips16Mode</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>(); }</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" title='llvm::MipsSubtarget::hasMTHC1' data-ref="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev">hasMTHC1</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>(); }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget15allowMixed16_32Ev" title='llvm::MipsSubtarget::allowMixed16_32' data-ref="_ZNK4llvm13MipsSubtarget15allowMixed16_32Ev">allowMixed16_32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm13MipsSubtarget19inMips16ModeDefaultEv" title='llvm::MipsSubtarget::inMips16ModeDefault' data-ref="_ZNK4llvm13MipsSubtarget19inMips16ModeDefaultEv">inMips16ModeDefault</a>() |</td></tr>
<tr><th id="390">390</th><td>                                        <a class="member" href="#llvm::MipsSubtarget::AllowMixed16_32" title='llvm::MipsSubtarget::AllowMixed16_32' data-ref="llvm::MipsSubtarget::AllowMixed16_32">AllowMixed16_32</a>; }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget4os16Ev" title='llvm::MipsSubtarget::os16' data-ref="_ZNK4llvm13MipsSubtarget4os16Ev">os16</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::Os16" title='llvm::MipsSubtarget::Os16' data-ref="llvm::MipsSubtarget::Os16">Os16</a>; }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget12isTargetNaClEv" title='llvm::MipsSubtarget::isTargetNaCl' data-ref="_ZNK4llvm13MipsSubtarget12isTargetNaClEv">isTargetNaCl</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::TargetTriple" title='llvm::MipsSubtarget::TargetTriple' data-ref="llvm::MipsSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isOSNaClEv" title='llvm::Triple::isOSNaCl' data-ref="_ZNK4llvm6Triple8isOSNaClEv">isOSNaCl</a>(); }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget15isXRaySupportedEv" title='llvm::MipsSubtarget::isXRaySupported' data-ref="_ZNK4llvm13MipsSubtarget15isXRaySupportedEv">isXRaySupported</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::MipsSubtarget::overrideSchedPolicy' data-ref="_ZNK4llvm13MipsSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</a> &amp;<dfn class="local col3 decl" id="553Policy" title='Policy' data-type='llvm::MachineSchedPolicy &amp;' data-ref="553Policy">Policy</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="554NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="554NumRegionInstrs">NumRegionInstrs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i>// for now constant islands are on for the whole compilation unit but we only</i></td></tr>
<tr><th id="401">401</th><td><i>  // really use them if in addition we are in mips16 mode</i></td></tr>
<tr><th id="402">402</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm13MipsSubtarget18useConstantIslandsEv" title='llvm::MipsSubtarget::useConstantIslands' data-ref="_ZN4llvm13MipsSubtarget18useConstantIslandsEv">useConstantIslands</dfn>();</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget17getStackAlignmentEv" title='llvm::MipsSubtarget::getStackAlignment' data-ref="_ZNK4llvm13MipsSubtarget17getStackAlignmentEv">getStackAlignment</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MipsSubtarget::stackAlignment" title='llvm::MipsSubtarget::stackAlignment' data-ref="llvm::MipsSubtarget::stackAlignment">stackAlignment</a>; }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// Grab relocation model</i></td></tr>
<tr><th id="407">407</th><td>  <span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a> <dfn class="decl" id="_ZNK4llvm13MipsSubtarget18getRelocationModelEv" title='llvm::MipsSubtarget::getRelocationModel' data-ref="_ZNK4llvm13MipsSubtarget18getRelocationModelEv">getRelocationModel</dfn>() <em>const</em>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="decl" id="_ZN4llvm13MipsSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_RKNS_13TargetMachineE" title='llvm::MipsSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm13MipsSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_RKNS_13TargetMachineE">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="555CPU" title='CPU' data-type='llvm::StringRef' data-ref="555CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="556FS" title='FS' data-type='llvm::StringRef' data-ref="556FS">FS</dfn>,</td></tr>
<tr><th id="410">410</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="557TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="557TM">TM</dfn>);</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i class="doc">/// Does the system support unaligned memory access.</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// MIPS32r6/MIPS64r6 require full unaligned access support but does not</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  /// specify which component of the system provides it. Hardware, software, and</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// hybrid implementations are all valid.</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// CHERI is not MIPSr6, but provides a hybrid implementation where</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  /// in-cache-line unaligned accesses are handled in software and ones</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// spanning cache lines are emulated in the OS.</i></td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEj" title='llvm::MipsSubtarget::systemSupportsUnalignedAccess' data-ref="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEj">systemSupportsUnalignedAccess</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="558AS" title='AS' data-type='unsigned int' data-ref="558AS">AS</dfn>=<var>0</var>) <em>const</em> {</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> (<a class="member" href="#llvm::MipsSubtarget::IsCheri" title='llvm::MipsSubtarget::IsCheri' data-ref="llvm::MipsSubtarget::IsCheri">IsCheri</a> &amp;&amp; <a class="local col8 ref" href="#558AS" title='AS' data-ref="558AS">AS</a>==<var>200</var>) || <a class="member" href="#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>();</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i>// Set helper classes</i></td></tr>
<tr><th id="425">425</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13MipsSubtarget22setHelperClassesMips16Ev" title='llvm::MipsSubtarget::setHelperClassesMips16' data-ref="_ZN4llvm13MipsSubtarget22setHelperClassesMips16Ev">setHelperClassesMips16</dfn>();</td></tr>
<tr><th id="426">426</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13MipsSubtarget22setHelperClassesMipsSEEv" title='llvm::MipsSubtarget::setHelperClassesMipsSE' data-ref="_ZN4llvm13MipsSubtarget22setHelperClassesMipsSEEv">setHelperClassesMipsSE</dfn>();</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGTargetInfo.h.html#llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</a> *<dfn class="decl def" id="_ZNK4llvm13MipsSubtarget19getSelectionDAGInfoEv" title='llvm::MipsSubtarget::getSelectionDAGInfo' data-ref="_ZNK4llvm13MipsSubtarget19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::MipsSubtarget::TSInfo" title='llvm::MipsSubtarget::TSInfo' data-ref="llvm::MipsSubtarget::TSInfo">TSInfo</a>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl def" id="_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> override { <b>return</b> InstrInfo.get(); }</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> *<dfn class="decl def" id="_ZNK4llvm13MipsSubtarget16getFrameLoweringEv" title='llvm::MipsSubtarget::getFrameLowering' data-ref="_ZNK4llvm13MipsSubtarget16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> FrameLowering.get();</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> &amp;InstrInfo-&gt;getRegisterInfo();</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td>  <em>const</em> <a class="type" href="MipsISelLowering.h.html#llvm::MipsTargetLowering" title='llvm::MipsTargetLowering' data-ref="llvm::MipsTargetLowering">MipsTargetLowering</a> *<dfn class="decl def" id="_ZNK4llvm13MipsSubtarget17getTargetLoweringEv" title='llvm::MipsSubtarget::getTargetLowering' data-ref="_ZNK4llvm13MipsSubtarget17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> TLInfo.get();</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl def" id="_ZNK4llvm13MipsSubtarget21getInstrItineraryDataEv" title='llvm::MipsSubtarget::getInstrItineraryData' data-ref="_ZNK4llvm13MipsSubtarget21getInstrItineraryDataEv">getInstrItineraryData</dfn>() <em>const</em> override {</td></tr>
<tr><th id="442">442</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::MipsSubtarget::InstrItins" title='llvm::MipsSubtarget::InstrItins' data-ref="llvm::MipsSubtarget::InstrItins">InstrItins</a>;</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><b>protected</b>:</td></tr>
<tr><th id="446">446</th><td>  <i>// GlobalISel related APIs.</i></td></tr>
<tr><th id="447">447</th><td>  std::unique_ptr&lt;CallLowering&gt; <dfn class="decl" id="llvm::MipsSubtarget::CallLoweringInfo" title='llvm::MipsSubtarget::CallLoweringInfo' data-ref="llvm::MipsSubtarget::CallLoweringInfo">CallLoweringInfo</dfn>;</td></tr>
<tr><th id="448">448</th><td>  std::unique_ptr&lt;LegalizerInfo&gt; <dfn class="decl" id="llvm::MipsSubtarget::Legalizer" title='llvm::MipsSubtarget::Legalizer' data-ref="llvm::MipsSubtarget::Legalizer">Legalizer</dfn>;</td></tr>
<tr><th id="449">449</th><td>  std::unique_ptr&lt;RegisterBankInfo&gt; <dfn class="decl" id="llvm::MipsSubtarget::RegBankInfo" title='llvm::MipsSubtarget::RegBankInfo' data-ref="llvm::MipsSubtarget::RegBankInfo">RegBankInfo</dfn>;</td></tr>
<tr><th id="450">450</th><td>  std::unique_ptr&lt;InstructionSelector&gt; <dfn class="decl" id="llvm::MipsSubtarget::InstSelector" title='llvm::MipsSubtarget::InstSelector' data-ref="llvm::MipsSubtarget::InstSelector">InstSelector</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><b>public</b>:</td></tr>
<tr><th id="453">453</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<dfn class="decl" id="_ZNK4llvm13MipsSubtarget15getCallLoweringEv" title='llvm::MipsSubtarget::getCallLowering' data-ref="_ZNK4llvm13MipsSubtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> override;</td></tr>
<tr><th id="454">454</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<dfn class="decl" id="_ZNK4llvm13MipsSubtarget16getLegalizerInfoEv" title='llvm::MipsSubtarget::getLegalizerInfo' data-ref="_ZNK4llvm13MipsSubtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="455">455</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="decl" id="_ZNK4llvm13MipsSubtarget14getRegBankInfoEv" title='llvm::MipsSubtarget::getRegBankInfo' data-ref="_ZNK4llvm13MipsSubtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="456">456</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="decl" id="_ZNK4llvm13MipsSubtarget22getInstructionSelectorEv" title='llvm::MipsSubtarget::getInstructionSelector' data-ref="_ZNK4llvm13MipsSubtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> override;</td></tr>
<tr><th id="457">457</th><td>};</td></tr>
<tr><th id="458">458</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="461">461</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='Cheri128FailHard.cpp.html'>llvm/llvm/lib/Target/Mips/Cheri128FailHard.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
