<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>TinyYOLOHW</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=0 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.918</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>0</Interval-min>
            <Interval-max>0</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_96_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_96_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../TinyYOLOHW_cmodel.cpp:109</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_96_1>
                    <Name>VITIS_LOOP_96_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../TinyYOLOHW_cmodel.cpp:29~../TinyYOLOHW_cmodel.cpp:99~../TinyYOLOHW_cmodel.cpp:141</SourceLocation>
                </VITIS_LOOP_96_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>285</FF>
            <LUT>1096</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>TinyYOLOHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>TinyYOLOHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>TinyYOLOHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>axi_in_TVALID</name>
            <Object>axi_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_in_TREADY</name>
            <Object>axi_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_in_TLAST</name>
            <Object>axi_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_out_TREADY</name>
            <Object>axi_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_out_TVALID</name>
            <Object>axi_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_out_TLAST</name>
            <Object>axi_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_in_TDATA</name>
            <Object>axi_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_in_TKEEP</name>
            <Object>axi_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_in_TSTRB</name>
            <Object>axi_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_out_TDATA</name>
            <Object>axi_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_out_TKEEP</name>
            <Object>axi_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axi_out_TSTRB</name>
            <Object>axi_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>TinyYOLOHW</ModuleName>
            <BindInstances>add_ln82_fu_177_p2 add_ln82_1_fu_191_p2 add_ln82_2_fu_205_p2 add_ln82_3_fu_219_p2 add_ln82_4_fu_233_p2 add_ln82_5_fu_247_p2 add_ln82_6_fu_261_p2 add_ln82_7_fu_275_p2 add_ln82_8_fu_289_p2 add_ln82_9_fu_303_p2 add_ln82_10_fu_317_p2 add_ln82_11_fu_331_p2 add_ln82_12_fu_345_p2 add_ln82_13_fu_359_p2 add_ln82_14_fu_373_p2 add_ln82_15_fu_387_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>TinyYOLOHW</Name>
            <Loops>
                <VITIS_LOOP_96_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.918</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1>
                        <Name>VITIS_LOOP_96_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_96_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../TinyYOLOHW_cmodel.cpp:109</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_1>
                            <Name>VITIS_LOOP_96_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../TinyYOLOHW_cmodel.cpp:29~../TinyYOLOHW_cmodel.cpp:99~../TinyYOLOHW_cmodel.cpp:141</SourceLocation>
                        </VITIS_LOOP_96_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>285</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1096</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_177_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_191_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_205_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_3_fu_219_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_4_fu_233_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_5_fu_247_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_6_fu_261_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_7_fu_275_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_8_fu_289_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_9_fu_303_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_10_fu_317_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_11_fu_331_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_12_fu_345_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_13_fu_359_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_14_fu_373_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_15_fu_387_p2" SOURCE="../TinyYOLOHW_cmodel.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_15" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_width" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="img_width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_channels" index="1" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="in_channels" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_channels" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="out_channels" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="quant_M" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="quant_M" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="quant_n" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="quant_n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="isMaxpool" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="isMaxpool" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="is_1x1" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="is_1x1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stride" index="7" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axi_in" index="8" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="axi_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axi_out" index="9" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="axi_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_width" access="W" description="Data signal of img_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_width" access="W" description="Bit 31 to 0 of img_width"/>
                    </fields>
                </register>
                <register offset="0x18" name="in_channels" access="W" description="Data signal of in_channels" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_channels" access="W" description="Bit 31 to 0 of in_channels"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_channels" access="W" description="Data signal of out_channels" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_channels" access="W" description="Bit 31 to 0 of out_channels"/>
                    </fields>
                </register>
                <register offset="0x28" name="quant_M" access="W" description="Data signal of quant_M" range="32">
                    <fields>
                        <field offset="0" width="32" name="quant_M" access="W" description="Bit 31 to 0 of quant_M"/>
                    </fields>
                </register>
                <register offset="0x30" name="quant_n" access="W" description="Data signal of quant_n" range="32">
                    <fields>
                        <field offset="0" width="32" name="quant_n" access="W" description="Bit 31 to 0 of quant_n"/>
                    </fields>
                </register>
                <register offset="0x38" name="isMaxpool" access="W" description="Data signal of isMaxpool" range="32">
                    <fields>
                        <field offset="0" width="1" name="isMaxpool" access="W" description="Bit 0 to 0 of isMaxpool"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="is_1x1" access="W" description="Data signal of is_1x1" range="32">
                    <fields>
                        <field offset="0" width="1" name="is_1x1" access="W" description="Bit 0 to 0 of is_1x1"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="stride" access="W" description="Data signal of stride" range="32">
                    <fields>
                        <field offset="0" width="32" name="stride" access="W" description="Bit 31 to 0 of stride"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="in_channels"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="out_channels"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="quant_M"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="quant_n"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="isMaxpool"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="is_1x1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="stride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:axi_in:axi_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="axi_in" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="512" portPrefix="axi_in_">
            <ports>
                <port>axi_in_TDATA</port>
                <port>axi_in_TKEEP</port>
                <port>axi_in_TLAST</port>
                <port>axi_in_TREADY</port>
                <port>axi_in_TSTRB</port>
                <port>axi_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axi_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axi_out" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="512" portPrefix="axi_out_">
            <ports>
                <port>axi_out_TDATA</port>
                <port>axi_out_TKEEP</port>
                <port>axi_out_TLAST</port>
                <port>axi_out_TREADY</port>
                <port>axi_out_TSTRB</port>
                <port>axi_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="axi_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_width, 0x10, 32, W, Data signal of img_width, </column>
                    <column name="s_axi_control">in_channels, 0x18, 32, W, Data signal of in_channels, </column>
                    <column name="s_axi_control">out_channels, 0x20, 32, W, Data signal of out_channels, </column>
                    <column name="s_axi_control">quant_M, 0x28, 32, W, Data signal of quant_M, </column>
                    <column name="s_axi_control">quant_n, 0x30, 32, W, Data signal of quant_n, </column>
                    <column name="s_axi_control">isMaxpool, 0x38, 32, W, Data signal of isMaxpool, </column>
                    <column name="s_axi_control">is_1x1, 0x40, 32, W, Data signal of is_1x1, </column>
                    <column name="s_axi_control">stride, 0x48, 32, W, Data signal of stride, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="axi_in">in, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="axi_out">out, both, 512, 64, 1, 1, 64, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_width">in, unsigned int</column>
                    <column name="in_channels">in, unsigned int</column>
                    <column name="out_channels">in, unsigned int</column>
                    <column name="quant_M">in, unsigned int</column>
                    <column name="quant_n">in, unsigned int</column>
                    <column name="isMaxpool">in, bool</column>
                    <column name="is_1x1">in, bool</column>
                    <column name="stride">in, unsigned int</column>
                    <column name="axi_in">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="axi_out">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="img_width">s_axi_control, register, name=img_width offset=0x10 range=32</column>
                    <column name="in_channels">s_axi_control, register, name=in_channels offset=0x18 range=32</column>
                    <column name="out_channels">s_axi_control, register, name=out_channels offset=0x20 range=32</column>
                    <column name="quant_M">s_axi_control, register, name=quant_M offset=0x28 range=32</column>
                    <column name="quant_n">s_axi_control, register, name=quant_n offset=0x30 range=32</column>
                    <column name="isMaxpool">s_axi_control, register, name=isMaxpool offset=0x38 range=32</column>
                    <column name="is_1x1">s_axi_control, register, name=is_1x1 offset=0x40 range=32</column>
                    <column name="stride">s_axi_control, register, name=stride offset=0x48 range=32</column>
                    <column name="axi_in">axi_in, interface, </column>
                    <column name="axi_out">axi_out, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:123" status="valid" parentFunction="tinyyolohw" variable="img_width" isDirective="0" options="s_axilite port=img_width bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:124" status="valid" parentFunction="tinyyolohw" variable="in_channels" isDirective="0" options="s_axilite port=in_channels bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:125" status="valid" parentFunction="tinyyolohw" variable="out_channels" isDirective="0" options="s_axilite port=out_channels bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:126" status="valid" parentFunction="tinyyolohw" variable="quant_M" isDirective="0" options="s_axilite port=quant_M bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:127" status="valid" parentFunction="tinyyolohw" variable="quant_n" isDirective="0" options="s_axilite port=quant_n bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:128" status="valid" parentFunction="tinyyolohw" variable="isMaxpool" isDirective="0" options="s_axilite port=isMaxpool bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:129" status="valid" parentFunction="tinyyolohw" variable="is_1x1" isDirective="0" options="s_axilite port=is_1x1 bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:130" status="valid" parentFunction="tinyyolohw" variable="stride" isDirective="0" options="s_axilite port=stride bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:131" status="valid" parentFunction="tinyyolohw" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:132" status="valid" parentFunction="tinyyolohw" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:133" status="valid" parentFunction="tinyyolohw" variable="axi_in" isDirective="0" options="axis port=axi_in"/>
        <Pragma type="interface" location="../TinyYOLOHW_cmodel.cpp:134" status="valid" parentFunction="tinyyolohw" variable="axi_out" isDirective="0" options="axis port=axi_out"/>
    </PragmaReport>
</profile>

