  -----------------------------------------------------------------------------

                   --- Lukas Buetikofer --- 

  -----------------------------------------------------------------------------
  -----------------------------------------------------------------------------

    April 2014

  -----------------------------------------------------------------------------
  
  
   Content 
   -------
  
   V1495_BUSY_LOGIC.txt         :  This file.
   
                          
   SRC\                               :  Directory for VHDL source files.  
      v1495usr_demo                   :  Busy VHDL source files +
                                         Hardware Abstraction Layer Verilog netlist. 
  
   FIT\                               :  QuartusII project directory:
      v1495usr_demo.qpf               :  QuartusII project file.
      v1495usr_demo.qsf               :  QuartusII settings file.
      v1495usr_demo.rbf               :  Raw Binary File (to be used for 
                                         user FPGA firmware upgrade).
      v1495usr_demo.pin               :  Pinout report from latest fitting.
      

   
   System Requirements
   -------------------
   
   - Altera QuartusII 8.0 or later (Web/Full edition)
   - Cyclon family I FPGAs needs to be suported
          
   V1495 FPGA ARCHITECTURE:
   -----------------------

   The board hosts two Altera Cyclone FPGA:

   1) The VME FPGA is a EP1C6 device. It handles:
	* VME interface
	* USER FPGA interface 

   2) The USER FPGA is a EP1C4 device. It handles:
	* VME FPGA Interface
	* Delay lines interface
	* I/O interface

   Each FPGA can be upgraded via VME using the cvUpgrade utility ditributed by CAEN.
