Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 26 21:52:39 2018
| Host         : eecs-digital-15 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.985        0.000                      0                17113        0.054        0.000                      0                17113        3.000        0.000                       0                  7789  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clockgen2/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0    {0.000 7.692}        15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clockgen2/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.985        0.000                      0                17067        0.054        0.000                      0                17067        3.758        0.000                       0                  7739  
  clk_out2_clk_wiz_0         10.474        0.000                      0                   44        0.186        0.000                      0                   44        7.192        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                   8.554        0.000                      0                    2        0.506        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clockgen2/inst/clk_in1
  To Clock:  clockgen2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockgen2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockgen2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.341ns (5.494%)  route 5.865ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.865     4.580    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/ce_w2c
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y102        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.341ns (5.494%)  route 5.865ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.865     4.580    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/ce_w2c
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y102        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.341ns (5.494%)  route 5.865ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.865     4.580    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/ce_w2c
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/aclk
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y102        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.341ns (5.494%)  route 5.865ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.865     4.580    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/ce_w2c
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/aclk
    SLICE_X57Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y102        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.341ns (5.584%)  route 5.766ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.766     4.481    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y101        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.341ns (5.584%)  route 5.766ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.766     4.481    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][9]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y101        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.341ns (5.584%)  route 5.766ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.766     4.481    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/ce_w2c
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y101        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[1].ff_ai/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.341ns (5.584%)  route 5.766ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.766     4.481    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/ce_w2c
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[1].ff_ai/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[1].ff_ai/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y101        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[1].ff_ai
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.341ns (5.584%)  route 5.766ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.766     4.481    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/ce_w2c
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y101        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.341ns (5.584%)  route 5.766ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 7.569 - 9.615 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.321    -1.626    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X7Y93          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.341    -1.285 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6682, routed)        5.766     4.481    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/ce_w2c
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                   IBUF                         0.000     9.615 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    10.532    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     5.142 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     6.376    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.448 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.120     7.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X57Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[9]/C
                         clock pessimism              0.220     7.789    
                         clock uncertainty           -0.074     7.715    
    SLICE_X57Y101        FDRE (Setup_fdre_C_CE)      -0.150     7.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[9]
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.566    -0.848    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X57Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[6]
    SLICE_X56Y97         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.836    -1.275    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X56Y97         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.443    -0.832    
    SLICE_X56Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.649    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[1].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.511%)  route 0.213ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.571    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X31Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[1].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.715 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[1].ff_ar/Q
                         net (fo=2, routed)           0.213    -0.502    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/D[1]
    SLICE_X13Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.841    -1.270    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X13Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/C
                         clock pessimism              0.697    -0.573    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.016    -0.557    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.882%)  route 0.331ns (70.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.572    -0.842    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X29Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[0].ff_ar/Q
                         net (fo=2, routed)           0.331    -0.370    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[1].ff_ar[0]
    DSP48_X0Y40          DSP48E1                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.916    -1.194    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/aclk
    DSP48_X0Y40          DSP48E1                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.697    -0.497    
    DSP48_X0Y40          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066    -0.431    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[10].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.275ns (63.165%)  route 0.160ns (36.835%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.556    -0.858    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X54Y110        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=2, routed)           0.160    -0.533    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.422 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.422    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/q_asy[10]
    SLICE_X51Y109        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[10].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.828    -1.283    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X51Y109        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[10].ff/C
                         clock pessimism              0.692    -0.591    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.105    -0.486    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[10].ff
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.563    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X51Y89         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.655    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[0]
    SLICE_X50Y89         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.833    -1.278    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X50Y89         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.440    -0.838    
    SLICE_X50Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.721    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.564    -0.850    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y89         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.654    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[0]
    SLICE_X46Y89         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.835    -1.276    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X46Y89         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.439    -0.837    
    SLICE_X46Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.720    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.563    -0.851    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X43Y83         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.655    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[0]
    SLICE_X42Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.831    -1.280    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X42Y83         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.442    -0.838    
    SLICE_X42Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.721    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.561    -0.853    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X51Y85         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.657    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[8]
    SLICE_X50Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.830    -1.281    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X50Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.441    -0.840    
    SLICE_X50Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.723    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.591%)  route 0.199ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.560    -0.854    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/aclk
    SLICE_X56Y100        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.706 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.199    -0.506    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/mult_in_im[11]
    SLICE_X56Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.836    -1.275    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X56Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai/C
                         clock pessimism              0.697    -0.578    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.005    -0.573    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.154%)  route 0.163ns (36.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.557    -0.857    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X54Y109        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.693 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/Q
                         net (fo=2, routed)           0.163    -0.530    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.415 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.415    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/q_asy[8]
    SLICE_X51Y109        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.828    -1.283    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X51Y109        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
                         clock pessimism              0.692    -0.591    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.105    -0.486    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.615       5.615      XADC_X0Y0        xadc_demo/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y40     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y30     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y32     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y32     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y31     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y31     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X0Y33     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X50Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X46Y113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X46Y113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X46Y113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X46Y113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X46Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X46Y115    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.474ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/high_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.419ns (51.895%)  route 2.242ns (48.105%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 13.409 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.528     2.984    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X7Y135         FDRE                                         r  fft_histogram/high_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.191    13.409    fft_histogram/clk_out2
    SLICE_X7Y135         FDRE                                         r  fft_histogram/high_reg[0]/C
                         clock pessimism              0.279    13.688    
                         clock uncertainty           -0.079    13.608    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.150    13.458    fft_histogram/high_reg[0]
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 10.474    

Slack (MET) :             10.474ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/high_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.419ns (51.895%)  route 2.242ns (48.105%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 13.409 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.528     2.984    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X7Y135         FDRE                                         r  fft_histogram/high_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.191    13.409    fft_histogram/clk_out2
    SLICE_X7Y135         FDRE                                         r  fft_histogram/high_reg[1]/C
                         clock pessimism              0.279    13.688    
                         clock uncertainty           -0.079    13.608    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.150    13.458    fft_histogram/high_reg[1]
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 10.474    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.419ns (53.689%)  route 2.087ns (46.311%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 13.352 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.372     2.829    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.134    13.352    fft_histogram/clk_out2
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[4]/C
                         clock pessimism              0.297    13.649    
                         clock uncertainty           -0.079    13.569    
    SLICE_X8Y139         FDRE (Setup_fdre_C_CE)      -0.119    13.450    fft_histogram/max_val_reg[4]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.419ns (53.689%)  route 2.087ns (46.311%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 13.352 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.372     2.829    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.134    13.352    fft_histogram/clk_out2
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[5]/C
                         clock pessimism              0.297    13.649    
                         clock uncertainty           -0.079    13.569    
    SLICE_X8Y139         FDRE (Setup_fdre_C_CE)      -0.119    13.450    fft_histogram/max_val_reg[5]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.419ns (53.689%)  route 2.087ns (46.311%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 13.352 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.372     2.829    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.134    13.352    fft_histogram/clk_out2
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[6]/C
                         clock pessimism              0.297    13.649    
                         clock uncertainty           -0.079    13.569    
    SLICE_X8Y139         FDRE (Setup_fdre_C_CE)      -0.119    13.450    fft_histogram/max_val_reg[6]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.419ns (53.689%)  route 2.087ns (46.311%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 13.352 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.372     2.829    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.134    13.352    fft_histogram/clk_out2
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[7]/C
                         clock pessimism              0.297    13.649    
                         clock uncertainty           -0.079    13.569    
    SLICE_X8Y139         FDRE (Setup_fdre_C_CE)      -0.119    13.450    fft_histogram/max_val_reg[7]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.419ns (53.890%)  route 2.070ns (46.110%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 13.351 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.355     2.812    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.133    13.351    fft_histogram/clk_out2
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[0]/C
                         clock pessimism              0.297    13.648    
                         clock uncertainty           -0.079    13.568    
    SLICE_X8Y138         FDRE (Setup_fdre_C_CE)      -0.119    13.449    fft_histogram/max_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.419ns (53.890%)  route 2.070ns (46.110%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 13.351 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.355     2.812    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.133    13.351    fft_histogram/clk_out2
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[1]/C
                         clock pessimism              0.297    13.648    
                         clock uncertainty           -0.079    13.568    
    SLICE_X8Y138         FDRE (Setup_fdre_C_CE)      -0.119    13.449    fft_histogram/max_val_reg[1]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.419ns (53.890%)  route 2.070ns (46.110%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 13.351 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.355     2.812    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.133    13.351    fft_histogram/clk_out2
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[2]/C
                         clock pessimism              0.297    13.648    
                         clock uncertainty           -0.079    13.568    
    SLICE_X8Y138         FDRE (Setup_fdre_C_CE)      -0.119    13.449    fft_histogram/max_val_reg[2]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.419ns (53.890%)  route 2.070ns (46.110%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 13.351 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.974     0.974    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -4.320 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -3.023    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.947 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.270    -1.677    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     0.169 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=4, routed)           1.282     1.451    fft_histogram/doutb[8]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.097     1.548 r  fft_histogram/max_val[15]_i_13/O
                         net (fo=1, routed)           0.000     1.548    fft_histogram/max_val[15]_i_13_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.927 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.433     2.360    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.097     2.457 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.355     2.812    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                   IBUF                         0.000    15.385 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.916    16.301    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    10.911 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    12.146    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.218 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          1.133    13.351    fft_histogram/clk_out2
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[3]/C
                         clock pessimism              0.297    13.648    
                         clock uncertainty           -0.079    13.568    
    SLICE_X8Y138         FDRE (Setup_fdre_C_CE)      -0.119    13.449    fft_histogram/max_val_reg[3]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 10.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_histogram/blank1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.823    fft_histogram/clk_out2
    SLICE_X6Y132         FDRE                                         r  fft_histogram/blank1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.659 f  fft_histogram/blank1_reg/Q
                         net (fo=1, routed)           0.081    -0.578    fft_histogram/blank1
    SLICE_X7Y132         LUT2 (Prop_lut2_I1_O)        0.045    -0.533 r  fft_histogram/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.533    fft_histogram/pixel[0]_i_1_n_0
    SLICE_X7Y132         FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -1.251    fft_histogram/clk_out2
    SLICE_X7Y132         FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.441    -0.810    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.091    -0.719    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fft_histogram/max_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.567    -0.847    fft_histogram/clk_out2
    SLICE_X9Y138         FDRE                                         r  fft_histogram/max_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  fft_histogram/max_val_reg[13]/Q
                         net (fo=3, routed)           0.166    -0.539    fft_histogram/max_val_reg_n_0_[13]
    SLICE_X9Y138         LUT4 (Prop_lut4_I3_O)        0.045    -0.494 r  fft_histogram/max_val[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    fft_histogram/max_val[13]_i_1_n_0
    SLICE_X9Y138         FDRE                                         r  fft_histogram/max_val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X9Y138         FDRE                                         r  fft_histogram/max_val_reg[13]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X9Y138         FDRE (Hold_fdre_C_D)         0.091    -0.756    fft_histogram/max_val_reg[13]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.585ns (70.920%)  route 0.240ns (29.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.601    -0.813    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.585    -0.228 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=3, routed)           0.240     0.012    fft_histogram/doutb[15]
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[15]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X9Y139         FDRE (Hold_fdre_C_D)         0.075    -0.756    fft_histogram/max_val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.585ns (70.062%)  route 0.250ns (29.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.601    -0.813    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585    -0.228 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=4, routed)           0.250     0.022    fft_histogram/doutb[9]
    SLICE_X9Y137         FDRE                                         r  fft_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.836    -1.275    fft_histogram/clk_out2
    SLICE_X9Y137         FDRE                                         r  fft_histogram/hheight_reg[4]/C
                         clock pessimism              0.442    -0.833    
    SLICE_X9Y137         FDRE (Hold_fdre_C_D)         0.070    -0.763    fft_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.585ns (70.445%)  route 0.245ns (29.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.601    -0.813    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    -0.228 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=3, routed)           0.245     0.018    fft_histogram/doutb[3]
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[3]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.063    -0.768    fft_histogram/max_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.585ns (70.454%)  route 0.245ns (29.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.601    -0.813    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    -0.228 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           0.245     0.017    fft_histogram/doutb[4]
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X8Y139         FDRE                                         r  fft_histogram/max_val_reg[4]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X8Y139         FDRE (Hold_fdre_C_D)         0.059    -0.772    fft_histogram/max_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.585ns (71.043%)  route 0.238ns (28.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.601    -0.813    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.585    -0.228 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=4, routed)           0.238     0.011    fft_histogram/doutb[12]
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[12]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X9Y139         FDRE (Hold_fdre_C_D)         0.047    -0.784    fft_histogram/max_val_reg[12]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.585ns (70.530%)  route 0.244ns (29.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.601    -0.813    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y54         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    -0.228 r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=3, routed)           0.244     0.017    fft_histogram/doutb[1]
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X8Y138         FDRE                                         r  fft_histogram/max_val_reg[1]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.052    -0.779    fft_histogram/max_val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 fft_histogram/max_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.326ns (43.095%)  route 0.430ns (56.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.567    -0.847    fft_histogram/clk_out2
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.706 f  fft_histogram/max_val_reg[14]/Q
                         net (fo=2, routed)           0.079    -0.627    fft_histogram/max_val_reg_n_0_[14]
    SLICE_X8Y139         LUT4 (Prop_lut4_I1_O)        0.049    -0.578 r  fft_histogram/max_val[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.578    fft_histogram/max_val[15]_i_6_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.487 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.217    -0.270    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.135    -0.090    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[10]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X9Y139         FDRE (Hold_fdre_C_CE)       -0.039    -0.886    fft_histogram/max_val_reg[10]
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 fft_histogram/max_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/max_val_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.326ns (43.095%)  route 0.430ns (56.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.567    -0.847    fft_histogram/clk_out2
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.706 f  fft_histogram/max_val_reg[14]/Q
                         net (fo=2, routed)           0.079    -0.627    fft_histogram/max_val_reg_n_0_[14]
    SLICE_X8Y139         LUT4 (Prop_lut4_I1_O)        0.049    -0.578 r  fft_histogram/max_val[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.578    fft_histogram/max_val[15]_i_6_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.487 r  fft_histogram/max_val_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.217    -0.270    fft_histogram/max_val_reg[15]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  fft_histogram/max_val[15]_i_2/O
                         net (fo=17, routed)          0.135    -0.090    fft_histogram/max_val[15]_i_2_n_0
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clockgen2/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clockgen2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clockgen2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clockgen2/inst/clkout2_buf/O
                         net (fo=42, routed)          0.838    -1.273    fft_histogram/clk_out2
    SLICE_X9Y139         FDRE                                         r  fft_histogram/max_val_reg[11]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X9Y139         FDRE (Hold_fdre_C_CE)       -0.039    -0.886    fft_histogram/max_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.795    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y54     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y17   clockgen2/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y132     fft_histogram/blank1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y137     fft_histogram/hheight_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y137     fft_histogram/hheight_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y137     fft_histogram/hheight_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y138     fft_histogram/hheight_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y137     fft_histogram/hheight_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y136     fft_histogram/hheight_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y132     fft_histogram/blank1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y132     fft_histogram/blank1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y138     fft_histogram/hheight_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y138     fft_histogram/hheight_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y132     fft_histogram/blank1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y132     fft_histogram/blank1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y137     fft_histogram/hheight_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y138     fft_histogram/hheight_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y138     fft_histogram/hheight_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockgen2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clockgen2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockgen2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.528ns (36.638%)  route 0.913ns (63.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.366     3.696    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.313     4.009 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.913     4.922    clockgen/counter
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.215     5.137 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.137    clockgen/clock_25mhz_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.045    13.308    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.388    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X53Y97         FDRE (Setup_fdre_C_D)        0.030    13.691    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.528ns (36.638%)  route 0.913ns (63.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.366     3.696    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.313     4.009 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.913     4.922    clockgen/counter
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.215     5.137 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.137    clockgen/counter_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.045    13.308    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/C
                         clock pessimism              0.388    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X53Y97         FDRE (Setup_fdre_C_D)        0.064    13.725    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  8.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.652    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.411     2.204    clockgen/clock_25mhz
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.249 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     2.249    clockgen/clock_25mhz_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.594     2.032    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.380     1.652    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.091     1.743    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.226ns (34.132%)  route 0.436ns (65.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.652    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.780 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.436     2.216    clockgen/counter
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.314 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     2.314    clockgen/counter_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.594     2.032    clockgen/CLK100MHZ
    SLICE_X53Y97         FDRE                                         r  clockgen/counter_reg/C
                         clock pessimism             -0.380     1.652    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.107     1.759    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.555    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97  clockgen/clock_25mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97  clockgen/counter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/clock_25mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/clock_25mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/counter_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/counter_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/clock_25mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/clock_25mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/counter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97  clockgen/counter_reg/C



