v 20130925 2
C 38700 42500 1 0 0 sramcell.sym
{
T 39000 43150 5 10 1 1 0 0 1
source=sramcell.sch
T 39850 42850 5 10 1 1 0 0 1
refdes=B0
}
C 40800 42500 1 0 0 sramcell.sym
{
T 41100 43150 5 10 1 1 0 0 1
source=sramcell.sch
T 41950 42850 5 10 1 1 0 0 1
refdes=B1
}
C 42900 42500 1 0 0 sramcell.sym
{
T 43200 43150 5 10 1 1 0 0 1
source=sramcell.sch
T 44050 42850 5 10 1 1 0 0 1
refdes=B2
}
C 45000 42500 1 0 0 sramcell.sym
{
T 45300 43150 5 10 1 1 0 0 1
source=sramcell.sch
T 46150 42850 5 10 1 1 0 0 1
refdes=B3
}
N 39500 42500 45800 42500 4
N 39500 43900 45800 43900 4
C 38100 42900 1 0 0 in-1.sym
{
T 38100 43200 5 10 0 0 0 0 1
device=INPUT
T 38450 43150 5 10 1 1 180 0 1
refdes=P0
}
C 40200 42900 1 0 0 in-1.sym
{
T 40200 43200 5 10 0 0 0 0 1
device=INPUT
T 40550 43150 5 10 1 1 180 0 1
refdes=P1
}
C 42300 42900 1 0 0 in-1.sym
{
T 42300 43200 5 10 0 0 0 0 1
device=INPUT
T 42650 43150 5 10 1 1 180 0 1
refdes=P2
}
C 44400 42900 1 0 0 in-1.sym
{
T 44400 43200 5 10 0 0 0 0 1
device=INPUT
T 44750 43150 5 10 1 1 180 0 1
refdes=P3
}
C 39300 44100 1 0 0 3.3V-plus-1.sym
C 42500 42200 1 0 0 gnd-1.sym
N 40300 43400 40300 44100 4
N 40300 44100 46600 44100 4
N 46600 44100 46600 43400 4
N 38700 43400 38700 44000 4
N 38700 44000 45000 44000 4
N 45000 44000 45000 43400 4
N 44500 43400 44500 44100 4
N 42900 43400 42900 44000 4
N 42400 43400 42400 44100 4
N 40800 43400 40800 44000 4
N 39500 43900 39500 44100 4
C 46400 46600 1 0 0 flipflop.sym
{
T 46800 47300 5 10 1 1 0 0 1
source=flipflop.sch
T 47500 47100 5 10 1 1 0 0 1
refdes=S?
}
C 43900 46500 1 0 1 pdtc124.sym
{
T 44000 46600 5 10 1 1 0 6 1
refdes=Q?
T 43200 47000 5 10 0 1 0 6 1
footprint=sot323-bjt
T 43800 47200 5 10 0 1 0 6 1
value=PDTC124TU
}
C 43900 47100 1 0 1 2n7002.sym
{
T 43600 47400 5 10 1 1 0 6 1
refdes=M?
T 43800 47900 5 10 0 1 0 6 1
value=2N7002P
T 43400 47700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 42400 47700 5 10 0 1 0 6 1
device=NMOS
}
C 42500 46200 1 0 0 gnd-1.sym
N 43500 47200 43500 47000 4
C 41200 47100 1 0 0 2n7002.sym
{
T 41400 47400 5 10 1 1 0 0 1
refdes=M?
T 41300 47900 5 10 0 1 0 0 1
value=2N7002P
T 41700 47700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 42700 47700 5 10 0 1 0 0 1
device=NMOS
}
C 41200 46500 1 0 0 2n7002.sym
{
T 41400 46800 5 10 1 1 0 0 1
refdes=M?
T 41300 47300 5 10 0 1 0 0 1
value=2N7002P
T 41700 47100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 42700 47100 5 10 0 1 0 0 1
device=NMOS
}
N 41600 47000 41600 47200 4
C 44500 47300 1 0 1 in-1.sym
{
T 44500 47600 5 10 0 0 0 6 1
device=INPUT
T 44550 47450 5 10 1 1 180 6 1
refdes=Pop
}
C 40600 46700 1 0 0 in-1.sym
{
T 40600 47000 5 10 0 0 0 0 1
device=INPUT
T 40550 46850 5 10 1 1 180 0 1
refdes=Inc
}
N 41600 46500 43500 46500 4
N 41600 47700 43500 47700 4
N 40000 47400 41200 47400 4
N 43900 46800 44900 46800 4
N 44900 46800 44900 44100 4
N 40000 47400 40000 45300 4
N 40000 45300 41000 45300 4
C 41000 45000 1 0 0 not.sym
{
T 41250 45250 5 10 1 1 0 0 1
refdes=S?
}
C 42600 45000 1 0 0 not.sym
{
T 42850 45250 5 10 1 1 0 0 1
refdes=S?
}
N 41800 45300 42600 45300 4
N 41400 45600 43000 45600 4
C 40800 45500 1 0 0 in-1.sym
{
T 40800 45800 5 10 0 0 0 0 1
device=INPUT
T 40750 45650 5 10 1 1 180 0 1
refdes=Vpush
}
C 41300 44700 1 0 0 gnd-1.sym
C 42900 44700 1 0 0 gnd-1.sym
C 42700 47700 1 90 0 resistor-load.sym
{
T 42300 48000 5 10 0 0 90 0 1
device=RESISTOR
T 42400 47900 5 10 1 1 90 0 1
refdes=R?
T 42600 48100 5 10 0 1 90 0 1
footprint=0603-boxed
T 42600 48100 5 10 0 1 90 0 1
value=3k3
}
C 42000 48500 1 0 0 in-1.sym
{
T 42000 48800 5 10 0 0 0 0 1
device=INPUT
T 41950 48650 5 10 1 1 180 0 1
refdes=Vp
}
N 43000 48100 42600 47700 4
N 43000 48100 46400 48100 4
C 41500 44900 1 270 0 pdtc124.sym
{
T 42100 44800 5 10 1 1 270 0 1
refdes=Q?
T 42000 44200 5 10 0 1 270 0 1
footprint=sot323-bjt
T 42200 44800 5 10 0 1 270 0 1
value=PDTC124TU
}
C 43100 44900 1 270 0 pdtc124.sym
{
T 43700 44800 5 10 1 1 270 0 1
refdes=Q?
T 43600 44200 5 10 0 1 270 0 1
footprint=sot323-bjt
T 43800 44800 5 10 0 1 270 0 1
value=PDTC124TU
}
N 41800 45300 41800 44900 4
C 41500 44200 1 0 0 gnd-1.sym
C 43100 44200 1 0 0 gnd-1.sym
N 43600 44500 43600 44100 4
C 45200 47200 1 0 0 not.sym
{
T 45450 47450 5 10 1 1 0 0 1
refdes=S?
}
N 42600 48600 45600 48600 4
N 45600 48600 45600 47800 4
N 45200 48100 45200 47500 4
N 46400 48100 46400 47700 4
N 46000 47500 46400 47500 4
C 42800 47100 1 0 0 2n7002.sym
{
T 42900 47900 5 10 0 1 0 0 1
value=2N7002P
T 43300 47700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44300 47700 5 10 0 1 0 0 1
device=NMOS
T 43000 47400 5 10 1 1 0 0 1
refdes=M?
}
C 42800 46500 1 0 0 2n7002.sym
{
T 42900 47300 5 10 0 1 0 0 1
value=2N7002P
T 43300 47100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44300 47100 5 10 0 1 0 0 1
device=NMOS
T 43000 46800 5 10 1 1 0 0 1
refdes=M?
}
N 43200 47000 43200 47200 4
N 41600 46500 41600 46600 4
N 43200 46600 43200 46500 4
N 43500 46500 43500 46600 4
N 41600 47600 41600 47700 4
N 43200 47700 43200 47600 4
N 43500 47600 43500 47700 4
C 42200 46700 1 0 0 in-1.sym
{
T 42200 47000 5 10 0 0 0 0 1
device=INPUT
T 42150 46850 5 10 1 1 180 0 1
refdes=Set
}
C 42200 47300 1 0 0 in-1.sym
{
T 42200 47600 5 10 0 0 0 0 1
device=INPUT
T 42150 47450 5 10 1 1 180 0 1
refdes=V
}
C 47100 46300 1 0 0 gnd-1.sym
C 45500 46900 1 0 0 gnd-1.sym
C 47000 48100 1 0 0 3.3V-plus-1.sym
C 46500 46500 1 90 0 in-1.sym
{
T 46200 46500 5 10 0 0 90 0 1
device=INPUT
T 46350 46350 5 10 1 1 0 0 1
refdes=C2
}
C 39400 47300 1 0 0 in-1.sym
{
T 39400 47600 5 10 0 0 0 0 1
device=INPUT
T 39350 47450 5 10 1 1 180 0 1
refdes=A
}
N 42000 44500 42000 44000 4
N 43400 44900 43400 45300 4
C 46600 48000 1 0 0 in-1.sym
{
T 46600 48300 5 10 0 0 0 0 1
device=INPUT
T 47050 48250 5 10 1 1 180 0 1
refdes=Vdd
}
