<profile>

<section name = "Vitis HLS Report for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'" level="0">
<item name = "Date">Sat Sep 28 22:24:46 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">build_hls</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 6.053 ns, 0.96 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20006, 20006, 0.160 ms, 0.160 ms, 20001, 20001, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- OUTER_ROWS_OUTER_COLS">20004, 20004, 6, 1, 1, 20000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
