Analysis & Synthesis report for single_cycle_computer_lab_3
Sun May 08 23:51:24 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|alu_unit:b2v_ALU
 10. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_inst1
 11. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|constant_value_gen:b2v_inst10
 12. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|constant_value_gen:b2v_inst109
 13. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst113
 14. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst4
 15. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst6
 16. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R0
 17. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R1
 18. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R2
 19. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R3
 20. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R4
 21. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R5
 22. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R6
 23. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R7
 24. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R8
 25. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R9
 26. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R10
 27. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R11
 28. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R12
 29. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:SP
 30. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:LR
 31. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:PC
 32. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_000_0
 33. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_001_0
 34. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_010_0
 35. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_011_0
 36. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_100_0
 37. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_000_1
 38. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_001_1
 39. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_010_1
 40. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_011_1
 41. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_100_1
 42. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst703
 43. Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_PC
 44. Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_PC"
 45. Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:PC"
 46. Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|instruction_memory:b2v_inst"
 47. Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath"
 48. Port Connectivity Checks: "single_cycle_computer_all:dut"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 08 23:51:24 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; single_cycle_computer_lab_3                 ;
; Top-level Entity Name           ; tester_module                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+
; Option                                                                          ; Setting            ; Default Value               ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                             ;
; Top-level entity name                                                           ; tester_module      ; single_cycle_computer_lab_3 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                   ;
; Use smart compilation                                                           ; Off                ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                          ;
; Enable compact report table                                                     ; Off                ; Off                         ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                        ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                         ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                         ;
; Preserve fewer node names                                                       ; On                 ; On                          ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                      ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                   ;
; State Machine Processing                                                        ; Auto               ; Auto                        ;
; Safe State Machine                                                              ; Off                ; Off                         ;
; Extract Verilog State Machines                                                  ; On                 ; On                          ;
; Extract VHDL State Machines                                                     ; On                 ; On                          ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                         ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                        ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                          ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                          ;
; Parallel Synthesis                                                              ; On                 ; On                          ;
; DSP Block Balancing                                                             ; Auto               ; Auto                        ;
; NOT Gate Push-Back                                                              ; On                 ; On                          ;
; Power-Up Don't Care                                                             ; On                 ; On                          ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                         ;
; Remove Duplicate Registers                                                      ; On                 ; On                          ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                         ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                         ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                         ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                         ;
; Ignore SOFT Buffers                                                             ; On                 ; On                          ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                         ;
; Optimization Technique                                                          ; Balanced           ; Balanced                    ;
; Carry Chain Length                                                              ; 70                 ; 70                          ;
; Auto Carry Chains                                                               ; On                 ; On                          ;
; Auto Open-Drain Pins                                                            ; On                 ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                         ;
; Auto ROM Replacement                                                            ; On                 ; On                          ;
; Auto RAM Replacement                                                            ; On                 ; On                          ;
; Auto DSP Block Replacement                                                      ; On                 ; On                          ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                        ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                          ;
; Strict RAM Replacement                                                          ; Off                ; Off                         ;
; Allow Synchronous Control Signals                                               ; On                 ; On                          ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                         ;
; Auto Resource Sharing                                                           ; Off                ; Off                         ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                         ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                         ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                          ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                         ;
; Timing-Driven Synthesis                                                         ; On                 ; On                          ;
; Report Parameter Settings                                                       ; On                 ; On                          ;
; Report Source Assignments                                                       ; On                 ; On                          ;
; Report Connectivity Checks                                                      ; On                 ; On                          ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                         ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                           ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation          ;
; HDL message level                                                               ; Level2             ; Level2                      ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                         ;
; Clock MUX Protection                                                            ; On                 ; On                          ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                         ;
; Block Design Naming                                                             ; Auto               ; Auto                        ;
; SDC constraint protection                                                       ; Off                ; Off                         ;
; Synthesis Effort                                                                ; Auto               ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                          ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                         ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                      ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                        ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                          ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                          ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                         ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; single_cycle_computer_datapath_verilog.v ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v ;         ;
; constant_value_gen.v                     ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/constant_value_gen.v                     ;         ;
; w_bit_two_to_one_mux.v                   ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_two_to_one_mux.v                   ;         ;
; w_bit_four_to_one_mux.v                  ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_four_to_one_mux.v                  ;         ;
; registers_two.v                          ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/registers_two.v                          ;         ;
; alu_unit.v                               ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/alu_unit.v                               ;         ;
; register_file.v                          ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v                          ;         ;
; immediate_extender.v                     ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/immediate_extender.v                     ;         ;
; barrel_shifter.v                         ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/barrel_shifter.v                         ;         ;
; full_adder.v                             ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/full_adder.v                             ;         ;
; single_cycle_computer_controller.v       ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_controller.v       ;         ;
; data_memory.v                            ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/data_memory.v                            ;         ;
; instruction_memory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v                     ;         ;
; single_cycle_computer_all.v              ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v              ;         ;
; tester_module.v                          ; yes             ; User Verilog HDL File        ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v                          ;         ;
; single_cycle_computer_test_vectors.tv    ; yes             ; Auto-Found Unspecified File  ; C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_test_vectors.tv    ;         ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; a     ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+---------------+--------------+
; |tester_module             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 1    ; 0            ; |tester_module      ; tester_module ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|alu_unit:b2v_ALU ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_inst1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|constant_value_gen:b2v_inst10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                  ;
; constant_val   ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|constant_value_gen:b2v_inst109 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                   ;
; constant_val   ; 0     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst113 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R11 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:SP ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:LR ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:PC ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_000_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_001_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_010_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_011_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_100_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_000_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_001_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_010_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_011_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_100_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst703 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_PC ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_PC" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:PC" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|instruction_memory:b2v_inst" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                        ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------+
; data_out[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath"                                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLAG_OUT ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (32 bits) it drives.  The 28 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_computer_all:dut"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Clock         ; Input  ; Info     ; Stuck at GND                                                                        ;
; RegisterOut_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegisterOut_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FLAG_OUT      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 08 23:51:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_computer_lab_3 -c single_cycle_computer_lab_3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_computer_datapath_verilog.v
    Info (12023): Found entity 1: single_cycle_computer_datapath_verilog File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file constant_value_gen.v
    Info (12023): Found entity 1: constant_value_gen File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/constant_value_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_128x8bit.v
    Info (12023): Found entity 1: memory_128x8bit File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/memory_128x8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file w_bit_two_to_one_mux.v
    Info (12023): Found entity 1: w_bit_two_to_one_mux File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_two_to_one_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file w_bit_four_to_one_mux.v
    Info (12023): Found entity 1: w_bit_four_to_one_mux File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_four_to_one_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twotofourdecoder.v
    Info (12023): Found entity 1: TwotoFourDecoder File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/TwotoFourDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers_two.v
    Info (12023): Found entity 1: registers_two File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/registers_two.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_unit.v
    Info (12023): Found entity 1: alu_unit File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/alu_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_extender.v
    Info (12023): Found entity 1: immediate_extender File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/immediate_extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shifter.v
    Info (12023): Found entity 1: barrel_shifter File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/barrel_shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_computer_datapath.bdf
    Info (12023): Found entity 1: single_cycle_computer_datapath
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_computer_controller.v
    Info (12023): Found entity 1: single_cycle_computer_controller File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_computer_all.v
    Info (12023): Found entity 1: single_cycle_computer_all File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tester_module.v
    Info (12023): Found entity 1: tester_module File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file computer_tb.v
    Info (12023): Found entity 1: computer_tb File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/computer_tb.v Line: 1
Info (12127): Elaborating entity "tester_module" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tester_module.v(14): object "RegisterOut_0_expected" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v Line: 14
Warning (10858): Verilog HDL warning at tester_module.v(15): object FLAG_OUT_expected used but never assigned File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v Line: 15
Info (12128): Elaborating entity "single_cycle_computer_all" for hierarchy "single_cycle_computer_all:dut" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v Line: 24
Info (12128): Elaborating entity "single_cycle_computer_controller" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_controller:controller" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 38
Info (12128): Elaborating entity "single_cycle_computer_datapath_verilog" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 59
Info (12128): Elaborating entity "alu_unit" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|alu_unit:b2v_ALU" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 94
Info (12128): Elaborating entity "instruction_memory" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|instruction_memory:b2v_inst" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 100
Warning (10030): Net "mem.data_a" at instruction_memory.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v Line: 8
Warning (10030): Net "mem.waddr_a" at instruction_memory.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v Line: 8
Warning (10030): Net "mem.we_a" at instruction_memory.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v Line: 8
Info (12128): Elaborating entity "registers_two" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|registers_two:b2v_inst1" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 108
Info (12128): Elaborating entity "constant_value_gen" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|constant_value_gen:b2v_inst10" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 113
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|barrel_shifter:b2v_inst107" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 122
Info (12128): Elaborating entity "constant_value_gen" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|constant_value_gen:b2v_inst109" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 126
Info (12128): Elaborating entity "w_bit_two_to_one_mux" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst113" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 135
Info (12128): Elaborating entity "data_memory" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|data_memory:b2v_inst3" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 145
Info (12128): Elaborating entity "w_bit_two_to_one_mux" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|w_bit_two_to_one_mux:b2v_inst4" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 152
Info (12128): Elaborating entity "immediate_extender" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|immediate_extender:b2v_inst5" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 159
Info (12128): Elaborating entity "register_file" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 180
Info (12128): Elaborating entity "registers_two" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|registers_two:R0" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v Line: 52
Info (12128): Elaborating entity "w_bit_four_to_one_mux" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|register_file:b2v_inst7|w_bit_four_to_one_mux:mux_000_0" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v Line: 74
Info (12128): Elaborating entity "full_adder" for hierarchy "single_cycle_computer_all:dut|single_cycle_computer_datapath_verilog:datapath|full_adder:b2v_inst8" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v Line: 194
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[31]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[30]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[29]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[28]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[27]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[26]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[25]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[24]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[23]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[22]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[21]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[20]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[19]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[18]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[17]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[16]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[15]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[14]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[13]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[12]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[11]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[10]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[9]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[8]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[7]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[6]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[5]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
    Warning (12110): Net "single_cycle_computer_all:dut|FLAG_OUT[4]" is missing source, defaulting to GND File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v Line: 13
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/output_files/single_cycle_computer_lab_3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "a" File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v Line: 1
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4804 megabytes
    Info: Processing ended: Sun May 08 23:51:25 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/output_files/single_cycle_computer_lab_3.map.smsg.


