.syntax unified
.cpu cortex-m4
.thumb

// q locate in the top half of the register
.macro plant_red q, qa, qinv, tmp
 mul \tmp, \tmp, \qinv
 // tmp*qinv mod 2^2n/ 2^n; in high half
 smlatt \tmp, \tmp, \q, \qa
 // result in high half
.endm

.macro doublebasemul_frombytes_asm_acc rptr, bptr, zeta, poly0, poly1, poly3, res0, tmp, tmp2, q, qa, qinv

 ldr \poly0, [\bptr], #8

 ldr \res0, [\rptr]
 smulwt \tmp, \zeta, \poly1
 // b_1*zeta*qinv*plant_const; in low half
 smlabt \tmp, \tmp, \q, \qa
 // b_1*zeta
 smultt \tmp, \poly0, \tmp
 // a_1*b_1*zeta <2^32
 smlabb \tmp, \poly0, \poly1, \tmp
 // a1*b1*zeta+a0*b0
 plant_red \q, \qa, \qinv, \tmp
 // r[0] in upper half of tmp

 smuadx \tmp2, \poly0, \poly1
 plant_red \q, \qa, \qinv, \tmp2

 // r[1] in upper half of tmp2
 pkhtb \tmp, \tmp2, \tmp, asr #16
 uadd16 \res0, \res0, \tmp
 str \res0, [\rptr], #8 // @slothy:core

 neg \zeta, \zeta

 ldr \poly0, [\bptr, #-4]
 ldr \res0, [\rptr, #-4]

 smulwt \tmp, \zeta, \poly3
 smlabt \tmp, \tmp, \q, \qa
 smultt \tmp, \poly0, \tmp
 smlabb \tmp, \poly0, \poly3, \tmp
 plant_red \q, \qa, \qinv, \tmp
 // r[0] in upper half of tmp

 smuadx \tmp2, \poly0, \poly3
 plant_red \q, \qa, \qinv, \tmp2
 // r[1] in upper half of tmp2
 pkhtb \tmp, \tmp2, \tmp, asr #16
 uadd16 \res0, \res0, \tmp
 str \res0, [\rptr, #-4]
.endm

// reduce 2 registers
.macro deserialize aptr, tmp, tmp2, tmp3, t0, t1
 ldrb.w \tmp, [\aptr, #2]
 ldrh.w \tmp2, [\aptr, #3]
 ldrb.w \tmp3, [\aptr, #5]
 ldrh.w \t0, [\aptr], #6

 ubfx.w \t1, \t0, #12, #4
 ubfx.w \t0, \t0, #0, #12
 orr \t1, \t1, \tmp, lsl #4
 orr \t0, \t0, \t1, lsl #16
 // tmp is free now
 ubfx.w \t1, \tmp2, #12, #4
 ubfx.w \tmp, \tmp2, #0, #12
 orr \t1, \t1, \tmp3, lsl #4
 orr \t1, \tmp, \t1, lsl #16
.endm

// void frombytes_mul_asm_acc(int16_t *r, const int16_t *b, const unsigned char *a, const int32_t zetas[64])
.global frombytes_mul_asm_acc_opt_m7
.type frombytes_mul_asm_acc_opt_m7, %function
.align 2
frombytes_mul_asm_acc_opt_m7:
 push {r4-r11, r14}

 rptr    .req r0
 bptr    .req r1
 aptr    .req r2
 zetaptr .req r3
 t0      .req r4
 t1      .req r5
 tmp     .req r6
 tmp2    .req r7
 tmp3    .req r8
 q       .req r9
 qa      .req r10
 qinv    .req r11
 zeta    .req r12
 ctr     .req r14

 movw qa, #26632
 movt  q, #3329
 ### qinv=0x6ba8f301
 movw qinv, #62209
 movt qinv, #27560

 add ctr, rptr, #64*4*2
 vmov s0, ctr
                                       // Instructions:    10
                                       // Expected cycles: 10
                                       // Expected IPC:    1.00
                                       //
                                       // Cycle bound:     10.0
                                       // IPC bound:       1.00
                                       //
                                       // Wall time:     0.02s
                                       // User time:     0.02s
                                       //
                                       // ----- cycle (expected) ------>
                                       // 0                        25
                                       // |------------------------|----
        ldrh.w r12, [r2], #6           // *.............................
        ldrb.w r7, [r2, #-4]           // .*............................
        ldr.w r4, [r3], #4             // ..*...........................
        ubfx.w r5, r12, #12, #4        // ...*..........................
        orr r6, r5, r7, lsl #4         // ....*.........................
        ubfx.w r7, r12, #0, #12        // .....*........................
        orr r8, r7, r6, lsl #16        // ......*.......................
        ldr r6, [r1], #8               // ......*.......................
        smulwt r5, r4, r8              // .......*......................
        smlabt r12, r5, r9, r10        // .........*....................

                                         // ------ cycle (expected) ------>
                                         // 0                        25
                                         // |------------------------|-----
        // ldrh.w r12, [r2], #6          // *..............................
        // ldrb.w r7, [r2, #-4]          // .*.............................
        // ldr.w r4, [r3], #4            // ..*............................
        // ubfx.w r5, r12, #12, #4       // ...*...........................
        // orr r7, r5, r7, lsl #4        // ....*..........................
        // ubfx.w r12, r12, #0, #12      // .....*.........................
        // orr r8, r12, r7, lsl #16      // ......*........................
        // ldr r6, [r1], #8              // ......*........................
        // smulwt r12, r4, r8            // .......*.......................
        // smlabt r12, r12, r9, r10      // .........*.....................

        push {ctr}
        vmov ctr, s0
        sub ctr, ctr, #8
        vmov s0, ctr
        pop {ctr}
1:
                                          // Instructions:    42
                                          // Expected cycles: 21
                                          // Expected IPC:    2.00
                                          //
                                          // Cycle bound:     31.0
                                          // IPC bound:       1.35
                                          //
                                          // Wall time:     40.21s
                                          // User time:     40.21s
                                          //
                                          // ----- cycle (expected) ------>
                                          // 0                        25
                                          // |------------------------|----
        smultt r12, r6, r12               // *.............................
        ldrh.w r7, [r2, #-3]              // *.............................
        smlabb r5, r6, r8, r12            // .*............................
        ldrb.w r12, [r2, #-1]             // .*............................
        smuadx r8, r6, r8                 // ..*...........................
        neg r4, r4                        // ..*...........................
        ubfx.w r6, r7, #12, #4            // ...*..........................
        mul r5, r5, r11                   // ...*..........................
        mul r8, r8, r11                   // ....*.........................
        orr r12, r6, r12, lsl #4          // ....*.........................
        ubfx.w r6, r7, #0, #12            // .....*........................
        smlatt r7, r5, r9, r10            // .....*........................
        orr r5, r6, r12, lsl #16          // ......*.......................
        smlatt r12, r8, r9, r10           // ......*.......................
        smulwt r6, r4, r5                 // .......*......................
        ldr r4, [r1, #-4]                 // .......*......................
        pkhtb r7, r12, r7, asr #16        // ........*.....................
        ldr r14, [r0]                     // ........*.....................
        smlabt r6, r6, r9, r10            // .........*....................
        ldrh.w r12, [r2], #6              // .........e....................
        uadd16 r14, r14, r7               // ..........*...................
        smuadx r8, r4, r5                 // ..........*...................
        smultt r6, r4, r6                 // ...........*..................
        ldrb.w r7, [r2, #-4]              // ...........e..................
        smlabb r6, r4, r5, r6             // ............*.................
        ldr.w r4, [r3], #4                // ............e.................
        ubfx.w r5, r12, #12, #4           // .............e................
        mul r8, r8, r11                   // .............*................
        mul r6, r6, r11                   // ..............*...............
        orr r7, r5, r7, lsl #4            // ..............e...............
        ubfx.w r12, r12, #0, #12          // ...............e..............
        smlatt r5, r8, r9, r10            // ...............*..............
        orr r8, r12, r7, lsl #16          // ................e.............
        smlatt r7, r6, r9, r10            // ................*.............
        ldr r6, [r1], #8                  // .................e............
        smulwt r12, r4, r8                // .................e............
        str r14, [r0], #8                 // ..................*........... // @slothy:core
        ldr r14, [r0, #-4]                // ..................*...........
        pkhtb r5, r5, r7, asr #16         // ...................*..........
        smlabt r12, r12, r9, r10          // ...................e..........
        uadd16 r14, r14, r5               // ....................*.........
        str r14, [r0, #-4]                // ....................*.........

                                          // ------- cycle (expected) ------->
                                          // 0                        25
                                          // |------------------------|-------
        // ldr.w r12, [r3], #4            // ...e........'...........~........
        // ldrb.w r6, [r2, #2]            // ..e.........'..........~.........
        // ldrh.w r7, [r2, #3]            // ............*....................
        // ldrb.w r8, [r2, #5]            // ............'*...................
        // ldrh.w r4, [r2], #6            // e...........'........~...........
        // ubfx.w r5, r4, #12, #4         // ....e.......'............~.......
        // ubfx.w r4, r4, #0, #12         // ......e.....'..............~.....
        // orr r5, r5, r6, lsl #4         // .....e......'.............~......
        // orr r4, r4, r5, lsl #16        // .......e....'...............~....
        // ubfx.w r5, r7, #12, #4         // ............'..*.................
        // ubfx.w r6, r7, #0, #12         // ............'....*...............
        // orr r5, r5, r8, lsl #4         // ............'...*................
        // orr r5, r6, r5, lsl #16        // ............'.....*..............
        // ldr r8, [r1], #8               // ........e...'................~...
        // ldr r14, [r0]                  // ............'.......*............
        // smulwt r6, r12, r4             // ........e...'................~...
        // smlabt r6, r6, r9, r10         // ..........e.'..................~.
        // smultt r6, r8, r6              // ............*....................
        // smlabb r6, r8, r4, r6          // ............'*...................
        // mul r6, r6, r11                // ............'..*.................
        // smlatt r6, r6, r9, r10         // ............'....*...............
        // smuadx r7, r8, r4              // ............'.*..................
        // mul r7, r7, r11                // ............'...*................
        // smlatt r7, r7, r9, r10         // ............'.....*..............
        // pkhtb r6, r7, r6, asr #16      // ............'.......*............
        // uadd16 r14, r14, r6            // .~..........'.........*..........
        // str r14, [r0], #8              // .........~..'.................*..
        // neg r12, r12                   // ............'.*..................
        // ldr r8, [r1, #-4]              // ............'......*.............
        // ldr r14, [r0, #-4]             // .........~..'.................*..
        // smulwt r6, r12, r5             // ............'......*.............
        // smlabt r6, r6, r9, r10         // ~...........'........*...........
        // smultt r6, r8, r6              // ..~.........'..........*.........
        // smlabb r6, r8, r5, r6          // ...~........'...........*........
        // mul r6, r6, r11                // .....~......'.............*......
        // smlatt r6, r6, r9, r10         // .......~....'...............*....
        // smuadx r7, r8, r5              // .~..........'.........*..........
        // mul r7, r7, r11                // ....~.......'............*.......
        // smlatt r7, r7, r9, r10         // ......~.....'..............*.....
        // pkhtb r6, r7, r6, asr #16      // ..........~.'..................*.
        // uadd16 r14, r14, r6            // ...........~'...................*
        // str r14, [r0, #-4]             // ...........~'...................*

        vmov ctr, s0
        cmp rptr, ctr
        bne 1b
                                         // Instructions:    32
                                         // Expected cycles: 21
                                         // Expected IPC:    1.52
                                         //
                                         // Cycle bound:     21.0
                                         // IPC bound:       1.52
                                         //
                                         // Wall time:     0.93s
                                         // User time:     0.93s
                                         //
                                         // ----- cycle (expected) ------>
                                         // 0                        25
                                         // |------------------------|----
        smultt r7, r6, r12               // *.............................
        ldrh.w r12, [r2, #-3]            // *.............................
        ldrb.w r5, [r2, #-1]             // .*............................
        smlabb r7, r6, r8, r7            // .*............................
        neg r4, r4                       // ..*...........................
        smuadx r6, r6, r8                // ..*...........................
        ubfx.w r8, r12, #12, #4          // ...*..........................
        mul r7, r7, r11                  // ...*..........................
        orr r8, r8, r5, lsl #4           // ....*.........................
        mul r6, r6, r11                  // ....*.........................
        ubfx.w r12, r12, #0, #12         // .....*........................
        smlatt r7, r7, r9, r10           // .....*........................
        ldr r5, [r1, #-4]                // ......*.......................
        orr r12, r12, r8, lsl #16        // ......*.......................
        ldr r14, [r0]                    // .......*......................
        smulwt r8, r4, r12               // .......*......................
        smuadx r4, r5, r12               // ........*.....................
        smlabt r8, r8, r9, r10           // .........*....................
        mul r4, r4, r11                  // ..........*...................
        smultt r8, r5, r8                // ...........*..................
        smlabb r8, r5, r12, r8           // ............*.................
        smlatt r4, r4, r9, r10           // .............*................
        mul r12, r8, r11                 // ..............*...............
        smlatt r6, r6, r9, r10           // ...............*..............
        smlatt r8, r12, r9, r10          // ................*.............
        pkhtb r7, r6, r7, asr #16        // .................*............
        uadd16 r14, r14, r7              // ..................*...........
        str r14, [r0], #8                // ..................*........... // @slothy:core
        pkhtb r5, r4, r8, asr #16        // ...................*..........
        ldr r14, [r0, #-4]               // ...................*..........
        uadd16 r14, r14, r5              // ....................*.........
        str r14, [r0, #-4]               // ....................*.........

                                           // ------ cycle (expected) ------>
                                           // 0                        25
                                           // |------------------------|-----
        // smultt r12, r6, r12             // *..............................
        // ldrh.w r7, [r2, #-3]            // *..............................
        // smlabb r5, r6, r8, r12          // .*.............................
        // ldrb.w r12, [r2, #-1]           // .*.............................
        // smuadx r8, r6, r8               // ..*............................
        // neg r4, r4                      // ..*............................
        // ubfx.w r6, r7, #12, #4          // ...*...........................
        // mul r5, r5, r11                 // ...*...........................
        // mul r8, r8, r11                 // ....*..........................
        // orr r12, r6, r12, lsl #4        // ....*..........................
        // ubfx.w r6, r7, #0, #12          // .....*.........................
        // smlatt r7, r5, r9, r10          // .....*.........................
        // orr r5, r6, r12, lsl #16        // ......*........................
        // smlatt r12, r8, r9, r10         // ...............*...............
        // smulwt r6, r4, r5               // .......*.......................
        // ldr r4, [r1, #-4]               // ......*........................
        // pkhtb r7, r12, r7, asr #16      // .................*.............
        // ldr r14, [r0]                   // .......*.......................
        // smlabt r6, r6, r9, r10          // .........*.....................
        // uadd16 r14, r14, r7             // ..................*............
        // smuadx r8, r4, r5               // ........*......................
        // smultt r6, r4, r6               // ...........*...................
        // smlabb r6, r4, r5, r6           // ............*..................
        // mul r8, r8, r11                 // ..........*....................
        // mul r6, r6, r11                 // ..............*................
        // smlatt r5, r8, r9, r10          // .............*.................
        // smlatt r7, r6, r9, r10          // ................*..............
        // str r14, [r0], #8               // ..................*............
        // ldr r14, [r0, #-4]              // ...................*...........
        // pkhtb r5, r5, r7, asr #16       // ...................*...........
        // uadd16 r14, r14, r5             // ....................*..........
        // str r14, [r0, #-4]              // ....................*..........


 pop {r4-r11, pc}