
---------- Begin Simulation Statistics ----------
final_tick                                51703663750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 298768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656016                       # Number of bytes of host memory used
host_op_rate                                   298774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.71                       # Real time elapsed on the host
host_tick_rate                              154473903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100002034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051704                       # Number of seconds simulated
sim_ticks                                 51703663750                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 356188434                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 42490701                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     100002034                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.827259                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.827259                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           23769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               187807                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5935163                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.214535                       # Inst execution rate
system.cpu.iew.exec_refs                     38855328                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18128760                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2651466                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20811602                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18312637                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           101269324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20726568                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            293101                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             100473459                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 172499                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   185                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 194295                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                172656                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           7486                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19664                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         168143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 148049796                       # num instructions consuming a value
system.cpu.iew.wb_count                     100425044                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.487333                       # average fanout of values written-back
system.cpu.iew.wb_producers                  72149588                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.213950                       # insts written-back per cycle
system.cpu.iew.wb_sent                      100426473                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                133731962                       # number of integer regfile reads
system.cpu.int_regfile_writes                58186083                       # number of integer regfile writes
system.cpu.ipc                               1.208812                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.208812                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61786113     61.32%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20788256     20.63%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18192168     18.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              100766561                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5703882                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.056605                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3184487     55.83%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1936455     33.95%     89.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                582940     10.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              106470434                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          289968744                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    100425044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         102544081                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  101269270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 100766561                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1267273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             29647                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3315297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82702094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.218428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.891776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18198404     22.00%     22.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            35588160     43.03%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21848102     26.42%     91.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6787515      8.21%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              279913      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82702094                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.218078                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          11408622                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4227669                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20811602                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18312637                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               264961839                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     78                       # number of misc regfile writes
system.cpu.numCycles                         82725863                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           88                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6407460                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4146857                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            187995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4201799                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4201185                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985387                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  687601                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 59                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             232                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              209                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           63                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          888641                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            187718                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     82482626                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.212401                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.935915                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        32628061     39.56%     39.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        38271673     46.40%     85.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          577530      0.70%     86.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3960372      4.80%     91.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1049140      1.27%     92.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          846271      1.03%     93.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          291212      0.35%     94.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          347938      0.42%     94.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         4510429      5.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     82482626                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              100002034                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38769614                       # Number of memory references committed
system.cpu.commit.loads                      20659429                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                    5915733                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    95453224                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                683421                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     61232406     61.23%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           10      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     20659429     20.66%     81.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     18110185     18.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    100002034                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       4510429                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     20289863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20289863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20289863                       # number of overall hits
system.cpu.dcache.overall_hits::total        20289863                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          876                       # number of overall misses
system.cpu.dcache.overall_misses::total           876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45692874                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45692874                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45692874                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45692874                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     20290739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20290739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20290739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20290739                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52160.815068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52160.815068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52160.815068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52160.815068                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              45                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.977778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15523124                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15523124                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15523124                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15523124                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61114.661417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61114.661417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61114.661417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61114.661417                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11893971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11893971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16434000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16434000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11894274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11894274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54237.623762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54237.623762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8224500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8224500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61838.345865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61838.345865                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8395892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8395892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29258874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29258874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8396465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8396465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51062.607330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51062.607330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7298624                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7298624                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60319.206612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60319.206612                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       114375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       114375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 57187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57187.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           250.910400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20290153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          79882.492126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   250.910400                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.490059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.490059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.490234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          81163362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         81163362                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  6749758                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              37391762                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  28235408                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              10130871                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 194295                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4075092                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   309                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              102634693                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                827690                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             187184                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      107746774                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6407460                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4888809                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      82319600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  389156                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  196                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           131                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          405                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  30427789                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   360                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82702094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.302877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.229484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 29284814     35.41%     35.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 23575565     28.51%     63.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  5350026      6.47%     70.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 24491689     29.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82702094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.077454                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.302456                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     30427147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30427147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30427147                       # number of overall hits
system.cpu.icache.overall_hits::total        30427147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          637                       # number of overall misses
system.cpu.icache.overall_misses::total           637                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34115743                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34115743                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34115743                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34115743                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30427784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30427784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30427784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30427784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53556.896389                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53556.896389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53556.896389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53556.896389                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8426                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               127                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.346457                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           60                       # number of writebacks
system.cpu.icache.writebacks::total                60                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29153370                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29153370                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29153370                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29153370                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58776.955645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58776.955645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58776.955645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58776.955645                       # average overall mshr miss latency
system.cpu.icache.replacements                     60                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30427147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30427147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           637                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34115743                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34115743                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30427784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30427784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53556.896389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53556.896389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29153370                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29153370                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58776.955645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58776.955645                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.789322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30427643                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61346.054435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.789322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.851151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         121711632                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        121711632                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     6408659                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  152169                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1214                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                7486                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 202448                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51703663750                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 194295                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12999373                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                18440751                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1398                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  30952724                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20113553                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              101680045                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                406733                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              13214944                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3576880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2870                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           101888202                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   489585647                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                145331605                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups
system.cpu.rename.committedMaps             100127233                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1760953                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      35                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  26518795                       # count of insts added to the skid buffer
system.cpu.rob.reads                        178862689                       # The number of ROB reads
system.cpu.rob.writes                       202000839                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100002034                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000074810000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         54                       # Number of write requests accepted
system.mem_ctrls.readBursts                       750                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       54                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   54                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    322.609671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    229.102597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   48000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     539014375                       # Total gap between requests
system.mem_ctrls.avgGap                     670415.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        16256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 613960.359820729354                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 314407.119746905752                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 39610.345794885769                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          254                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           54                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13567625                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      7332500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    462459375                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27354.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28868.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8564062.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        16256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         48000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          254                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            750                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       613960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       314407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           928367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       613960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       613960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       613960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       314407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          928367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  750                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  32                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            5                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 6837625                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3750000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           20900125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9116.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27866.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 600                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 23                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   314.767296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   204.463642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.184667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           45     28.30%     28.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           39     24.53%     52.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           25     15.72%     68.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           14      8.81%     77.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           10      6.29%     83.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            6      3.77%     87.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      3.14%     90.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.89%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           12      7.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 48000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.928367                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.039610                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        3155880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy          5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4081209600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    781958490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  19195715520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24062985120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.401934                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  49897388125                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1726400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     79875625                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        161820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4081209600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    768908340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  19206705120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24059982255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.343856                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49926006875                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1726400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     51256875                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                629                       # Transaction distribution
system.membus.trans_dist::WritebackClean           63                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           133                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1052                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          511                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1563                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        35584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        16448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   52032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               750                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.045333                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.208173                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     716     95.47%     95.47% # Request fanout histogram
system.membus.snoop_fanout::1                      34      4.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 750                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51703663750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1382875                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2628375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1363500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
