Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jul 11 15:50:48 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.905        0.000                      0                 5265        0.010        0.000                      0                 5265        3.000        0.000                       0                  2196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_20mhz         27.609        0.000                      0                 5159        0.055        0.000                      0                 5159       24.500        0.000                       0                  2154  
  s_clk_7_37mhz      132.151        0.000                      0                   69        0.181        0.000                      0                   69       67.320        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.252        0.000                      0                    2        0.446        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.178        0.000                      0                    2        0.359        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.831        0.000                      0                   11        0.010        0.000                      0                   11  
s_clk_20mhz            wiz_20mhz_virt_out           5.905        0.000                      0                   22       33.105        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       39.411        0.000                      0                    1       85.249        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             39.296        0.000                      0                    3        3.343        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.609ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.210ns  (logic 7.288ns (32.815%)  route 14.922ns (67.185%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 55.899 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X8Y62          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     6.779 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=23, routed)          2.063     8.842    u_adxl362_readings_to_ascii/i_3axis_temp[18]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.966    u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.580    11.186    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[12]
    SLICE_X43Y63         LUT4 (Prop_lut4_I1_O)        0.306    11.492 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115/O
                         net (fo=1, routed)           0.000    11.492    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.893    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119/O[0]
                         net (fo=2, routed)           0.464    12.579    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119_n_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.299    12.878 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56/O
                         net (fo=3, routed)           0.317    13.196    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/O
                         net (fo=1, routed)           0.610    13.930    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.315    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.649 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.187    15.836    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_6
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.303    16.139 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    16.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.689    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.583    17.511    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_5
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.302    17.813 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.662    18.475    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.873 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.873    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.030 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.280    20.310    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.357    20.667 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.452    21.118    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.332    21.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.777    22.228    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    22.344 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.830    23.174    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.328    23.502 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.072    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124    24.196 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.667    24.864    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.988 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.335    25.323    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.447 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.201    26.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I2_O)        0.154    26.802 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[93]_INST_0/O
                         net (fo=2, routed)           1.342    28.143    s_adxl_txt_ascii_line2[93]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.327    28.470 r  s_uart_dat_ascii_line[109]_i_1/O
                         net (fo=1, routed)           0.000    28.470    s_uart_dat_ascii_line[109]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  s_uart_dat_ascii_line_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.512    55.899    s_clk_20mhz_BUFG
    SLICE_X12Y71         FDRE                                         r  s_uart_dat_ascii_line_reg[109]/C
                         clock pessimism              0.311    56.210    
                         clock uncertainty           -0.210    56.000    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.079    56.079    s_uart_dat_ascii_line_reg[109]
  -------------------------------------------------------------------
                         required time                         56.079    
                         arrival time                         -28.470    
  -------------------------------------------------------------------
                         slack                                 27.609    

Slack (MET) :             27.851ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.970ns  (logic 7.291ns (33.186%)  route 14.679ns (66.814%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X8Y62          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     6.779 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=23, routed)          2.063     8.842    u_adxl362_readings_to_ascii/i_3axis_temp[18]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.966    u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.580    11.186    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[12]
    SLICE_X43Y63         LUT4 (Prop_lut4_I1_O)        0.306    11.492 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115/O
                         net (fo=1, routed)           0.000    11.492    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.893    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119/O[0]
                         net (fo=2, routed)           0.464    12.579    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119_n_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.299    12.878 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56/O
                         net (fo=3, routed)           0.317    13.196    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/O
                         net (fo=1, routed)           0.610    13.930    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.315    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.649 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.187    15.836    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_6
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.303    16.139 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    16.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.689    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.583    17.511    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_5
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.302    17.813 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.662    18.475    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.873 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.873    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.030 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.280    20.310    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.357    20.667 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.452    21.118    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.332    21.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.777    22.228    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    22.344 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.830    23.174    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.328    23.502 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.072    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124    24.196 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.667    24.864    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.988 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.335    25.323    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.447 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.000    26.447    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I1_O)        0.152    26.599 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0/O
                         net (fo=2, routed)           1.300    27.899    s_adxl_txt_ascii_line2[94]
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.332    28.231 r  s_cls_txt_ascii_line2[94]_i_1/O
                         net (fo=1, routed)           0.000    28.231    s_cls_txt_ascii_line2[94]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  s_cls_txt_ascii_line2_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.517    55.904    s_clk_20mhz_BUFG
    SLICE_X10Y68         FDRE                                         r  s_cls_txt_ascii_line2_reg[94]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.077    56.082    s_cls_txt_ascii_line2_reg[94]
  -------------------------------------------------------------------
                         required time                         56.082    
                         arrival time                         -28.231    
  -------------------------------------------------------------------
                         slack                                 27.851    

Slack (MET) :             27.857ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.968ns  (logic 7.291ns (33.189%)  route 14.677ns (66.811%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X8Y62          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     6.779 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=23, routed)          2.063     8.842    u_adxl362_readings_to_ascii/i_3axis_temp[18]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.966    u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.580    11.186    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[12]
    SLICE_X43Y63         LUT4 (Prop_lut4_I1_O)        0.306    11.492 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115/O
                         net (fo=1, routed)           0.000    11.492    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.893    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119/O[0]
                         net (fo=2, routed)           0.464    12.579    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119_n_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.299    12.878 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56/O
                         net (fo=3, routed)           0.317    13.196    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/O
                         net (fo=1, routed)           0.610    13.930    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.315    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.649 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.187    15.836    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_6
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.303    16.139 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    16.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.689    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.583    17.511    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_5
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.302    17.813 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.662    18.475    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.873 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.873    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.030 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.280    20.310    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.357    20.667 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.452    21.118    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.332    21.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.777    22.228    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    22.344 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.830    23.174    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.328    23.502 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.072    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124    24.196 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.667    24.864    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.988 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.335    25.323    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.447 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.000    26.447    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I1_O)        0.152    26.599 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0/O
                         net (fo=2, routed)           1.298    27.897    s_adxl_txt_ascii_line2[94]
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.332    28.229 r  s_uart_dat_ascii_line[110]_i_1/O
                         net (fo=1, routed)           0.000    28.229    s_uart_dat_ascii_line[110]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  s_uart_dat_ascii_line_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.517    55.904    s_clk_20mhz_BUFG
    SLICE_X10Y68         FDRE                                         r  s_uart_dat_ascii_line_reg[110]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.081    56.086    s_uart_dat_ascii_line_reg[110]
  -------------------------------------------------------------------
                         required time                         56.086    
                         arrival time                         -28.229    
  -------------------------------------------------------------------
                         slack                                 27.857    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.914ns  (logic 7.498ns (34.215%)  route 14.416ns (65.785%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X36Y71         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          1.002     7.702    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.344     8.171    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.751 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.751    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.973 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.353    10.325    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.299    10.624 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    10.624    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.174 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.174    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.622 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.471    12.093    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_6
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.396 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64/O
                         net (fo=3, routed)           0.683    13.079    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    13.203 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/O
                         net (fo=1, routed)           0.547    13.750    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.365 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.341    15.707    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.306    16.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.539    16.552    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    17.167 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.594    17.761    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.306    18.067 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.523    18.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.976    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.126    20.259    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.351    20.610 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.646    21.256    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.328    21.584 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.187    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.150    22.337 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.656    22.993    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.326    23.319 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.989    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.113 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.478    24.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I4_O)        0.124    24.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.453    25.168    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.292 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.814    27.106    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I1_O)        0.149    27.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[93]_INST_0/O
                         net (fo=2, routed)           0.572    27.827    s_adxl_txt_ascii_line1[93]
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.332    28.159 r  s_uart_dat_ascii_line[237]_i_1/O
                         net (fo=1, routed)           0.000    28.159    s_uart_dat_ascii_line[237]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  s_uart_dat_ascii_line_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.516    55.903    s_clk_20mhz_BUFG
    SLICE_X11Y79         FDRE                                         r  s_uart_dat_ascii_line_reg[237]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.032    56.036    s_uart_dat_ascii_line_reg[237]
  -------------------------------------------------------------------
                         required time                         56.036    
                         arrival time                         -28.159    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.978ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.854ns  (logic 7.498ns (34.309%)  route 14.356ns (65.691%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 55.897 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X36Y71         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          1.002     7.702    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.344     8.171    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.751 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.751    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.973 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.353    10.325    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.299    10.624 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    10.624    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.174 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.174    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.622 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.471    12.093    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_6
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.396 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64/O
                         net (fo=3, routed)           0.683    13.079    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    13.203 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/O
                         net (fo=1, routed)           0.547    13.750    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.365 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.341    15.707    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.306    16.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.539    16.552    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    17.167 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.594    17.761    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.306    18.067 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.523    18.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.976    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.126    20.259    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.351    20.610 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.646    21.256    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.328    21.584 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.187    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.150    22.337 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.656    22.993    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.326    23.319 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.989    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.113 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.478    24.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I4_O)        0.124    24.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.453    25.168    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.292 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.809    27.101    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I2_O)        0.154    27.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0/O
                         net (fo=2, routed)           0.517    27.772    s_adxl_txt_ascii_line1[94]
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.327    28.099 r  s_uart_dat_ascii_line[238]_i_1/O
                         net (fo=1, routed)           0.000    28.099    s_uart_dat_ascii_line[238]_i_1_n_0
    SLICE_X12Y77         FDRE                                         r  s_uart_dat_ascii_line_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.510    55.897    s_clk_20mhz_BUFG
    SLICE_X12Y77         FDRE                                         r  s_uart_dat_ascii_line_reg[238]/C
                         clock pessimism              0.311    56.208    
                         clock uncertainty           -0.210    55.998    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.079    56.077    s_uart_dat_ascii_line_reg[238]
  -------------------------------------------------------------------
                         required time                         56.077    
                         arrival time                         -28.099    
  -------------------------------------------------------------------
                         slack                                 27.978    

Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.803ns  (logic 7.498ns (34.390%)  route 14.305ns (65.610%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X36Y71         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          1.002     7.702    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.344     8.171    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.751 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.751    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.973 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.353    10.325    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.299    10.624 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    10.624    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.174 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.174    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.622 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.471    12.093    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_6
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.396 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64/O
                         net (fo=3, routed)           0.683    13.079    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    13.203 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/O
                         net (fo=1, routed)           0.547    13.750    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.365 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.341    15.707    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.306    16.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.539    16.552    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    17.167 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.594    17.761    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.306    18.067 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.523    18.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.976    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.126    20.259    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.351    20.610 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.646    21.256    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.328    21.584 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.187    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.150    22.337 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.656    22.993    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.326    23.319 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.989    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.113 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.478    24.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I4_O)        0.124    24.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.453    25.168    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.292 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.814    27.106    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I1_O)        0.149    27.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[93]_INST_0/O
                         net (fo=2, routed)           0.461    27.716    s_adxl_txt_ascii_line1[93]
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.332    28.048 r  s_cls_txt_ascii_line1[93]_i_1/O
                         net (fo=1, routed)           0.000    28.048    s_cls_txt_ascii_line1[93]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.516    55.903    s_clk_20mhz_BUFG
    SLICE_X11Y79         FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.031    56.035    s_cls_txt_ascii_line1_reg[93]
  -------------------------------------------------------------------
                         required time                         56.035    
                         arrival time                         -28.048    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.802ns  (logic 7.495ns (34.378%)  route 14.307ns (65.622%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X36Y71         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          1.002     7.702    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.344     8.171    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.751 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.751    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.973 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.353    10.325    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.299    10.624 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    10.624    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.174 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.174    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.622 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.471    12.093    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_6
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.396 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64/O
                         net (fo=3, routed)           0.683    13.079    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_64_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    13.203 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/O
                         net (fo=1, routed)           0.547    13.750    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.365 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.341    15.707    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.306    16.013 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.539    16.552    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_38_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    17.167 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.594    17.761    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.306    18.067 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.523    18.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.976 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.976    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.126    20.259    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.351    20.610 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.646    21.256    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.328    21.584 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.187    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.150    22.337 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.656    22.993    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.326    23.319 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.989    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.113 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.478    24.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I4_O)        0.124    24.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.453    25.168    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.292 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           0.948    26.240    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X28Y83         LUT5 (Prop_lut5_I1_O)        0.152    26.392 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           1.328    27.720    s_adxl_txt_ascii_line1[90]
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.326    28.046 r  s_uart_dat_ascii_line[234]_i_1/O
                         net (fo=1, routed)           0.000    28.046    s_uart_dat_ascii_line[234]_i_1_n_0
    SLICE_X11Y79         FDRE                                         r  s_uart_dat_ascii_line_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.516    55.903    s_clk_20mhz_BUFG
    SLICE_X11Y79         FDRE                                         r  s_uart_dat_ascii_line_reg[234]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.031    56.035    s_uart_dat_ascii_line_reg[234]
  -------------------------------------------------------------------
                         required time                         56.035    
                         arrival time                         -28.046    
  -------------------------------------------------------------------
                         slack                                 27.989    

Slack (MET) :             27.995ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.826ns  (logic 7.288ns (33.392%)  route 14.538ns (66.608%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 55.899 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X8Y62          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     6.779 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=23, routed)          2.063     8.842    u_adxl362_readings_to_ascii/i_3axis_temp[18]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.966    u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.580    11.186    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[12]
    SLICE_X43Y63         LUT4 (Prop_lut4_I1_O)        0.306    11.492 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115/O
                         net (fo=1, routed)           0.000    11.492    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.893    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119/O[0]
                         net (fo=2, routed)           0.464    12.579    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119_n_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.299    12.878 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56/O
                         net (fo=3, routed)           0.317    13.196    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/O
                         net (fo=1, routed)           0.610    13.930    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.315    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.649 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.187    15.836    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_6
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.303    16.139 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    16.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.689    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.583    17.511    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_5
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.302    17.813 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.662    18.475    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.873 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.873    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.030 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.280    20.310    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.357    20.667 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.452    21.118    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.332    21.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.777    22.228    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    22.344 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.830    23.174    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.328    23.502 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.072    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124    24.196 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.667    24.864    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.988 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.335    25.323    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.447 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.201    26.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I2_O)        0.154    26.802 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[93]_INST_0/O
                         net (fo=2, routed)           0.958    27.759    s_adxl_txt_ascii_line2[93]
    SLICE_X12Y71         LUT6 (Prop_lut6_I5_O)        0.327    28.086 r  s_cls_txt_ascii_line2[93]_i_1/O
                         net (fo=1, routed)           0.000    28.086    s_cls_txt_ascii_line2[93]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  s_cls_txt_ascii_line2_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.512    55.899    s_clk_20mhz_BUFG
    SLICE_X12Y71         FDRE                                         r  s_cls_txt_ascii_line2_reg[93]/C
                         clock pessimism              0.311    56.210    
                         clock uncertainty           -0.210    56.000    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.081    56.081    s_cls_txt_ascii_line2_reg[93]
  -------------------------------------------------------------------
                         required time                         56.081    
                         arrival time                         -28.086    
  -------------------------------------------------------------------
                         slack                                 27.995    

Slack (MET) :             28.003ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.821ns  (logic 7.283ns (33.376%)  route 14.538ns (66.624%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 55.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X8Y62          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     6.779 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=23, routed)          2.063     8.842    u_adxl362_readings_to_ascii/i_3axis_temp[18]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.966    u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.580    11.186    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[12]
    SLICE_X43Y63         LUT4 (Prop_lut4_I1_O)        0.306    11.492 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115/O
                         net (fo=1, routed)           0.000    11.492    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.893    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119/O[0]
                         net (fo=2, routed)           0.464    12.579    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119_n_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.299    12.878 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56/O
                         net (fo=3, routed)           0.317    13.196    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/O
                         net (fo=1, routed)           0.610    13.930    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.315    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.649 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.187    15.836    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_6
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.303    16.139 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    16.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.689    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.583    17.511    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_5
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.302    17.813 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.662    18.475    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.873 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.873    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.030 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.280    20.310    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.357    20.667 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.452    21.118    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.332    21.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.777    22.228    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    22.344 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.830    23.174    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.328    23.502 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.072    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124    24.196 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.667    24.864    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.988 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.619    25.607    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.731 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_3/O
                         net (fo=6, routed)           0.608    26.338    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_3_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I2_O)        0.150    26.488 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           1.267    27.756    s_adxl_txt_ascii_line2[90]
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.326    28.082 r  s_uart_dat_ascii_line[106]_i_1/O
                         net (fo=1, routed)           0.000    28.082    s_uart_dat_ascii_line[106]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  s_uart_dat_ascii_line_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.518    55.905    s_clk_20mhz_BUFG
    SLICE_X14Y65         FDRE                                         r  s_uart_dat_ascii_line_reg[106]/C
                         clock pessimism              0.311    56.216    
                         clock uncertainty           -0.210    56.006    
    SLICE_X14Y65         FDRE (Setup_fdre_C_D)        0.079    56.085    s_uart_dat_ascii_line_reg[106]
  -------------------------------------------------------------------
                         required time                         56.085    
                         arrival time                         -28.082    
  -------------------------------------------------------------------
                         slack                                 28.003    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.769ns  (logic 7.055ns (32.408%)  route 14.714ns (67.592%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 55.905 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X8Y62          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     6.779 f  s_hex_3axis_temp_measurements_display_reg[18]/Q
                         net (fo=23, routed)          2.063     8.842    u_adxl362_readings_to_ascii/i_3axis_temp[18]
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     8.966    u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_10_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.580    11.186    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[12]
    SLICE_X43Y63         LUT4 (Prop_lut4_I1_O)        0.306    11.492 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115/O
                         net (fo=1, routed)           0.000    11.492    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_115_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.893    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.115 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119/O[0]
                         net (fo=2, routed)           0.464    12.579    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_119_n_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.299    12.878 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56/O
                         net (fo=3, routed)           0.317    13.196    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_56_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/O
                         net (fo=1, routed)           0.610    13.930    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.315    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.649 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.187    15.836    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_6
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.303    16.139 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    16.139    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_87_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.689    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_34_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.583    17.511    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_5
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.302    17.813 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.662    18.475    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_26_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.873 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.873    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.030 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.280    20.310    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.357    20.667 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.452    21.118    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.332    21.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.777    22.228    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    22.344 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.830    23.174    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.328    23.502 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.072    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124    24.196 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.667    24.864    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124    24.988 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.335    25.323    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    25.447 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=4, routed)           1.201    26.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I0_O)        0.124    26.772 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[92]_INST_0/O
                         net (fo=2, routed)           1.134    27.906    s_adxl_txt_ascii_line2[92]
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.030 r  s_cls_txt_ascii_line2[92]_i_1/O
                         net (fo=1, routed)           0.000    28.030    s_cls_txt_ascii_line2[92]_i_1_n_0
    SLICE_X13Y65         FDRE                                         r  s_cls_txt_ascii_line2_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.518    55.905    s_clk_20mhz_BUFG
    SLICE_X13Y65         FDRE                                         r  s_cls_txt_ascii_line2_reg[92]/C
                         clock pessimism              0.311    56.216    
                         clock uncertainty           -0.210    56.006    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.029    56.035    s_cls_txt_ascii_line2_reg[92]
  -------------------------------------------------------------------
                         required time                         56.035    
                         arrival time                         -28.030    
  -------------------------------------------------------------------
                         slack                                 28.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.419%)  route 0.184ns (56.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.670     1.935    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X4Y48          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     2.076 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[3]/Q
                         net (fo=9, routed)           0.184     2.260    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[3]
    SLICE_X5Y50          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.875     2.418    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X5Y50          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[3]/C
                         clock pessimism             -0.283     2.134    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.070     2.204    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.126ns (33.273%)  route 0.253ns (66.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.665     1.930    u_led_pwm_driver/i_clk
    DSP48_X0Y20          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     2.056 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/P[0]
                         net (fo=1, routed)           0.253     2.309    u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg_n_105
    SLICE_X12Y49         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X12Y49         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.059     2.235    u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_we_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.817%)  route 0.289ns (67.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.642     1.907    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y49          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     2.048 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_we_reg/Q
                         net (fo=1, routed)           0.289     2.337    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/WREN
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WREN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.888     2.431    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.283     2.148    
    RAMB18_X0Y22         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     2.255    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.590     1.854    s_clk_20mhz_BUFG
    SLICE_X7Y75          FDRE                                         r  s_cls_txt_ascii_line2_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.995 r  s_cls_txt_ascii_line2_reg[101]/Q
                         net (fo=1, routed)           0.056     2.051    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[101]
    SLICE_X6Y75          LUT4 (Prop_lut4_I1_O)        0.045     2.096 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[101]_i_1/O
                         net (fo=1, routed)           0.000     2.096    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[101]
    SLICE_X6Y75          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.858     2.401    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y75          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[101]/C
                         clock pessimism             -0.533     1.867    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.120     1.987    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.126ns (34.511%)  route 0.239ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.647     1.912    u_led_pwm_driver/i_clk
    DSP48_X1Y43          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     2.038 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/P[0]
                         net (fo=1, routed)           0.239     2.277    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg_n_105
    SLICE_X51Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.829     2.372    u_led_pwm_driver/i_clk
    SLICE_X51Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[0]/C
                         clock pessimism             -0.283     2.088    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.070     2.158    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.126ns (34.490%)  route 0.239ns (65.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.647     1.912    u_led_pwm_driver/i_clk
    DSP48_X1Y43          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     2.038 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/P[2]
                         net (fo=1, routed)           0.239     2.277    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg_n_103
    SLICE_X51Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.829     2.372    u_led_pwm_driver/i_clk
    SLICE_X51Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[2]/C
                         clock pessimism             -0.283     2.088    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.070     2.158    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.126ns (34.511%)  route 0.239ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.647     1.912    u_led_pwm_driver/i_clk
    DSP48_X1Y43          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     2.038 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/P[4]
                         net (fo=1, routed)           0.239     2.277    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg_n_101
    SLICE_X51Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.828     2.371    u_led_pwm_driver/i_clk
    SLICE_X51Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[4]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.070     2.157    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.126ns (34.490%)  route 0.239ns (65.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.647     1.912    u_led_pwm_driver/i_clk
    DSP48_X1Y43          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     2.038 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg/P[6]
                         net (fo=1, routed)           0.239     2.277    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_2_reg_n_99
    SLICE_X51Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.828     2.371    u_led_pwm_driver/i_clk
    SLICE_X51Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[6]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.070     2.157    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDSE (Prop_fdse_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.144    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.189 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.189    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.298 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.298    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.351 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.351    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X56Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDSE (Hold_fdse_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[230]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.563     1.827    u_uart_tx_feed/i_clk_20mhz
    SLICE_X13Y76         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_uart_tx_feed/s_uart_line_aux_reg[230]/Q
                         net (fo=1, routed)           0.080     2.048    u_uart_tx_feed/s_uart_line_aux[230]
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.045     2.093 r  u_uart_tx_feed/s_uart_line_aux[238]_i_1/O
                         net (fo=1, routed)           0.000     2.093    u_uart_tx_feed/s_uart_line_val[238]
    SLICE_X12Y76         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.831     2.374    u_uart_tx_feed/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[238]/C
                         clock pessimism             -0.533     1.840    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.121     1.961    u_uart_tx_feed/s_uart_line_aux_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y20     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y20     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y33      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y21      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y81     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y81     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y111    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.151ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.766ns (23.578%)  route 2.483ns (76.422%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 141.622 - 135.640 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.714     6.333    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     6.851 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           1.915     8.766    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I2_O)        0.124     8.890 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=1, routed)           0.567     9.458    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I1_O)        0.124     9.582 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     9.582    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.595   141.622    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.327   141.949    
                         clock uncertainty           -0.245   141.704    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.029   141.733    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.733    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                132.151    

Slack (MET) :             132.689ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.456ns (20.304%)  route 1.790ns (79.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.790     8.571    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                132.689    

Slack (MET) :             132.689ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.456ns (20.304%)  route 1.790ns (79.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.790     8.571    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                132.689    

Slack (MET) :             132.689ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.456ns (20.304%)  route 1.790ns (79.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.790     8.571    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                132.689    

Slack (MET) :             132.689ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.456ns (20.304%)  route 1.790ns (79.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.790     8.571    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X4Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                132.689    

Slack (MET) :             132.693ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.343%)  route 1.786ns (79.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.786     8.566    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X5Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                132.693    

Slack (MET) :             132.693ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.343%)  route 1.786ns (79.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.786     8.566    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X5Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                132.693    

Slack (MET) :             132.693ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.343%)  route 1.786ns (79.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 141.623 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.706     6.325    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.456     6.781 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.786     8.566    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.596   141.623    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y66          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.311   141.934    
                         clock uncertainty           -0.245   141.689    
    SLICE_X5Y66          FDRE (Setup_fdre_C_R)       -0.429   141.260    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.260    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                132.693    

Slack (MET) :             132.703ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.842ns (30.648%)  route 1.905ns (69.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 141.624 - 135.640 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.716     6.335    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.419     6.754 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.864     7.618    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X4Y67          LUT6 (Prop_lut6_I2_O)        0.299     7.917 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           1.041     8.958    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.124     9.082 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     9.082    u_uart_tx_only/so_uart_tx
    SLICE_X2Y67          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.597   141.624    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y67          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.329   141.953    
                         clock uncertainty           -0.245   141.708    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.077   141.785    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.785    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                132.703    

Slack (MET) :             132.722ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.574ns (29.306%)  route 1.385ns (70.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 141.576 - 135.640 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.714     6.333    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456     6.789 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.765     7.554    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y67          LUT3 (Prop_lut3_I2_O)        0.118     7.672 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.619     8.291    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y26         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.550   141.576    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.887    
                         clock uncertainty           -0.245   141.642    
    RAMB18_X0Y26         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.629   141.013    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.013    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                132.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.855    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.141     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.112     2.108    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X6Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.402    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.533     1.868    
    SLICE_X6Y76          FDPE (Hold_fdpe_C_D)         0.059     1.927    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.855    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDPE (Prop_fdpe_C_Q)         0.164     2.019 r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/Q
                         net (fo=1, routed)           0.113     2.132    u_reset_sync_7_37mhz/p_0_in[13]
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.402    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y76          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                         clock pessimism             -0.533     1.868    
    SLICE_X7Y76          FDPE (Hold_fdpe_C_D)         0.070     1.938    u_reset_sync_7_37mhz/s_rst_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.291%)  route 0.106ns (33.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.106     2.132    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.177 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.177    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.411    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.535     1.875    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091     1.966    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.265%)  route 0.163ns (46.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.163     2.167    u_uart_tx_only/s_i_aux_reg_n_0_[2]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045     2.212 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.212    u_uart_tx_only/so_uart_tx
    SLICE_X2Y67          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y67          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.536     1.875    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     1.995    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.647%)  route 0.136ns (39.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.136     2.161    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.045     2.206 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.206    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.411    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.982    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.625%)  route 0.189ns (50.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.189     2.191    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.045     2.236 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.236    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.409    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.512     1.896    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.092     1.988    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.179     2.182    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.042     2.224 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.224    u_uart_tx_only/s_i_val[1]
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.549     1.862    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.107     1.969    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148     2.009 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.146    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.103     2.249 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.411    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.131     1.992    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.190ns (46.980%)  route 0.214ns (53.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y67          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.214     2.217    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.049     2.266 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.266    u_uart_tx_only/s_i_val[3]
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y67          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.512     1.899    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.107     2.006    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148     2.009 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.146    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.099     2.245 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.245    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.411    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y68          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.982    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y26     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y84      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y67      u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y67      u_uart_tx_only/s_i_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y67      u_uart_tx_only/s_i_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y67      u_uart_tx_only/s_i_aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y67      u_uart_tx_only/s_i_aux_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y82      u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y76      u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.252ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.124ns (6.229%)  route 1.867ns (93.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 55.992 - 50.000 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.726     6.345    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.867     8.667    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.124     8.791 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.791    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y54          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.605    55.992    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y54          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.224    
                         clock uncertainty           -0.210    56.014    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.029    56.043    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 47.252    

Slack (MET) :             47.665ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.124ns (7.854%)  route 1.455ns (92.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 55.993 - 50.000 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.726     6.345    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.455     8.256    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y52          LUT2 (Prop_lut2_I1_O)        0.124     8.380 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.380    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.606    55.993    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y52          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)        0.029    56.044    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 47.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.669ns  (logic 0.045ns (6.728%)  route 0.624ns (93.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 102.421 - 100.000 ) 
    Source Clock Delay      (SCD):    2.010ns = ( 102.010 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.605   101.869    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141   102.010 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.624   102.634    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y52          LUT2 (Prop_lut2_I1_O)        0.045   102.679 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.679    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.878   102.421    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y52          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.142    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.091   102.233    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.233    
                         arrival time                         102.679    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.045ns (4.952%)  route 0.864ns (95.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.605     1.869    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.864     2.874    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.045     2.919 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.919    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y54          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.877     2.420    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y54          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.141    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.091     2.232    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.687    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.178ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.705ns  (logic 0.150ns (8.800%)  route 1.555ns (91.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 855.985 - 850.000 ) 
    Source Clock Delay      (SCD):    6.854ns = ( 806.854 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.717   806.336    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518   806.854 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.039   807.893    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.150   808.043 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.516   808.558    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y83          FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   851.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   854.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.598   855.985    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y83          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232   856.217    
                         clock uncertainty           -0.210   856.007    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)       -0.271   855.736    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                        855.736    
                         arrival time                        -808.558    
  -------------------------------------------------------------------
                         slack                                 47.178    

Slack (MET) :             47.871ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.124ns (9.092%)  route 1.240ns (90.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 55.985 - 50.000 ) 
    Source Clock Delay      (SCD):    6.854ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.717     6.336    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     6.854 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.240     8.094    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.218 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.218    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.598    55.985    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.217    
                         clock uncertainty           -0.210    56.007    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.081    56.088    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.088    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 47.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.045ns (7.668%)  route 0.542ns (92.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.599     1.863    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     2.027 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.542     2.569    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.045     2.614 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.614    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.870     2.413    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.134    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     2.255    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.046ns (6.860%)  route 0.625ns (93.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.599     1.863    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     2.027 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.461     2.488    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.046     2.534 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.164     2.698    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y83          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.870     2.413    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y83          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.134    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.004     2.138    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.831ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.497ns (33.575%)  route 0.984ns (66.425%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.984    21.481    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.014    51.312    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.481    
  -------------------------------------------------------------------
                         slack                                 29.831    

Slack (MET) :             29.860ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.465ns (32.129%)  route 0.982ns (67.871%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.982    21.447    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.019    51.307    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.307    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                 29.860    

Slack (MET) :             29.867ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.487ns (33.800%)  route 0.953ns (66.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.953    21.440    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.019    51.306    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.306    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                 29.867    

Slack (MET) :             29.882ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.474ns (33.118%)  route 0.957ns (66.882%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C9                                                0.000    20.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    20.474 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.957    21.431    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                 29.882    

Slack (MET) :             29.888ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.490ns (34.419%)  route 0.934ns (65.581%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B8                                                0.000    20.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    20.490 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.934    21.425    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.425    
  -------------------------------------------------------------------
                         slack                                 29.888    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.468ns (33.038%)  route 0.948ns (66.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.948    21.415    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.014    51.311    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.311    
                         arrival time                         -21.415    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.905ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.472ns (33.636%)  route 0.932ns (66.364%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B9                                                0.000    20.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    20.472 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.932    21.404    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 29.905    

Slack (MET) :             29.927ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.443ns (30.173%)  route 1.025ns (69.827%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    D9                                                0.000    20.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    20.443 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.025    21.468    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -21.468    
  -------------------------------------------------------------------
                         slack                                 29.927    

Slack (MET) :             30.349ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.480ns (50.960%)  route 0.462ns (49.040%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 51.868 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.462    20.942    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604    51.868    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.868    
                         clock uncertainty           -0.535    51.333    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.043    51.290    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.290    
                         arrival time                         -20.942    
  -------------------------------------------------------------------
                         slack                                 30.349    

Slack (MET) :             30.388ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.455ns (48.880%)  route 0.476ns (51.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 51.868 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.476    20.931    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604    51.868    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.868    
                         clock uncertainty           -0.535    51.333    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.014    51.319    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.319    
                         arrival time                         -20.931    
  -------------------------------------------------------------------
                         slack                                 30.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.427ns (68.618%)  route 0.653ns (31.382%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.653     7.079    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.725     6.344    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.344    
                         clock uncertainty            0.535     6.879    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.191     7.070    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.070    
                         arrival time                           7.079    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.429ns (61.778%)  route 0.884ns (38.222%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.884     7.312    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.725     6.344    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.344    
                         clock uncertainty            0.535     6.879    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.196     7.075    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.075    
                         arrival time                           7.312    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.453ns (62.909%)  route 0.857ns (37.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.857     7.310    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.725     6.344    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y56          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.344    
                         clock uncertainty            0.535     6.879    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.169     7.048    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.048    
                         arrival time                           7.310    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.417ns (44.272%)  route 1.783ns (55.728%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    D9                                                0.000     5.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417     6.417 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.783     8.200    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                           8.200    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.447ns (46.515%)  route 1.664ns (53.485%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C9                                                0.000     5.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447     6.447 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.664     8.112    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.192     7.054    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.112    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 1.464ns (46.970%)  route 1.652ns (53.030%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B8                                                0.000     5.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464     6.464 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.652     8.116    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.196     7.058    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           8.116    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.441ns (46.280%)  route 1.673ns (53.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.673     8.114    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.192     7.051    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.051    
                         arrival time                           8.114    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.446ns (46.464%)  route 1.666ns (53.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B9                                                0.000     5.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446     6.446 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.666     8.111    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.180     7.042    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.111    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.460ns (46.463%)  route 1.682ns (53.537%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.682     8.142    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.180     7.039    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                           8.142    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.470ns (46.266%)  route 1.708ns (53.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.708     8.178    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.708     6.326    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.192     7.053    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           8.178    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 4.048ns (55.268%)  route 3.276ns (44.732%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.618     6.237    u_led_pwm_driver/i_clk
    SLICE_X56Y83         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.518     6.755 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.276    10.031    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.560 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.560    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 4.034ns (55.801%)  route 3.196ns (44.199%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X58Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.196     9.962    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.479 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.479    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 3.991ns (55.188%)  route 3.240ns (44.812%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X57Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.456     6.702 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.240     9.942    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.477 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.477    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 3.992ns (55.365%)  route 3.218ns (44.635%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.609     6.227    u_led_pwm_driver/i_clk
    SLICE_X55Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     6.683 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.218     9.901    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.437 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.437    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 4.064ns (57.777%)  route 2.970ns (42.223%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.711     6.330    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y79          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     6.848 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           2.970     9.818    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.364 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.364    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 4.000ns (56.961%)  route 3.022ns (43.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.604     6.222    u_led_pwm_driver/i_clk
    SLICE_X55Y113        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.456     6.678 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.022     9.701    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.245 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.245    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 3.998ns (56.965%)  route 3.020ns (43.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.608     6.226    u_led_pwm_driver/i_clk
    SLICE_X53Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456     6.682 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           3.020     9.703    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.245 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.245    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 3.995ns (58.344%)  route 2.852ns (41.656%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.717     6.336    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y83          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           2.852     9.644    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.183 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.183    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 3.990ns (58.372%)  route 2.846ns (41.628%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.717     6.336    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y83          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           2.846     9.637    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.534    13.172 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    13.172    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 4.047ns (58.779%)  route 2.838ns (41.221%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.612     6.230    u_led_pwm_driver/i_clk
    SLICE_X60Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.518     6.748 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           2.838     9.586    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.116 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.116    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.105ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 1.410ns (79.612%)  route 0.361ns (20.388%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y54          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.361     2.371    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.640 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                 33.105    

Slack (MET) :             33.202ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 1.380ns (73.510%)  route 0.497ns (26.490%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X80Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.164     2.023 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.497     2.521    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.737 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.737    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                 33.202    

Slack (MET) :             33.202ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 1.418ns (74.791%)  route 0.478ns (25.209%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.576     1.840    u_led_pwm_driver/i_clk
    SLICE_X9Y51          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.478     2.459    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.737 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.737    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                 33.202    

Slack (MET) :             33.211ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 1.461ns (77.803%)  route 0.417ns (22.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y54          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     1.996 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.417     2.413    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.333     3.746 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.746    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                 33.211    

Slack (MET) :             33.220ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 1.351ns (71.205%)  route 0.546ns (28.795%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.594     1.858    u_led_pwm_driver/i_clk
    SLICE_X79Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.546     2.546    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.755 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.755    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                 33.220    

Slack (MET) :             33.278ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.416ns (71.755%)  route 0.557ns (28.245%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.576     1.840    u_led_pwm_driver/i_clk
    SLICE_X13Y51         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.557     2.539    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.813 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.813    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                 33.278    

Slack (MET) :             33.281ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.363ns (69.778%)  route 0.590ns (30.222%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X75Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.590     2.594    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.816 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.816    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                 33.281    

Slack (MET) :             33.285ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 1.412ns (71.315%)  route 0.568ns (28.685%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.576     1.840    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X9Y50          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.568     2.549    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.820 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.820    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                 33.285    

Slack (MET) :             33.334ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.380ns (68.447%)  route 0.636ns (31.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X74Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.164     2.016 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.636     2.653    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.869 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.869    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                 33.334    

Slack (MET) :             33.424ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 1.357ns (64.633%)  route 0.743ns (35.367%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X72Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.743     2.743    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.959 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.959    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                 33.424    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       39.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.411ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 4.041ns (50.860%)  route 3.904ns (49.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.716     6.335    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y67          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     6.853 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.904    10.757    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.279 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.279    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                 39.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.249ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.387ns (53.814%)  route 1.191ns (46.186%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y67          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.191     3.217    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.441 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.441    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.441    
  -------------------------------------------------------------------
                         slack                                 85.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       39.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.296ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 0.456ns (5.603%)  route 7.683ns (94.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 55.952 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.632     6.251    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y88         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDPE (Prop_fdpe_C_Q)         0.456     6.707 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        7.683    14.389    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.566    55.952    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.263    
                         clock uncertainty           -0.210    56.054    
    RAMB18_X0Y22         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.686    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.686    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                 39.296    

Slack (MET) :             39.579ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 0.456ns (5.804%)  route 7.400ns (94.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 55.953 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.632     6.251    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y88         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDPE (Prop_fdpe_C_Q)         0.456     6.707 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        7.400    14.107    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y20         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.567    55.953    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y20         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.264    
                         clock uncertainty           -0.210    56.055    
    RAMB18_X0Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.687    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.687    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                 39.579    

Slack (MET) :             41.285ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.456ns (7.432%)  route 5.680ns (92.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.632     6.251    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y88         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDPE (Prop_fdpe_C_Q)         0.456     6.707 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        5.680    12.386    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.552    55.938    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.672    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 41.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.343ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.141ns (4.981%)  route 2.690ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.566     1.830    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y88         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.971 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        2.690     4.661    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.876     2.419    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           4.661    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             4.091ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.141ns (3.926%)  route 3.450ns (96.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.566     1.830    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y88         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.971 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        3.450     5.422    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y20         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.889     2.432    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y20         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.331    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           5.422    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.187ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.141ns (3.825%)  route 3.546ns (96.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.566     1.830    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y88         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.971 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        3.546     5.517    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.888     2.431    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.919    
    RAMB18_X0Y22         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.330    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           5.517    
  -------------------------------------------------------------------
                         slack                                  4.187    





