/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [22:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  reg [17:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(in_data[189] & celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_1z & celloutsig_1_6z);
  assign celloutsig_0_2z = !(in_data[14] ? in_data[62] : in_data[52]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_7z | celloutsig_1_10z);
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_1_0z = in_data[128:118] == in_data[154:144];
  assign celloutsig_1_7z = { celloutsig_1_2z[6:5], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z } == in_data[108:103];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z } == in_data[134:121];
  assign celloutsig_1_5z = in_data[134:125] >= { in_data[140:133], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_2z[4:1], celloutsig_1_4z } >= { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[81:76] > in_data[95:90];
  assign celloutsig_0_0z = in_data[13:5] < in_data[19:11];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_2z[11:9] != celloutsig_1_2z[3:1];
  assign celloutsig_1_1z = | in_data[140:124];
  assign celloutsig_0_5z = ^ { celloutsig_0_4z[21:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_8z = ^ celloutsig_1_2z[2:0];
  assign celloutsig_1_2z = in_data[130:119] >> { in_data[149:139], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_4z[16:14] ~^ { celloutsig_0_4z[21], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z } ~^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_13z[2:1], celloutsig_1_16z, celloutsig_1_16z } ^ celloutsig_1_18z[14:11];
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 23'h000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = { in_data[61:60], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_1_18z = { in_data[112:96], celloutsig_1_6z };
  assign celloutsig_1_16z = ~((celloutsig_1_5z & in_data[129]) | (in_data[173] & celloutsig_1_4z));
  assign { out_data[145:128], out_data[99:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
