Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May  6 01:01:30 2025
| Host         : DESKTOP-Q62E4QT running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file zybo_design_wrapper_control_sets_placed.rpt
| Design       : zybo_design_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   404 |
|    Minimum number of control sets                        |   404 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   991 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   404 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |    10 |
| >= 16              |   187 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1952 |          557 |
| No           | No                    | Yes                    |              86 |           24 |
| No           | Yes                   | No                     |            1104 |          433 |
| Yes          | No                    | No                     |            2552 |          731 |
| Yes          | No                    | Yes                    |             120 |           26 |
| Yes          | Yes                   | No                     |            4619 |         1231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_inhibit_rdy_n_reg                                   |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                        |                1 |              2 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                             |                1 |              3 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                  | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                             | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                 |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                     | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                              | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                             | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                3 |              4 |         1.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                               | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_4                                                                                                                                                                                           | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                                                                                                         | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                         | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                          |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/sel                                                                                                                                       | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                              | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                               | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_4                                                                                                                                                                         | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                      | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/AXILiteS_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                         | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                       | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                         | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                               | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                      | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                               |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                              |                3 |              5 |         1.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                     | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                               | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arvalid_0[0]                                                                                                                                                                            | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                        | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                5 |              6 |         1.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              6 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                      |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                               | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                    | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_axi_bvalid_0[0]                                                                                                                                                                             | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | zybo_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                              | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | zybo_design_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_13[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                           | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                               | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                   |                2 |              7 |         3.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                      | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                       | zybo_design_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                           | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                       | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                4 |              8 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1__0_n_4                                                                                                                                                                                    | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                           | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]            | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                           |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6][0]                                                                                                                      |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                  | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                    | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                    | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                    | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                     | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                           | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                           | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/toplevel_0/inst/ap_NS_fsm110_out                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                         | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                          | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                           | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                           | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                           | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1_n_4                                                                                                                                                                                        | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                         | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |                3 |              9 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/E[0]                                                                                                                                                                                                                | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                       | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |              9 |         1.80 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                       |                4 |              9 |         2.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                3 |             10 |         3.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                            | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                              | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                            |                4 |             11 |         2.75 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                3 |             11 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                2 |             11 |         5.50 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             12 |         2.40 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in                                                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                            | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out                                                                                                                                                                                              | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_f_score_U/toplevel_a_star_len_open_set_heap_f_score_ram_U/D[3]                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             13 |         1.18 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_f_score_U/toplevel_a_star_len_open_set_heap_f_score_ram_U/ap_CS_fsm_reg[32][0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             13 |         1.86 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/closed_set_U/toplevel_a_star_len_closed_set_ram_U/empty_reg_528_reg_3_sn_1                                                                                                                                           | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/empty_reg_528[0]_i_1_n_4                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/empty_27_reg_6280                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/state_reg[0]_0                                                                                                                                                                                              | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[7]_0[0]                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/idx_assign_2_reg_618[12]_i_1_n_4                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                        | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                5 |             14 |         2.80 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_x_U/toplevel_a_star_len_open_set_heap_f_score_ram_U/ap_CS_fsm_reg[3]                                                                                                                                   | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/clear                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_f_score_U/toplevel_a_star_len_open_set_heap_f_score_ram_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_x_U/toplevel_a_star_len_open_set_heap_f_score_ram_U/we12                                                                                                                                               | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/smallest_reg_584                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             15 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_f_score_addr_6_reg_18430                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]            | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/grp_a_star_len_fu_370_ap_ready                                                                                                                                                                                       | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/reg_6900                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/parent_reg_17860                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/n_f_score_reg_17540                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_NS_fsm121_out                                                                                                                                                                                                     | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/retval_0_reg_661                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state19                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state5                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             17 |         2.83 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             17 |         2.83 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                5 |             17 |         3.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state24                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             18 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                         | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               13 |             20 |         1.54 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                              |                7 |             21 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             21 |         3.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                              |                6 |             22 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                              |                6 |             22 |         3.67 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             22 |         1.83 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                  | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             24 |         2.40 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_17[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_14[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_16[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_15[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                  | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_351[0]                                                                                                                                                                  | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             24 |         2.40 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                         | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                 | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/rs_wreq/icmp_ln261_reg_681_reg[0][0]                                                                                                                                                                                | zybo_design_i/toplevel_0/inst/total_len_011_reg_355                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | zybo_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               13 |             25 |         1.92 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             25 |         1.67 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                              | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                7 |             25 |         3.57 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               11 |             26 |         2.36 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_4[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_12[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                   | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             26 |         2.17 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               13 |             26 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                   | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/open_set_heap_f_score_addr_10_reg_18110                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             26 |         3.71 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                                     | zybo_design_i/toplevel_0/inst/AXILiteS_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                                 |                9 |             27 |         3.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                9 |             28 |         3.11 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               14 |             30 |         2.14 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state11                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             30 |         3.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state7                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                           |               11 |             31 |         2.82 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                     |               18 |             32 |         1.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/waypoints_y_U/toplevel_waypoints_x_ram_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state30                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state26                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm[19]_i_1_n_4                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/add_ln144_reg_15120                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/trunc_ln111_1_reg_17810                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/E[0]                                                                                                                                                                                                                 | zybo_design_i/toplevel_0/inst/AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/empty_39_reg_628[31]_i_1_n_4                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                               |               19 |             32 |         1.68 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/AXILiteS_s_axi_U/code_ap_vld                                                                                                                                                                                                               | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                              | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                    | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/rs_wreq/empty_29_reg_3400                                                                                                                                                                                           | zybo_design_i/toplevel_0/inst/empty_29_reg_340[31]_i_1_n_4                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/control_s_axi_U/int_ram                                                                                                                                                                                                                    | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/control_s_axi_U/int_ram3_out                                                                                                                                                                                                               | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/control_s_axi_U/rdata                                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/control_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/closed_set_U/toplevel_a_star_len_closed_set_ram_U/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/closed_set_U/toplevel_a_star_len_closed_set_ram_U/ap_CS_fsm_reg[7][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               10 |             32 |         3.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                     | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                  | zybo_design_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                 |               25 |             32 |         1.28 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state8                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                             | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |               10 |             33 |         3.30 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                       | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                             | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               11 |             33 |         3.00 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                 | zybo_design_i/toplevel_0/inst/ap_NS_fsm16_out                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/mac_muladd_18s_16ns_16ns_18_4_1_U5/toplevel_mac_muladd_18s_16ns_16ns_18_4_1_DSP48_0_U/i_reg_596_reg[2][0]                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/MAXI_WVALID                                                                                                                                                                                              | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             35 |         3.89 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                     | zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |               10 |             37 |         3.70 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                               |               11 |             38 |         3.45 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |               16 |             39 |         2.44 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                   | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             41 |         6.83 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/waypoints_x_ce1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               15 |             41 |         2.73 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               11 |             41 |         3.73 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                   | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                9 |             43 |         4.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             43 |         5.38 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                8 |             44 |         5.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             47 |         5.88 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             47 |         5.22 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                               | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |                9 |             48 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             48 |         5.33 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/reg_6950                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               27 |             48 |         1.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               20 |             48 |         2.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             48 |         4.36 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             48 |         6.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               14 |             48 |         3.43 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                         |                8 |             50 |         6.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                              |               18 |             52 |         2.89 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                       | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                8 |             52 |         6.50 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                                     | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |                9 |             52 |         5.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             61 |         4.36 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             61 |         3.81 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               19 |             62 |         3.26 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                    | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               10 |             62 |         6.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               18 |             62 |         3.44 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               15 |             62 |         4.13 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               12 |             62 |         5.17 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               20 |             62 |         3.10 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               16 |             62 |         3.88 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                            | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               12 |             63 |         5.25 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                              | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               11 |             63 |         5.73 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             63 |         7.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                           | zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               20 |             64 |         3.20 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/waypoints_y_U/toplevel_waypoints_x_ram_U/p_0_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             64 |         8.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                      | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               10 |             64 |         6.40 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               21 |             64 |         3.05 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                           | zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             64 |         4.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_NS_fsm118_out                                                                                                                                                                                                     | zybo_design_i/toplevel_0/inst/grp_a_star_len_fu_370/ap_CS_fsm_state7                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               19 |             64 |         3.37 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                              | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               13 |             66 |         5.08 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                                                                                                                                  |               22 |             67 |         3.05 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                  |               22 |             67 |         3.05 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             68 |         5.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               12 |             68 |         5.67 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |               18 |             70 |         3.89 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                  |               19 |             70 |         3.68 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             70 |         7.00 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               21 |             71 |         3.38 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               19 |             71 |         3.74 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                       | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               11 |             71 |         6.45 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                           | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               22 |             74 |         3.36 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               48 |            100 |         2.08 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | zybo_design_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                              |               18 |            109 |         6.06 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                  | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               27 |            129 |         4.78 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                  | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               34 |            135 |         3.97 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          | zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                  |               28 |            145 |         5.18 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                             |               73 |            164 |         2.25 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                 | zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               39 |            173 |         4.44 |
|  zybo_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              263 |            814 |         3.10 |
|  zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              296 |           1146 |         3.87 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


