{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 18:02:20 2015 " "Info: Processing started: Tue Nov 24 18:02:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a0~portb_address_reg0 register uP_DP:DataPath\|n_REG:A_REG\|Q\[7\] 128.19 MHz 7.801 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 128.19 MHz between source memory \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"uP_DP:DataPath\|n_REG:A_REG\|Q\[7\]\" (period= 7.801 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.502 ns + Longest memory register " "Info: + Longest memory to register delay is 7.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y3; Fanout = 8; MEM Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cih1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/db/altsyncram_cih1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a6 2 MEM M4K_X17_Y3 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y3; Fanout = 3; MEM Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6 } "NODE_NAME" } } { "db/altsyncram_cih1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/db/altsyncram_cih1.tdf" 225 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.178 ns) 4.605 ns uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\|Add0~21 3 COMB LCCOMB_X9_Y3_N16 2 " "Info: 3: + IC(1.053 ns) + CELL(0.178 ns) = 4.605 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 2; COMB Node = 'uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.517 ns) 6.205 ns uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\|Add0~23 4 COMB LCCOMB_X14_Y3_N22 1 " "Info: 4: + IC(1.083 ns) + CELL(0.517 ns) = 6.205 ns; Loc. = LCCOMB_X14_Y3_N22; Fanout = 1; COMB Node = 'uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.663 ns uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\|Add0~25 5 COMB LCCOMB_X14_Y3_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.663 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.178 ns) 7.406 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[7\]~7 6 COMB LCCOMB_X14_Y3_N4 1 " "Info: 6: + IC(0.565 ns) + CELL(0.178 ns) = 7.406 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 1; COMB Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[7\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25 uP_DP:DataPath|n_REG:A_REG|Q[7]~7 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.502 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[7\] 7 REG LCFF_X14_Y3_N5 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 7.502 ns; Loc. = LCFF_X14_Y3_N5; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|n_REG:A_REG|Q[7]~7 uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.801 ns ( 64.00 % ) " "Info: Total cell delay = 4.801 ns ( 64.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.701 ns ( 36.00 % ) " "Info: Total interconnect delay = 2.701 ns ( 36.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25 uP_DP:DataPath|n_REG:A_REG|Q[7]~7 uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 {} uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6 {} uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21 {} uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23 {} uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25 {} uP_DP:DataPath|n_REG:A_REG|Q[7]~7 {} uP_DP:DataPath|n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 1.053ns 1.083ns 0.000ns 0.565ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.517ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.103 ns - Smallest " "Info: - Smallest clock skew is -0.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.869 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 2.869 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[7\] 3 REG LCFF_X14_Y3_N5 5 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X14_Y3_N5; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.74 % ) " "Info: Total cell delay = 1.628 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.241 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.972 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.783 ns) 2.972 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y3 8 " "Info: 3: + IC(0.925 ns) + CELL(0.783 ns) = 2.972 ns; Loc. = M4K_X17_Y3; Fanout = 8; MEM Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_cih1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cih1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/db/altsyncram_cih1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.87 % ) " "Info: Total cell delay = 1.809 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.163 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_cih1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/db/altsyncram_cih1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23 uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25 uP_DP:DataPath|n_REG:A_REG|Q[7]~7 uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 {} uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6 {} uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21 {} uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23 {} uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25 {} uP_DP:DataPath|n_REG:A_REG|Q[7]~7 {} uP_DP:DataPath|n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 1.053ns 1.083ns 0.000ns 0.565ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.517ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uP_DP:DataPath\|n_REG:A_REG\|Q\[4\] Input\[4\] CLOCK 4.830 ns register " "Info: tsu for register \"uP_DP:DataPath\|n_REG:A_REG\|Q\[4\]\" (data pin = \"Input\[4\]\", clock pin = \"CLOCK\") is 4.830 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.719 ns + Longest pin register " "Info: + Longest pin to register delay is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Input\[4\] 1 PIN PIN_W1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_W1; Fanout = 1; PIN Node = 'Input\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[4] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.205 ns) + CELL(0.544 ns) 7.623 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[4\]~4 2 COMB LCCOMB_X15_Y3_N24 1 " "Info: 2: + IC(6.205 ns) + CELL(0.544 ns) = 7.623 ns; Loc. = LCCOMB_X15_Y3_N24; Fanout = 1; COMB Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { Input[4] uP_DP:DataPath|n_REG:A_REG|Q[4]~4 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.719 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[4\] 3 REG LCFF_X15_Y3_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.719 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|n_REG:A_REG|Q[4]~4 uP_DP:DataPath|n_REG:A_REG|Q[4] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.514 ns ( 19.61 % ) " "Info: Total cell delay = 1.514 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.205 ns ( 80.39 % ) " "Info: Total interconnect delay = 6.205 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { Input[4] uP_DP:DataPath|n_REG:A_REG|Q[4]~4 uP_DP:DataPath|n_REG:A_REG|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { Input[4] {} Input[4]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[4]~4 {} uP_DP:DataPath|n_REG:A_REG|Q[4] {} } { 0.000ns 0.000ns 6.205ns 0.000ns } { 0.000ns 0.874ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[4\] 3 REG LCFF_X15_Y3_N25 5 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[4] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { Input[4] uP_DP:DataPath|n_REG:A_REG|Q[4]~4 uP_DP:DataPath|n_REG:A_REG|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { Input[4] {} Input[4]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[4]~4 {} uP_DP:DataPath|n_REG:A_REG|Q[4] {} } { 0.000ns 0.000ns 6.205ns 0.000ns } { 0.000ns 0.874ns 0.544ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Output\[6\] uP_DP:DataPath\|n_REG:A_REG\|Q\[6\] 9.243 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Output\[6\]\" through register \"uP_DP:DataPath\|n_REG:A_REG\|Q\[6\]\" is 9.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.869 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 2.869 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[6\] 3 REG LCFF_X14_Y3_N27 5 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[6] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.74 % ) " "Info: Total cell delay = 1.628 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.241 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[6] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.097 ns + Longest register pin " "Info: + Longest register to pin delay is 6.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[6\] 1 REG LCFF_X14_Y3_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_DP:DataPath|n_REG:A_REG|Q[6] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.101 ns) + CELL(2.996 ns) 6.097 ns Output\[6\] 2 PIN PIN_R15 0 " "Info: 2: + IC(3.101 ns) + CELL(2.996 ns) = 6.097 ns; Loc. = PIN_R15; Fanout = 0; PIN Node = 'Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { uP_DP:DataPath|n_REG:A_REG|Q[6] Output[6] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 49.14 % ) " "Info: Total cell delay = 2.996 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.101 ns ( 50.86 % ) " "Info: Total interconnect delay = 3.101 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { uP_DP:DataPath|n_REG:A_REG|Q[6] Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { uP_DP:DataPath|n_REG:A_REG|Q[6] {} Output[6] {} } { 0.000ns 3.101ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[6] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { uP_DP:DataPath|n_REG:A_REG|Q[6] Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { uP_DP:DataPath|n_REG:A_REG|Q[6] {} Output[6] {} } { 0.000ns 3.101ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uP_DP:DataPath\|n_REG:A_REG\|Q\[2\] Input\[2\] CLOCK -3.717 ns register " "Info: th for register \"uP_DP:DataPath\|n_REG:A_REG\|Q\[2\]\" (data pin = \"Input\[2\]\", clock pin = \"CLOCK\") is -3.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[2\] 3 REG LCFF_X15_Y3_N29 5 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X15_Y3_N29; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[2] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[2] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.854 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Input\[2\] 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'Input\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[2] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/uP.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.351 ns) + CELL(0.544 ns) 6.758 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[2\]~2 2 COMB LCCOMB_X15_Y3_N28 1 " "Info: 2: + IC(5.351 ns) + CELL(0.544 ns) = 6.758 ns; Loc. = LCCOMB_X15_Y3_N28; Fanout = 1; COMB Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { Input[2] uP_DP:DataPath|n_REG:A_REG|Q[2]~2 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.854 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[2\] 3 REG LCFF_X15_Y3_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.854 ns; Loc. = LCFF_X15_Y3_N29; Fanout = 5; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|n_REG:A_REG|Q[2]~2 uP_DP:DataPath|n_REG:A_REG|Q[2] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 21.93 % ) " "Info: Total cell delay = 1.503 ns ( 21.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.351 ns ( 78.07 % ) " "Info: Total interconnect delay = 5.351 ns ( 78.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { Input[2] uP_DP:DataPath|n_REG:A_REG|Q[2]~2 uP_DP:DataPath|n_REG:A_REG|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { Input[2] {} Input[2]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[2]~2 {} uP_DP:DataPath|n_REG:A_REG|Q[2] {} } { 0.000ns 0.000ns 5.351ns 0.000ns } { 0.000ns 0.863ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[2] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { Input[2] uP_DP:DataPath|n_REG:A_REG|Q[2]~2 uP_DP:DataPath|n_REG:A_REG|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { Input[2] {} Input[2]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[2]~2 {} uP_DP:DataPath|n_REG:A_REG|Q[2] {} } { 0.000ns 0.000ns 5.351ns 0.000ns } { 0.000ns 0.863ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 18:02:20 2015 " "Info: Processing ended: Tue Nov 24 18:02:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
