INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/Up_Down Counter/Up_Down Counter.srcs/sources_1/new/Up_Down_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Up_Down_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/Up_Down Counter/Up_Down Counter.srcs/sim_1/new/Up_Down_Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Up_Down_Counter_tb'
