# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugPortTestbench/debugPortTestbench.mdo}
# Loading project debugPortTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:19 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v 
# -- Compiling module synchronizedCounter
# 
# Top level modules:
# 	synchronizedCounter
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v 
# -- Compiling module requestGenerator
# 
# Top level modules:
# 	requestGenerator
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v 
# -- Compiling module oneOfEightDecoder
# 
# Top level modules:
# 	oneOfEightDecoder
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v 
# -- Compiling module debugPort
# 
# Top level modules:
# 	debugPort
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/tests" -work work C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugPortTests.v 
# -- Compiling module debugPortTests
# 
# Top level modules:
# 	debugPortTests
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v 
# -- Compiling module upCounter
# 
# Top level modules:
# 	upCounter
# End time: 19:15:20 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:20 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v 
# -- Compiling module debugDecoder
# 
# Top level modules:
# 	debugDecoder
# End time: 19:15:21 on Dec 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:21 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v 
# End time: 19:15:21 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:15:21 on Dec 09,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 19:15:21 on Dec 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l debugPortTests 
# Start time: 19:15:21 on Dec 09,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.register
# .main_pane.wave.interior.cs.body.pw.wf
# [T=400] DEBUG WRITE 01 -> 0
run 20us
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 3
# [T=4300] DEBUG WRITE 78 -> 2
# [T=5500] DEBUG WRITE 12 -> 5
# [T=6700] DEBUG WRITE 34 -> 4
# [T=7900] DEBUG WRITE 02 -> 1
# [T=9100] FAILED in debugPortTests: DEBUG_ADDR expected 0101011001111000 != actual 001
# [T=9100] FAILED in debugPortTests: DEBUG_DATA_OUT expected 0001001000110100 != actual 0101011001111000
# [T=9400] FAILED in debugPortTests: DEBUG_ADDR expected 0101011001111010 != actual 001
# [T=9400] FAILED in debugPortTests: DEBUG_DATA_OUT expected 0001001000110100 != actual 0101011001111000
# 1 TEST DIN
# [T=9400] DEBUG WRITE 03 -> 1
# ACK DIN
# 2 READ DIN
#           3
#           4
# [T=11800] FAILED in debugPortTests: DEBUG_DOUT expected 10101010 != actual 10111011
# [T=12200] FAILED in debugPortTests: DEBUG_REQX expected 00000000000000000000000000000001 != actual 0
add wave -position end  sim:/debugPortTests/testInstance/requestGen/CLK
add wave -position end  sim:/debugPortTests/testInstance/requestGen/RESET
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_WRN
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_RDN
add wave -position end  sim:/debugPortTests/testInstance/requestGen/EN_MODE
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_DIN_REQ
add wave -position end  sim:/debugPortTests/testInstance/requestGen/EN_DH
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_INCX
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_ACK
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_REQ
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_MODE_REQ
add wave -position end  sim:/debugPortTests/testInstance/requestGen/DEBUG_INC_REQ
restart; run 6us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=400] DEBUG WRITE 01 -> 0
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 3
# [T=4300] DEBUG WRITE 78 -> 2
# [T=5500] DEBUG WRITE 12 -> 5
# Compile of register.v was successful.
# Compile of synchronizer.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of debugPortTests.v was successful.
# Compile of upCounter.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of constants.v was successful.
# 11 compiles, 0 failed with no errors.
restart; run 6us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=400] DEBUG WRITE 01 -> 0
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 3
# [T=4300] DEBUG WRITE 78 -> 2
# [T=5500] DEBUG WRITE 12 -> 5
run 10us
# [T=6700] DEBUG WRITE 34 -> 4
# [T=7900] DEBUG WRITE 02 -> 1
# [T=9100] FAILED in debugPortTests: DEBUG_ADDR expected 0101011001111000 != actual 001
# [T=9100] FAILED in debugPortTests: DEBUG_DATA_OUT expected 0001001000110100 != actual 0101011001111000
# [T=9400] FAILED in debugPortTests: DEBUG_ADDR expected 0101011001111010 != actual 001
# [T=9400] FAILED in debugPortTests: DEBUG_DATA_OUT expected 0001001000110100 != actual 0101011001111000
# 1 TEST DIN
# [T=9400] DEBUG WRITE 03 -> 1
# ACK DIN
# 2 READ DIN
#           3
#           4
# [T=11800] FAILED in debugPortTests: DEBUG_DOUT expected 10101010 != actual 10111011
# [T=12200] FAILED in debugPortTests: DEBUG_REQX expected 00000000000000000000000000000001 != actual 0
# Compile of register.v was successful.
# Compile of synchronizer.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of debugPortTests.v was successful.
# Compile of upCounter.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of constants.v was successful.
# 11 compiles, 0 failed with no errors.
restart; run 16us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=400] DEBUG WRITE 01 -> 0
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 3
# [T=4300] DEBUG WRITE 78 -> 2
# [T=5500] DEBUG WRITE 12 -> 5
# [T=6700] DEBUG WRITE 34 -> 4
# [T=7900] DEBUG WRITE 02 -> 1
# [T=9100] FAILED in debugPortTests: DEBUG_ADDR_OUT expected 0101011001111000 != actual 0001001000110100
# [T=9100] FAILED in debugPortTests: DEBUG_DATA_OUT expected 0001001000110100 != actual 0101011001111000
# [T=9400] FAILED in debugPortTests: DEBUG_ADDR_OUT expected 0101011001111010 != actual 0001001000110110
# [T=9400] FAILED in debugPortTests: DEBUG_DATA_OUT expected 0001001000110100 != actual 0101011001111000
# 1 TEST DIN
# [T=9400] DEBUG WRITE 03 -> 1
# ACK DIN
# 2 READ DIN
#           3
#           4
# [T=11800] FAILED in debugPortTests: DEBUG_DOUT expected 10101010 != actual 10111011
# [T=12200] FAILED in debugPortTests: DEBUG_REQX expected 00000000000000000000000000000001 != actual 0
# Compile of register.v was successful.
# Compile of synchronizer.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of debugPortTests.v was successful.
# Compile of upCounter.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of constants.v was successful.
# 11 compiles, 0 failed with no errors.
restart; run 16us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=400] DEBUG WRITE 01 -> 0
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 5
# [T=4300] DEBUG WRITE 78 -> 4
# [T=5500] DEBUG WRITE 12 -> 3
# [T=6700] DEBUG WRITE 34 -> 2
# [T=7900] DEBUG WRITE 02 -> 1
# 1 TEST DIN
# [T=9400] DEBUG WRITE 03 -> 1
# ACK DIN
# 2 READ DIN
#           3
#           4
# Compile of register.v was successful.
# Compile of synchronizer.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of debugPortTests.v was successful.
# Compile of upCounter.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of constants.v was successful.
# 11 compiles, 0 failed with no errors.
restart; run 16us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=400] DEBUG WRITE 01 -> 0
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 5
# [T=4300] DEBUG WRITE 78 -> 4
# [T=5500] DEBUG WRITE 12 -> 3
# [T=6700] DEBUG WRITE 34 -> 2
# [T=7900] DEBUG WRITE 02 -> 1
# debugReadData(DIN, aa bb
# [T=9400] DEBUG WRITE 03 -> 1
# ACK DIN
#  - READ DIN
# debugReadData(REGB_DATA, bb cc
# [T=12400] DEBUG WRITE 03 -> 1
# ACK DIN
#  - READ DIN
# [T=14200] FAILED in debugPortTests: DEBUG_DOUT expected 11001100 != actual 10111011
# [T=14800] FAILED in debugPortTests: DEBUG_DOUT expected 10111011 != actual 10101010
# debugReadData(CC_DATA, cc dd
# [T=15400] DEBUG WRITE 03 -> 1
# Compile of register.v was successful.
# Compile of synchronizer.v was successful.
# Compile of synchronizedCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of debugPortTests.v was successful.
# Compile of upCounter.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of constants.v was successful.
# 11 compiles, 0 failed with no errors.
restart; run 16us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.debugPortTests
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.synchronizer
# Loading work.synchronizedCounter
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# [T=400] DEBUG WRITE 01 -> 0
# [T=1600] DEBUG WRITE 00 -> 1
# [T=3100] DEBUG WRITE 56 -> 5
# [T=4300] DEBUG WRITE 78 -> 4
# [T=5500] DEBUG WRITE 12 -> 3
# [T=6700] DEBUG WRITE 34 -> 2
# [T=7900] DEBUG WRITE 02 -> 1
# debugReadData(DIN, aa bb
# [T=9400] DEBUG WRITE 03 -> 1
# ACK DIN
#  - READ DIN
# debugReadData(REGB_DATA, bb cc
# [T=12400] DEBUG WRITE 03 -> 1
# ACK DIN
#  - READ DIN
# debugReadData(CC_DATA, cc dd
# [T=15400] DEBUG WRITE 03 -> 1
# End time: 19:34:22 on Dec 09,2023, Elapsed time: 0:19:01
# Errors: 0, Warnings: 1
