
AVRASM ver. 2.1.57  D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm Wed May 06 16:24:24 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m32Adef.inc'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(2): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Interrupt_Mapping.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(5): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Math.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(6): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\SRAM-Mapping.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(7): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\USART_Library.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(8): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Delays.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(9): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Motor_Control.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(10): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\I2C.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(11): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\MPU-6050.inc'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(12): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\MPU-6050.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(13): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Time.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(14): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\WheelSpeed.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(15): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\LapCounter.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(16): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Communication_Protocol.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(17): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Setup.asm'
D:\Github\TeamTurboTurtle\SubProjects\Main\Main\Main.asm(18): Including file 'D:\Github\TeamTurboTurtle\SubProjects\Main\Main\AI.asm'
                 
                 ;Mapping of all the interrupts, must be the first include!
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32A.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m32Adef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega32A
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega32A
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M32ADEF_INC_
                 #define _M32ADEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega32A
                 #pragma AVRPART ADMIN PART_NAME ATmega32A
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x95
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	OCR0	= 0x3c
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	OCDR	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDTOE	= 4	; RW
                 .equ	WDDE	= WDTOE	; For compatibility
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF2	= 5	; External Interrupt Flag 2
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - General Interrupt Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 1
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Clear Timer/Counter2 on Compare Match
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Pulse Width Modulator Enable
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                 .equ	ADFR	= ADATE	; For compatibility
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SM2	= 6	; Sleep Mode Select
                 .equ	SE	= 7	; Sleep Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1&0
                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PUD	= 2	; Pull-up Disable
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write secion read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler bits
                 .equ	TWPS1	= 1	; TWI Prescaler bits
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 2048
                 .equ	RAMEND	= 0x085f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x03ff
                 .equ	EEPROMEND	= 0x03ff
                 .equ	EEADRBITS	= 10
                 #pragma AVRPART MEMORY PROG_FLASH 32768
                 #pragma AVRPART MEMORY EEPROM 1024
                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x3800
                 .equ	NRWW_STOP_ADDR	= 0x3fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x37ff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x3f00
                 .equ	SECONDBOOTSTART	= 0x3e00
                 .equ	THIRDBOOTSTART	= 0x3c00
                 .equ	FOURTHBOOTSTART	= 0x3800
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	OC2addr	= 0x0008	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x000a	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000c	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000e	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0010	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0012	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x0014	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0016	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0018	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x001a	; USART, Rx Complete
                 .equ	UDREaddr	= 0x001c	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x001e	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x0020	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0022	; EEPROM Ready
                 .equ	ACIaddr	= 0x0024	; Analog Comparator
                 .equ	TWIaddr	= 0x0026	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                 
                 #endif  /* _M32ADEF_INC_ */
                 
                 
                 .include "Interrupt_Mapping.asm"
                 
                 .org 0x00
000000 c26b      rjmp Init
                 ;Timer1 Input Capture interrupt
                 .org	0x0C
00000c 940c 0198 jmp	Input_Capture
                 ;Timer0 CTC interrupt
                 .org 0x14
000014 940c 017d jmp Timer0_Update
                 ;USART received interrupt
                 .org 0x1A
00001a 940c 020b jmp Comm_Received
                 ;Comparator interrupt
                 .org 0x24
000024 940c 01d4 
                 ;Library includes
                 .include "Math.asm"
                 
000026 0f02      	add R16, R18
000027 1f13      	adc R17, R19
000028 9508      ret
                 
                 Div16_8:
                 	
000029 27ff      	clr ZH ;Kvotient high
00002a 27ee      	clr ZL ;Kvotient low
                 
                 Div16_8_Loop:
                 
00002b 9631      	adiw ZH:ZL, 1 ;Kvotient ++
                 
00002c 1b02      	sub R16 ,R18 ;Træk nævner fra tæller
00002d 4010      	sbci R17, 0
00002e f7e0      	brcc Div16_8_Loop
                 	
00002f 9731      	sbiw ZH:ZL, 1 ;Kvotient --
                 
000030 0f02      	add R16, R18 ;Læg nævner til
                 	
000031 2f20      	mov R18, R16
000032 018f      	movw R17:R16,ZH:ZL
                 
000033 9508      ret
                 .include "SRAM-Mapping.asm"
                 
                 ;SRAM starts at 0x60
                 
                 ;Accelerometer dataset from the MPU6050
                 .equ ACCEL_XOUT_H = 0x0060
                 .equ ACCEL_XOUT_L = 0x0061
                 .equ ACCEL_YOUT_H = 0x0062
                 .equ ACCEL_YOUT_L = 0x0063
                 .equ ACCEL_ZOUT_H = 0x0064
                 .equ ACCEL_ZOUT_L = 0x0065
                 
                 ;Temperature dataset from the MPU6050
                 .equ TEMP_OUT_H   = 0x0066
                 .equ TEMP_OUT_L   = 0x0067
                 
                 ;Gyro dataset from the MPU6050
                 .equ GYRO_XOUT_H  = 0x0068
                 .equ GYRO_XOUT_L  = 0x0069
                 .equ GYRO_YOUT_H  = 0x006A
                 .equ GYRO_YOUT_L  = 0x006B
                 .equ GYRO_ZOUT_H  = 0x006C
                 .equ GYRO_ZOUT_L  = 0x006D
                 
                 ;Time0 variables
                 .equ Timer_1ms_H  = 0x006E
                 .equ Timer_1ms_M  = 0x006F
                 .equ Timer_1ms_L  = 0x0070
                 
                 ;Finish line time stamp
                 .equ Time_Stamp_H = 0x0071
                 .equ Time_Stamp_M = 0x0072
                 .equ Time_Stamp_L = 0x0073
                 
                 ;Latest lap time
                 .equ Lap_time_L   = 0x0074
                 .equ Lap_time_M	  = 0x0075
                 .equ Lap_time_H	  = 0x0076
                 
                 ;Pulse Stuphs
                 .equ Edge1_L			= 0x0077
                 .equ Edge1_H			= 0x0078
                 .equ Pulse_Time_L	= 0x0079
                 .equ Pulse_Time_H	= 0x007A
                 
                 ;Status Register
                 .equ SREG_1			= 0x007B
                 .equ Program_Running = 0x0080
                 
                 ;Communication Protocol stuff
                 .equ Comm_Received_Byte_Num = 0x007C
                 .equ Comm_Received_Byte_1 = 0x007D
                 .equ Comm_Received_Byte_2 = 0x007E
                 .equ Comm_Received_Byte_3 = 0x007F
                 
                 ;Wheel Speed
                 .equ Wheel_speed_L = 0x0081
                 .equ Wheel_speed_H = 0x0082
                 
                 ;AI Hastighed
                 .equ AI_Check_Lap	= 0x0083
                 .equ AI_Hastighed_out	= 0x0084
                 .equ AI_Hastighed_set	= 0x0085
                 .equ AI_Hastighed_D	= 0x0086
                 
                 ;Mapping start -- Alt herefter skal holdes frit
                 .equ Map_Start		= 0x00C8
                 
                 .include "USART_Library.asm"
                 
                  ; Author: StjerneIdioten
                 
                 .MACRO  USART_Init
                 	;Set Baud Rate to 9600
                 	ldi R16,	@1	
                 	ldi R17,	@0
                 
                 	out	UBRRH,	R17
                 	out UBRRL,	R16
                 
                 	;Enable receiver and transmitter
                 	ldi R16,	(1<<RXEN)|(1<<TXEN)|(1<<RXCIE)
                 	out	UCSRB,	R16
                 
                 	;Set frame format: 8data, 1stop bit
                 	ldi	R16,	(1<<URSEL)|(3<<UCSZ0)
                 	out	UCSRC,	R16
                 .ENDMACRO
                 
                  ;Waits for an empty transmit buffer and then moves R16 to the transmit buffer
                  USART_Transmit: 
                  USART_Transmit_Start:
                 	; Wait for empty transmit buffer
000034 9b5d      	sbis	UCSRA,	UDRE
000035 cffe      	rjmp	USART_Transmit_Start
000036 b90c      	out	UDR, R16
000037 9508      ret
                 
                 
                 ;Waits for a byte to be recived and outputs it to R16
                 USART_Receive:
                 USART_Receive_Start:
                 	; Wait for data to be received
000038 9b5f      	sbis UCSRA, RXC
000039 cffe      	rjmp USART_Receive_Start
                 	; Get and return received data from buffer
00003a b10c      	in r16, UDR
00003b 9508      ret
                 
                 
                 ;Outputs a newline to serial. In the format of '\r\n'
                 .Macro USART_Newline
                 	ldi R16, 0x0D
                 	call USART_Transmit 
                 	ldi R16, 0x0A
                 	call USART_Transmit 
                 .ENDMACRO
                 
                 
                 ;Outputs the byte in R16 as a string of 8 ascii 1's or 0's
                 USART_Binary:
00003c 2f10      	mov R17, R16			;Copy R16 to R17
00003d e020      	ldi R18, 0x00			;Set the counter to zero
                 USART_Binary_Loop:
00003e ff17      	sbrs R17, 7				;Skip if bit 7 in R17 is set
00003f c004      	rjmp USART_Binary_0		;Jump here if the it was 0
000040 e301      	ldi R16, '1'			;Load in ascii 1 in R16
000041 940e 0034 	call USART_Transmit		;Transmit the 1
000043 c003      	rjmp USART_Binary_End	;Jump to the end
                 USART_Binary_0:				
000044 e300      	ldi R16, '0'			;Load in ascii 0 in R16
000045 940e 0034 	call USART_Transmit
                 USART_Binary_End:
000047 0f11      	lsl R17					;Left shift R17
000048 9523      	inc R18					;Increment R18
000049 3028      	cpi R18, 0x08			;Check if we have converted and sent an entire byte yet
00004a f799      	brne USART_Binary_Loop	;Repeat if we haven't
00004b 9508      ret
                 
                 
                 
                 ;Expecs a 16 bit value in R17:R16
                 USART_Decimal_S16:
                 
00004c 0198      	movw R19:R18, R17:R16
00004d ff37      	sbrs R19, 7
00004e c007      	rjmp USART_Decimal_S16_Count_10000
                 
                 USART_Decimal_S16_Signed:
00004f e20d      	ldi R16, '-'
000050 940e 0034 	call USART_Transmit
000052 5021      	subi R18, 0x01
000053 4030      	sbci R19, 0x00
000054 9520      	com R18
000055 9530      	com R19
                 
                 USART_Decimal_S16_Count_10000:
000056 2744      	clr R20
000057 e2b7      	ldi XH, HIGH(10000)
000058 e1a0      	ldi XL, LOW(10000)
                 USART_Decimal_S16_Count_10000_Loop:
000059 9543      	inc R20
00005a 1b2a      	sub R18, XL
00005b 0b3b      	sbc R19, XH
00005c f7e0      	brcc USART_Decimal_S16_Count_10000_Loop
00005d 954a      	dec R20
00005e 0f2a      	add R18, XL
00005f 1f3b      	adc R19, XH
000060 e300      	ldi R16, 0x30
000061 0f04      	add R16, R20
000062 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_S16_Count_1000:
000064 2744      	clr R20
000065 e0b3      	ldi XH, HIGH(1000)
000066 eea8      	ldi XL, LOW(1000)
                 USART_Decimal_S16_Count_1000_Loop:
000067 9543      	inc R20
000068 1b2a      	sub R18, XL
000069 0b3b      	sbc R19, XH
00006a f7e0      	brcc USART_Decimal_S16_Count_1000_Loop
00006b 954a      	dec R20
00006c 0f2a      	add R18, XL
00006d 1f3b      	adc R19, XH
00006e e300      	ldi R16, 0x30
00006f 0f04      	add R16, R20
000070 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_S16_Count_100:
000072 2744      	clr R20
000073 e0b0      	ldi XH, HIGH(100)
000074 e6a4      	ldi XL, LOW(100)
                 USART_Decimal_S16_Count_100_Loop:
000075 9543      	inc R20
000076 1b2a      	sub R18, XL
000077 0b3b      	sbc R19, XH
000078 f7e0      	brcc USART_Decimal_S16_Count_100_Loop
000079 954a      	dec R20
00007a 0f2a      	add R18, XL
00007b 1f3b      	adc R19, XH
00007c e300      	ldi R16, 0x30
00007d 0f04      	add R16, R20
00007e 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_S16_Count_10:
000080 2744      	clr R20
000081 e0b0      	ldi XH, HIGH(10)
000082 e0aa      	ldi XL, LOW(10)
                 USART_Decimal_S16_Count_10_Loop:
000083 9543      	inc R20
000084 1b2a      	sub R18, XL
000085 0b3b      	sbc R19, XH
000086 f7e0      	brcc USART_Decimal_S16_Count_10_Loop
000087 954a      	dec R20
000088 0f2a      	add R18, XL
000089 1f3b      	adc R19, XH
00008a e300      	ldi R16, 0x30
00008b 0f04      	add R16, R20
00008c 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_S16_Count_1:
00008e 2744      	clr R20
00008f e0b0      	ldi XH, HIGH(1)
000090 e0a1      	ldi XL, LOW(1)
                 USART_Decimal_S16_Count_1_Loop:
000091 9543      	inc R20
000092 1b2a      	sub R18, XL
000093 0b3b      	sbc R19, XH
000094 f7e0      	brcc USART_Decimal_S16_Count_1_Loop
000095 954a      	dec R20
000096 0f2a      	add R18, XL
000097 1f3b      	adc R19, XH
000098 e300      	ldi R16, 0x30
000099 0f04      	add R16, R20
00009a 940e 0034 	call USART_Transmit
                 
00009c 9508      ret
                 
                 
                 ;Expecs a 16 bit value in R17:R16
                 USART_Decimal_16:
                 
00009d 0198      	movw R19:R18, R17:R16
                 
                 USART_Decimal_16_Count_10000:
00009e 2744      	clr R20
00009f e2b7      	ldi XH, HIGH(10000)
0000a0 e1a0      	ldi XL, LOW(10000)
                 USART_Decimal_16_Count_10000_Loop:
0000a1 9543      	inc R20
0000a2 1b2a      	sub R18, XL
0000a3 0b3b      	sbc R19, XH
0000a4 f7e0      	brcc USART_Decimal_16_Count_10000_Loop
0000a5 954a      	dec R20
0000a6 0f2a      	add R18, XL
0000a7 1f3b      	adc R19, XH
0000a8 e300      	ldi R16, 0x30
0000a9 0f04      	add R16, R20
0000aa 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_16_Count_1000:
0000ac 2744      	clr R20
0000ad e0b3      	ldi XH, HIGH(1000)
0000ae eea8      	ldi XL, LOW(1000)
                 USART_Decimal_16_Count_1000_Loop:
0000af 9543      	inc R20
0000b0 1b2a      	sub R18, XL
0000b1 0b3b      	sbc R19, XH
0000b2 f7e0      	brcc USART_Decimal_16_Count_1000_Loop
0000b3 954a      	dec R20
0000b4 0f2a      	add R18, XL
0000b5 1f3b      	adc R19, XH
0000b6 e300      	ldi R16, 0x30
0000b7 0f04      	add R16, R20
0000b8 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_16_Count_100:
0000ba 2744      	clr R20
0000bb e0b0      	ldi XH, HIGH(100)
0000bc e6a4      	ldi XL, LOW(100)
                 USART_Decimal_16_Count_100_Loop:
0000bd 9543      	inc R20
0000be 1b2a      	sub R18, XL
0000bf 0b3b      	sbc R19, XH
0000c0 f7e0      	brcc USART_Decimal_16_Count_100_Loop
0000c1 954a      	dec R20
0000c2 0f2a      	add R18, XL
0000c3 1f3b      	adc R19, XH
0000c4 e300      	ldi R16, 0x30
0000c5 0f04      	add R16, R20
0000c6 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_16_Count_10:
0000c8 2744      	clr R20
0000c9 e0b0      	ldi XH, HIGH(10)
0000ca e0aa      	ldi XL, LOW(10)
                 USART_Decimal_16_Count_10_Loop:
0000cb 9543      	inc R20
0000cc 1b2a      	sub R18, XL
0000cd 0b3b      	sbc R19, XH
0000ce f7e0      	brcc USART_Decimal_16_Count_10_Loop
0000cf 954a      	dec R20
0000d0 0f2a      	add R18, XL
0000d1 1f3b      	adc R19, XH
0000d2 e300      	ldi R16, 0x30
0000d3 0f04      	add R16, R20
0000d4 940e 0034 	call USART_Transmit
                 
                 USART_Decimal_16_Count_1:
0000d6 2744      	clr R20
0000d7 e0b0      	ldi XH, HIGH(1)
0000d8 e0a1      	ldi XL, LOW(1)
                 USART_Decimal_16_Count_1_Loop:
0000d9 9543      	inc R20
0000da 1b2a      	sub R18, XL
0000db 0b3b      	sbc R19, XH
0000dc f7e0      	brcc USART_Decimal_16_Count_1_Loop
0000dd 954a      	dec R20
0000de 0f2a      	add R18, XL
0000df 1f3b      	adc R19, XH
0000e0 e300      	ldi R16, 0x30
0000e1 0f04      	add R16, R20
0000e2 940e 0034 	call USART_Transmit
                 
                 .include "Delays.asm"
0000e4 9508      
                 
                 ;Requires the Timer library made by Kristian! And the SRAM-Mapping.asm
                 ;These macros are intended for a micro running 16MHZ
                 
                 ;This macro can generate from 1 to 255 ms of delay.  
                 ;Uses R16, R17 and R18
                 .MACRO	DELAY_MS_M					; Cycles to execute 
                 	LDI R16, @0 ;					; 1 cycle to execute
                 	DELAY_MS_M_2: ;-----------------/
                 	LDI R17, 15 ;	              /
                 	DELAY_MS_M_1:	;------------/    /
                 	LDI R18, 177;		     /    /
                 	DELAY_MS_M_0: ;-------/    /    /
                 	NOP ;			    /C   /B   /A
                 	NOP ;				/	 /	  /
                 	NOP ;				/	 /	  /
                 	DEC R18 ;		    /    /    /
                 	BRNE DELAY_MS_M_0 ;---/    /    /
                 	DEC R17 ;		         /    /
                 	NOP ;					 /	  /
                 	BRNE DELAY_MS_M_1 ;--------/    /
                 	DEC R16 ;		              /
                 	NOP ;						  /
                 	NOP ;						  /
                 	NOP ;						  /
                 	NOP ;						  /
                 	NOP ;						  /
                 	NOP ;						  /
                 	BRNE DELAY_MS_M_2 ;-------------/
                 .ENDMACRO
                 ; Block C: 177*(1+1+1+1+2)-1 = 1061
                 ; Block B: 15*(1+C+1+1+2)-1 = 15990 
                 ; Block A: x*(1+B+1+1+1+1+1+1+1+2)-1 = x*16000-1
                 ; Total # of cycles is: 1 + A = x*16000 
                 ; Formula for delay: x*1ms
                 
                 Delay_MS:
0000e5 2e90      	mov R9, R16
0000e6 9030 0070 	lds R3, Timer_1ms_L
0000e8 9040 006f 	lds R4, Timer_1ms_M
0000ea 9050 006e 	lds R5, Timer_1ms_H
                 
                 Delay_MS_Loop:
                 	
0000ec 9478      	sei
0000ed 9060 0070 	lds R6, Timer_1ms_L
0000ef 9070 006f 	lds R7, Timer_1ms_M
0000f1 9080 006e 	lds R8, Timer_1ms_H
                 
0000f3 94f8      	cli
0000f4 1863      	sub R6, R3
0000f5 0874      	sbc R7, R4
0000f6 0885      	sbc R8, R5
                 
0000f7 1469      	cp R6, R9
                 
0000f8 f398      	brlo Delay_MS_Loop
0000f9 9478      	sei
                 .include "Motor_Control.asm"
0000fa 9508      
                 
                 .MACRO Motor_Init
                 	in R16, DDRD							;Load in the current setup of the portb
                 	ori R16, (1<<PD7)						;OR in the setup that we wish to have
                 	out DDRD, R16
                 
                 	ldi R16, 0b01101001						;Fast-pwm, non-inverting mode, no prescaling
                 	out TCCR2, R16							;
                 .ENDMACRO
                 
                 Motor_Set: 
0000fb bd03      	out OCR2, R16							;Set the duty cycle of the motor
0000fc 9508      ret
                 
                 Motor_Set_Percentage:
0000fd 3605      	cpi R16, 101							;Check if the number is within the percentage range of 100
0000fe f460      	brsh Motor_Set_Percentage_End			;Branch if not
                 
0000ff ef1f      	ldi R17, 255							;Using the formula (N*255)/100=N% of 255
000100 9f01      	mul R16, R17							;Multiply the number by 255
                 
000101 2d00      	mov R16, R0								;The multiplication hardware leaves the result in R1:R0
000102 2d11      	mov R17, R1								;
                 
000103 e624      	ldi R18, 100							;Load in the 100 to divide with
000104 940e 0029 	call Div16_8							;Divide with 100, the rest is returned in R18
                 
000106 3322      	cpi R18, 50								;Check to see if we should round of or down.
000107 f008      	brlo Motor_Set_Percentage_Out			;R16 is actually the trunctuated value of the divison which is the same as rounding down.
000108 9503      	inc R16									;Increment if we were rounding up
                 
                 Motor_Set_Percentage_Out:
                 
000109 940e 00fb 	call Motor_Set							;Set the duty cycle of the motor pwn as the % of 255
                 
                 Motor_Set_Percentage_End:
                 .include "I2C.asm"
00010b 9508      
                 ;I2C communication library 
                 
                  .equ I2C_ACK = 0x01	;Value for ACK used with I2C_Read
                  .equ I2C_NACK = 0x00	;Value for NACK used with I2C_Read
                 
                  .MACRO I2C_Init ;First argument is prescaler, second argument is TWBR
                 	;Set Prescaler
                 	ldi R16, @0
                 	out TWSR, R16
                 	
                 	;Set TWBR
                 	ldi R16, @1
                 	out TWBR, R16
                 
                 	;Enable I2C module
                 	ldi R16, (1<<TWEN)
                 	out TWCR, R16
                 
                 	nop ;Important delay to allow the module to start
                 
                  .ENDMACRO
                 
                 
                 ;This function sends a start command
                 I2C_Start:
                 	;Send Start condition
00010c ea04      	ldi r16, (1<<TWINT)|(1<<TWSTA)|(1<<TWEN) 
00010d bf06      	out TWCR, r16
                 
                 I2C_Start_Wait:	
                 	;Wait for the start condition transmit			
00010e b706      	in r16,TWCR
00010f ff07      	sbrs r16,TWINT
000110 cffd      	rjmp I2C_Start_Wait
000111 9508      ret
                 
                 
                 ;This function sends a stop command
                 I2C_Stop:
                 	;Send Stop condition
000112 e904      	ldi r16, (1<<TWINT)|(1<<TWSTO)|(1<<TWEN) 
000113 bf06      	out TWCR, r16
000114 9508      ret
                 
                 
                 ;This function writes the data from R16, onto the I2C data line
                 I2C_Write_Call:
000115 b903      	out TWDR, r16
000116 e804      	ldi r16, (1<<TWINT) | (1<<TWEN)
000117 bf06      	out TWCR, r16
                 
                 I2C_Write_Call_Wait:
000118 b706      	in r16,TWCR
000119 ff07      	sbrs r16,TWINT
00011a cffd      	rjmp I2C_Write_Call_Wait
00011b 9508      ret
                 
                 ;This is an easy to use macro of the write function
                 .MACRO I2C_Write
                 	ldi R16, @0
                 	call I2C_Write_Call
                 .ENDMACRO
                 
                 ;This function reads in data from the I2C data line and stores it in R16.
                 ;Remember to set R16 to either I2C_ACK or I2C_NACK before calling the function!
                 ;Failure to do so may result in unwanted behaviour.
                 I2C_Read_Call:
00011c fd00      	sbrc r16,0
00011d c002      	rjmp I2C_Read_Call_ACK
00011e e804      	ldi r16, (1<<TWINT) | (1<<TWEN)
00011f c001      	rjmp I2C_Read_Call_Continue
                 I2C_Read_Call_ACK:
000120 ec04      	ldi r16, (1<<TWINT) | (1<<TWEN) | (1<<TWEA)
                 I2C_Read_Call_Continue:
000121 bf06      	out TWCR, r16
                 I2C_Read_Call_Wait:
000122 b706      	in r16,TWCR
000123 ff07      	sbrs r16,TWINT
000124 cffd      	rjmp I2C_Read_Call_Wait
                 
000125 b103      	in R16, TWDR
000126 9508      ret
                 
                 //Easy to use macro which takes I2C_Ack/I2C_Nack as argument.
                 .MACRO I2C_Read
                 	ldi R16, @0
                 	call I2C_Read_Call
                 .ENDMACRO
                 
                 
                 .include "MPU-6050.inc"
                 
                 .equ MPU6050_ADDRESS_R = 0b11010001 // Address with end read bit
                 .equ MPU6050_RA_XG_OFFS_TC = 0x00 //[7] PWR_MODE, [6:1] XG_OFFS_TC, [0] OTP_BNK_VLD
                 .equ MPU6050_RA_YG_OFFS_TC = 0x01 //[7] PWR_MODE, [6:1] YG_OFFS_TC, [0] OTP_BNK_VLD
                 .equ MPU6050_RA_ZG_OFFS_TC = 0x02 //[7] PWR_MODE, [6:1] ZG_OFFS_TC, [0] OTP_BNK_VLD
                 .equ MPU6050_RA_X_FINE_GAIN = 0x03 //[7:0] X_FINE_GAIN
                 .equ MPU6050_RA_Y_FINE_GAIN = 0x04 //[7:0] Y_FINE_GAIN
                 .equ MPU6050_RA_Z_FINE_GAIN = 0x05 //[7:0] Z_FINE_GAIN
                 .equ MPU6050_RA_XA_OFFS_H = 0x06 //[15:0] XA_OFFS
                 .equ MPU6050_RA_XA_OFFS_L_TC = 0x07
                 .equ MPU6050_RA_YA_OFFS_H = 0x08 //[15:0] YA_OFFS
                 .equ MPU6050_RA_YA_OFFS_L_TC = 0x09
                 .equ MPU6050_RA_ZA_OFFS_H = 0x0A //[15:0] ZA_OFFS
                 .equ MPU6050_RA_ZA_OFFS_L_TC = 0x0B
                 .equ MPU6050_RA_XG_OFFS_USRH = 0x13 //[15:0] XG_OFFS_USR
                 .equ MPU6050_RA_XG_OFFS_USRL = 0x14
                 .equ MPU6050_RA_YG_OFFS_USRH = 0x15 //[15:0] YG_OFFS_USR
                 .equ MPU6050_RA_YG_OFFS_USRL = 0x16
                 .equ MPU6050_RA_ZG_OFFS_USRH = 0x17 //[15:0] ZG_OFFS_USR
                 .equ MPU6050_RA_ZG_OFFS_USRL = 0x18
                 .equ MPU6050_RA_SMPLRT_DIV = 0x19
                 .equ MPU6050_RA_CONFIG = 0x1A
                 .equ MPU6050_RA_GYRO_CONFIG = 0x1B
                 .equ MPU6050_RA_ACCEL_CONFIG = 0x1C
                 .equ MPU6050_RA_FF_THR = 0x1D
                 .equ MPU6050_RA_FF_DUR = 0x1E
                 .equ MPU6050_RA_MOT_THR = 0x1F
                 .equ MPU6050_RA_MOT_DUR = 0x20
                 .equ MPU6050_RA_ZRMOT_THR = 0x21
                 .equ MPU6050_RA_ZRMOT_DUR = 0x22
                 .equ MPU6050_RA_FIFO_EN = 0x23
                 .equ MPU6050_RA_I2C_MST_CTRL = 0x24
                 .equ MPU6050_RA_I2C_SLV0_ADDR = 0x25
                 .equ MPU6050_RA_I2C_SLV0_REG = 0x26
                 .equ MPU6050_RA_I2C_SLV0_CTRL = 0x27
                 .equ MPU6050_RA_I2C_SLV1_ADDR = 0x28
                 .equ MPU6050_RA_I2C_SLV1_REG = 0x29
                 .equ MPU6050_RA_I2C_SLV1_CTRL = 0x2A
                 .equ MPU6050_RA_I2C_SLV2_ADDR = 0x2B
                 .equ MPU6050_RA_I2C_SLV2_REG = 0x2C
                 .equ MPU6050_RA_I2C_SLV2_CTRL = 0x2D
                 .equ MPU6050_RA_I2C_SLV3_ADDR = 0x2E
                 .equ MPU6050_RA_I2C_SLV3_REG = 0x2F
                 .equ MPU6050_RA_I2C_SLV3_CTRL = 0x30
                 .equ MPU6050_RA_I2C_SLV4_ADDR = 0x31
                 .equ MPU6050_RA_I2C_SLV4_REG = 0x32
                 .equ MPU6050_RA_I2C_SLV4_DO = 0x33
                 .equ MPU6050_RA_I2C_SLV4_CTRL = 0x34
                 .equ MPU6050_RA_I2C_SLV4_DI = 0x35
                 .equ MPU6050_RA_I2C_MST_STATUS = 0x36
                 .equ MPU6050_RA_INT_PIN_CFG = 0x37
                 .equ MPU6050_RA_INT_ENABLE = 0x38
                 .equ MPU6050_RA_DMP_INT_STATUS = 0x39
                 .equ MPU6050_RA_INT_STATUS = 0x3A
                 .equ MPU6050_RA_ACCEL_XOUT_H = 0x3B
                 .equ MPU6050_RA_ACCEL_XOUT_L = 0x3C
                 .equ MPU6050_RA_ACCEL_YOUT_H = 0x3D
                 .equ MPU6050_RA_ACCEL_YOUT_L = 0x3E
                 .equ MPU6050_RA_ACCEL_ZOUT_H = 0x3F
                 .equ MPU6050_RA_ACCEL_ZOUT_L = 0x40
                 .equ MPU6050_RA_TEMP_OUT_H = 0x41
                 .equ MPU6050_RA_TEMP_OUT_L = 0x42
                 .equ MPU6050_RA_GYRO_XOUT_H = 0x43
                 .equ MPU6050_RA_GYRO_XOUT_L = 0x44
                 .equ MPU6050_RA_GYRO_YOUT_H = 0x45
                 .equ MPU6050_RA_GYRO_YOUT_L = 0x46
                 .equ MPU6050_RA_GYRO_ZOUT_H = 0x47
                 .equ MPU6050_RA_GYRO_ZOUT_L = 0x48
                 .equ MPU6050_RA_EXT_SENS_DATA_00 = 0x49
                 .equ MPU6050_RA_EXT_SENS_DATA_01 = 0x4A
                 .equ MPU6050_RA_EXT_SENS_DATA_02 = 0x4B
                 .equ MPU6050_RA_EXT_SENS_DATA_03 = 0x4C
                 .equ MPU6050_RA_EXT_SENS_DATA_04 = 0x4D
                 .equ MPU6050_RA_EXT_SENS_DATA_05 = 0x4E
                 .equ MPU6050_RA_EXT_SENS_DATA_06 = 0x4F
                 .equ MPU6050_RA_EXT_SENS_DATA_07 = 0x50
                 .equ MPU6050_RA_EXT_SENS_DATA_08 = 0x51
                 .equ MPU6050_RA_EXT_SENS_DATA_09 = 0x52
                 .equ MPU6050_RA_EXT_SENS_DATA_10 = 0x53
                 .equ MPU6050_RA_EXT_SENS_DATA_11 = 0x54
                 .equ MPU6050_RA_EXT_SENS_DATA_12 = 0x55
                 .equ MPU6050_RA_EXT_SENS_DATA_13 = 0x56
                 .equ MPU6050_RA_EXT_SENS_DATA_14 = 0x57
                 .equ MPU6050_RA_EXT_SENS_DATA_15 = 0x58
                 .equ MPU6050_RA_EXT_SENS_DATA_16 = 0x59
                 .equ MPU6050_RA_EXT_SENS_DATA_17 = 0x5A
                 .equ MPU6050_RA_EXT_SENS_DATA_18 = 0x5B
                 .equ MPU6050_RA_EXT_SENS_DATA_19 = 0x5C
                 .equ MPU6050_RA_EXT_SENS_DATA_20 = 0x5D
                 .equ MPU6050_RA_EXT_SENS_DATA_21 = 0x5E
                 .equ MPU6050_RA_EXT_SENS_DATA_22 = 0x5F
                 .equ MPU6050_RA_EXT_SENS_DATA_23 = 0x60
                 .equ MPU6050_RA_MOT_DETECT_STATUS = 0x61
                 .equ MPU6050_RA_I2C_SLV0_DO = 0x63
                 .equ MPU6050_RA_I2C_SLV1_DO = 0x64
                 .equ MPU6050_RA_I2C_SLV2_DO = 0x65
                 .equ MPU6050_RA_I2C_SLV3_DO = 0x66
                 .equ MPU6050_RA_I2C_MST_DELAY_CTRL = 0x67
                 .equ MPU6050_RA_SIGNAL_PATH_RESET = 0x68
                 .equ MPU6050_RA_MOT_DETECT_CTRL = 0x69
                 .equ MPU6050_RA_USER_CTRL = 0x6A
                 .equ MPU6050_RA_PWR_MGMT_1 = 0x6B
                 .equ MPU6050_RA_PWR_MGMT_2 = 0x6C
                 .equ MPU6050_RA_BANK_SEL = 0x6D
                 .equ MPU6050_RA_MEM_START_ADDR = 0x6E
                 .equ MPU6050_RA_MEM_R_W = 0x6F
                 .equ MPU6050_RA_DMP_CFG_1 = 0x70
                 .equ MPU6050_RA_DMP_CFG_2 = 0x71
                 .equ MPU6050_RA_FIFO_COUNTH = 0x72
                 .equ MPU6050_RA_FIFO_COUNTL = 0x73
                 .equ MPU6050_RA_FIFO_R_W = 0x74
                 .include "MPU-6050.asm"
                 
                 ;This library relies on the I2C library made by StjerneIdioten.
                 ;This library relies on the "MPU-6050.inc" where all the definitions of registers are defined.
                 ;This library relies on having defined the correct SRAM locations prior to reading in data.
                 
                 ;Setup the MPU-6050
                 .MACRO MPU6050_Init
                 
                 	call I2C_Start							;Send a start									
                 	I2C_Write MPU6050_ADDRESS_W				;Send the write address of the MPU6050
                 
                 	I2C_Write MPU6050_RA_SMPLRT_DIV			;Write the address to start the burst write at
                 
                 	;Sets sample rate to 8000/1+7 = 1000Hz
                 	I2C_Write 0x07
                 
                 	;MPU6050_RA_CONFIG, Disable FSync, 256Hz DLPF
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_GYRO_CONFIG, Disable gyro self tests, scale of 500 degrees/s
                 	I2C_Write 0b00001000
                 
                 	;MPU6050_RA_ACCEL_CONFIG ,Disable accel self tests, scale of +-16g, no DHPF
                 	I2C_Write 0b00001000
                 
                 	;MPU6050_RA_FF_THR ,Freefall threshold of |0mg|
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_FF_DUR ,Freefall duration limit of 0
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_MOT_THR ,Motion threshold of 0mg
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_MOT_DUR ,Motion duration of 0s
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_ZRMOT_THR ,Zero motion threshold
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_ZRMOT_DUR ,Zero motion duration threshold
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_FIFO_EN ,Disable sensor output to FIFO buffer
                 	I2C_Write 0x00
                 
                 	;Aux I2C setup
                 	;MPU6050_RA_I2C_MST_CTRL, Sets AUX I2C to single master control, plus other config
                 	I2C_Write 0x00
                 
                 	;Setup AUX I2C slaves
                 	;MPU6050_RA_I2C_SLV0_ADDR
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV0_REG
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV0_CTR
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV1_ADDR
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV1_REG
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV1_CTRL
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV2_ADDR
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV2_REG
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV2_CTRL
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV3_ADDR
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV3_REG
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV3_CTRL
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV4_ADDR
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV4_REG
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV4_DO
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV4_CTRL
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV4_DI
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_MST_STATUS ;Read-only
                 
                 	;MPU6050_RA_INT_PIN_CFG, Setup INT pin and AUX I2C pass through
                 	call I2C_Start							;Send a start
                 	I2C_Write MPU6050_ADDRESS_W				;Send the write address of the MPU6050
                 
                 	I2C_Write MPU6050_RA_INT_PIN_CFG		;Write the address to start the burst write at
                 	I2C_Write 0x00							;Clear the register and burst write
                 
                 	;MPU6050_RA_INT_ENABLE, Enable data ready interrupt
                     I2C_Write 0x00
                 
                 	;MPU6050_RA_DMP_INT_STATUS				;Read-only
                     ;MPU6050_RA_INT_STATUS 3A				;Read-only
                     ;MPU6050_RA_ACCEL_XOUT_H				;Read-only
                     ;MPU6050_RA_ACCEL_XOUT_L				;Read-only
                     ;MPU6050_RA_ACCEL_YOUT_H				;Read-only
                     ;MPU6050_RA_ACCEL_YOUT_L				;Read-only
                     ;MPU6050_RA_ACCEL_ZOUT_H				;Read-only
                     ;MPU6050_RA_ACCEL_ZOUT_L				;Read-only
                     ;MPU6050_RA_TEMP_OUT_H					;Read-only
                     ;MPU6050_RA_TEMP_OUT_L					;Read-only
                     ;MPU6050_RA_GYRO_XOUT_H					;Read-only
                     ;MPU6050_RA_GYRO_XOUT_L					;Read-only
                     ;MPU6050_RA_GYRO_YOUT_H					;Read-only
                     ;MPU6050_RA_GYRO_YOUT_L					;Read-only
                     ;MPU6050_RA_GYRO_ZOUT_H					;Read-only
                     ;MPU6050_RA_GYRO_ZOUT_L					;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_00			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_01			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_02			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_03			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_04			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_05			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_06			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_07			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_08			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_09			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_10			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_11			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_12			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_13			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_14			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_15			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_16			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_17			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_18			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_19			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_20			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_21			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_22			;Read-only
                     ;MPU6050_RA_EXT_SENS_DATA_23			;Read-only
                     ;MPU6050_RA_MOT_DETECT_STATUS			;Read-only
                 
                 	;Slave out, dont care
                 
                 	;MPU6050_RA_I2C_SLV0_DO
                 	call I2C_Start							;Send a start
                 	I2C_Write MPU6050_ADDRESS_W				;Send the write address of the MPU6050
                 
                 	I2C_Write MPU6050_RA_I2C_SLV0_DO		;Write the address to start the burst write at
                 	I2C_Write 0x00							;Clear the register and burst write
                 
                 	;MPU6050_RA_I2C_SLV1_DO
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV2_DO
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_SLV3_DO
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_I2C_MST_DELAY_CTRL, More slave config
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_SIGNAL_PATH_RESET, Reset sensor signal paths
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_MOT_DETECT_CTRL, Motion detection control
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_USER_CTRL, Disables FIFO, AUX I2C, FIFO and I2C reset bits to 0
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_PWR_MGMT_1, Sets clock source to gyro reference w/ PLL
                 	I2C_Write 0b00000010
                 
                 	;MPU6050_RA_PWR_MGMT_2, Controls frequency of wakeups in accel low power mode plus the sensor standby modes
                 	I2C_Write 0x00
                 
                 	;MPU6050_RA_BANK_SEL					;Not in datasheet
                     ;MPU6050_RA_MEM_START_ADDR				;Not in datasheet
                     ;MPU6050_RA_MEM_R_W						;Not in datasheet
                     ;MPU6050_RA_DMP_CFG_1					;Not in datasheet
                     ;MPU6050_RA_DMP_CFG_2					;Not in datasheet
                     ;MPU6050_RA_FIFO_COUNTH					;Read-only
                     ;MPU6050_RA_FIFO_COUNTL					;Read-only
                 
                     ;Data transfer to and from the FIFO buffer
                 	call I2C_Start							;Send a start
                 	I2C_Write MPU6050_ADDRESS_W				;Send the write address of the MPU6050
                 
                 	I2C_Write MPU6050_RA_FIFO_R_W			;Write the address of the FIFO buffer register
                 	I2C_Write 0x00							;Write zero to disable it.
                 
                 	;MPU6050_RA_WHO_AM_I					;Read-only, I2C address
                 
                 	call I2C_Stop							;Send a stop
                 .ENDMACRO
                 
                 
                 ;This macro gets the value stored in the Who_Am_I register in the MPU-6050. This will always return 0x68 independent of AD0! Useful for testing the connection.
                 .MACRO MPU6050_Get_Address
                 	call I2C_Start							;Send a start
                 	I2C_Write MPU6050_ADDRESS_W				;Send the write address of the MPU6050
                 	I2C_Write MPU6050_RA_WHO_AM_I			;Write the address of the Who Am I register
                 
                 	call I2C_Start							;Send a start
                 	I2C_Write MPU6050_ADDRESS_R				;Send the read address of the MPU6050
                 
                 	I2C_Read I2C_Nack						;Move the read in value to R17, because R16 is used in the stop function
                 	mov R17, R16							;
                 
                 	call I2C_Stop							;Send a stop
                 
                 	mov R16, R17							;Move the read in value back into R16 
                 .ENDMACRO
                 
                 
                 ;Reads in the entire dataset supplied by the MPU6050 by doing a couple of burst reads. The values can be found at the SRAM addresses specified in SRAM-Mapping
                 MPU6050_Read_Dataset:
000127 940e 010c 	call I2C_Start							;Send a start
000129 ed00
00012a 940e 0115 	I2C_Write MPU6050_ADDRESS_W				;Send the write address of the MPU6050
00012c e30b
00012d 940e 0115 	I2C_Write MPU6050_RA_ACCEL_XOUT_H		;Write the address to begin reading from.
                 
00012f 940e 010c 	call I2C_Start							;Send a repeated start
000131 ed01
000132 940e 0115 	I2C_Write MPU6050_ADDRESS_R				;Send the read address of the MPU6050
                 
000134 e001
000135 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000137 9300 0060 	sts ACCEL_XOUT_H, R16					;Store the ACCEL_XOUT_H in SRAM
                 
000139 e001
00013a 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
00013c 9300 0061 	sts ACCEL_XOUT_L, R16					;Store the ACCEL_XOUT_L in SRAM
                 
00013e e001
00013f 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000141 9300 0062 	sts ACCEL_YOUT_H, R16					;Store the ACCEL_YOUT_H in SRAM
                 
000143 e001
000144 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000146 9300 0063 	sts ACCEL_YOUT_L, R16					;Store the ACCEL_YOUT_L in SRAM
                 
000148 e001
000149 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
00014b 9300 0064 	sts ACCEL_ZOUT_H, R16					;Store the ACCEL_ZOUT_H in SRAM
                 
00014d e001
00014e 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000150 9300 0065 	sts ACCEL_ZOUT_L, R16					;Store the ACCEL_ZOUT_L in SRAM
                 
000152 e001
000153 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000155 9300 0066 	sts TEMP_OUT_H, R16						;Store the TEMP_OUT_H in SRAM
                 
000157 e001
000158 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
00015a 9300 0067 	sts TEMP_OUT_L, R16						;Store the TEMP_OUT_L in SRAM
                 
00015c e001
00015d 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
00015f 9300 0068 	sts GYRO_XOUT_H, R16					;Store the GYRO_XOUT_H in SRAM
                 
000161 e001
000162 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000164 9300 0069 	sts GYRO_XOUT_L, R16					;Store the GYRO_XOUT_L in SRAM
                 
000166 e001
000167 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000169 9300 006a 	sts GYRO_YOUT_H, R16					;Store the GYRO_YOUT_H in SRAM
                 	
00016b e001
00016c 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
00016e 9300 006b 	sts GYRO_YOUT_L, R16					;Store the GYRO_YOUT_L in SRAM
                 	
000170 e001
000171 940e 011c 	I2C_Read I2C_Ack						;Reply with an ACK to indicate that we wish to read the next byte too
000173 9300 006c 	sts GYRO_ZOUT_H, R16					;Store the GYRO_ZOUT_H in SRAM
                 	
000175 e000
000176 940e 011c 	I2C_Read I2C_Nack						;Reply with an NACK to indicate that we do not wish to read the next byte too
000178 9300 006b 	sts GYRO_YOUT_L, R16					;Store the GYRO_YOUT_L in SRAM
                 
00017a 940e 0112 	call I2C_Stop							;Send a stop
                 .include "Time.asm"
00017c 9508      
                 
                 ; Initialize timer0 to generate an output compare interrupt every 1[ms]
                 .MACRO Time_Init
                 			ldi		R16, 0b00001011			; CTC-mode, 1/64 prescaling -> 250 cycles pr ms.
                 			out		TCCR0, R16
                 			ldi		R16, 0x00
                 			out		TCNT0, R16				; Counter0 initialization
                 			ldi		R16, 249				; 249+1 cycles = 1[ms] for every output compare match
                 			out		OCR0, R16
                 			
                 			clr		R16
                 			sts		Timer_1ms_L, R16
                 			sts		Timer_1ms_M, R16
                 			sts		Timer_1ms_H, R16	
                 
                 			in		R16, TIMSK
                 			ori		R16, (1<<OCIE0)			;Enable interrupt on output compare match for timer0
                 			out		TIMSK, R16				;Timer/interrupt masking register
                 			
                 			
                 .ENDMACRO
                 
                 ; Timer subroutines
                 
                 Timer0_Update:
00017d 930f      			push	R16
00017e b70f      			in		R16, SREG
00017f 930f      			push	R16
                 			
000180 e001      			ldi		R16, 0x01
000181 9000 0070 			lds		R0, Timer_1ms_L			
000183 0e00      			add		R0, R16						;Advance time by 1ms whenever timer0 has compare match
000184 9200 0070 			sts		Timer_1ms_L, R0	
000186 f468      			brcc	Timer_Update_End
                 			
000187 e000      			ldi		R16, 0x00
000188 9010 006f 			lds		R1, Timer_1ms_M				;24 bits = 16777 seconds = 4.6 hours... ish :D
00018a 1e10      			adc		R1, R16
00018b 9210 006f 			sts		Timer_1ms_M, R1	
00018d f430      			brcc	Timer_Update_End
                 			
00018e 9020 006e 			lds		R2, Timer_1ms_H
000190 1e20      			adc		R2, R16
000191 9220 006e 			sts		Timer_1ms_H, R2
000193 f400      			brcc	Timer_Update_End
                 			
                 Timer_Update_End:	
                 		
000194 910f      			pop		R16
000195 bf0f      			out		SREG, R16
000196 910f      			pop		R16
                 			
000197 9518      			reti
                 			
                 
                 .include "WheelSpeed.asm"
                 
                 .MACRO WheelSpeed_Init
                 			ldi		R16, 0x00
                 			out		TCCR1A, R16
                 			ldi		R16, 0b10000010			; Falling edge triggered, 1/1024 prescaling
                 			out		TCCR1B, R16	
                 
                 			clr		R16
                 			sts		Edge1_L, R16
                 			sts		Edge1_H, R16
                 
                 			in		R16, TIMSK
                 			ori		R16, (1<<TICIE1)		;Enable interrupt on output compare match for timer0
                 			out		TIMSK, R16				;Timer/interrupt masking register
                 
                 
                 .ENDMACRO
                 
                 .MACRO WheelSpeed_Calc
                 			lds		R18, Pulse_Time_L
                 			sbr		R16, 0xFF
                 			sbr		R17, 0xFF
                 			call	Div16_8
                 			sts		Wheel_speed_L, R16
                 			sts		Wheel_speed_H, R17
                 .ENDMACRO
                 
                 .MACRO Brake_MS
                 		in		R16, OCR0
                 		push	R16
                 		clr		R16
                 		out		R16, OCR0
                 		
                 		sbi		PORTB, BRAKE
                 		cli
                 		ldi		R16, @0
                 		call	Delay_MS
                 		sei
                 		cbi		PORTB, BRAKE
                 		
                 		pop		R16
                 		out		OCR0, R16
                 .ENDMACRO
                 
                 Input_Capture:
                 
000198 920f      			push	R0
000199 921f      			push	R1
00019a 922f      			push	R2
00019b 923f      			push	R3
00019c 930f      			push	R16
00019d b70f      			in		R16, SREG
00019e 930f      			push	R16
                 
                 			;ldi R16, 'D'
                 			;call USART_Transmit
                 
00019f 9100 007b 			lds		R16, SREG_1
0001a1 fd00      			sbrc	R16, 0
0001a2 c011      			rjmp	EDGE2
                 			
0001a3 b406      EDGE1:		in		R0, ICR1L
0001a4 b417      			in		R1, ICR1H
                 			
0001a5 9200 0077 			sts		Edge1_L, R0
0001a7 9210 0078 			sts		Edge1_H, R1
                 			
                 			
0001a9 6001      			sbr		R16, 0b00000001					; set bit 0 in R16 (performs a logical ORI instruction)
0001aa 9300 007b 			sts		SREG_1, R16
                 			
0001ac 910f      			pop		R16
0001ad bf0f      			out		SREG, R16
0001ae 910f      			pop		R16
0001af 903f      			pop		R3
0001b0 902f      			pop		R2
0001b1 901f      			pop		R1
0001b2 900f      			pop		R0
                 			
0001b3 9518      			reti
                 			
0001b4 9000 0077 EDGE2:		lds		R0, Edge1_L
0001b6 9010 0078 			lds		R1, Edge1_H
                 			
0001b8 b426      			in		R2, ICR1L
0001b9 b437      			in		R3, ICR1H
                 			
0001ba 1820      			sub		R2, R0
0001bb 0831      			sbc		R3, R1
                 			
0001bc 9220 0079 			sts		Pulse_Time_L, R2
0001be 9230 007a 			sts		Pulse_Time_H, R3
                 			
0001c0 e000      			ldi		R16, 0x00
0001c1 bd0d      			out		TCNT1H, R16						; Temp = R16
0001c2 bd0c      			out		TCNT1L, R16						; TCNT1L = R16 & TCNT1H = Temp
                 			
0001c3 9100 007b 			lds		R16, SREG_1
0001c5 7f0e      			cbr		R16, 0b00000001					; clear bit 0 in R16 (performs logical AND with complement of operand)
0001c6 9300 007b 			sts		SREG_1, R16
                 			
                 
                 
0001c8 9100 0079 			lds R16, Pulse_Time_L
0001ca 9110 007a 			lds R17, Pulse_Time_H
                 
                 			/*
                 			tst R17
                 			brne end
                 
                 			tst R16
                 			brne end
                 
                 			call USART_Decimal_16
                 			ldi R16, 'E'
                 			call USART_Transmit
                 			USART_Newline
                 			rjmp end1
                 
                 			end:
                 			*/
                 
                 			;call USART_Decimal_16
                 			;USART_Newline
                 
                 			end1:
                 
0001cc 910f      			pop		R16
0001cd bf0f      			out		SREG, R16
0001ce 910f      			pop		R16
0001cf 903f      			pop		R3
0001d0 902f      			pop		R2
0001d1 901f      			pop		R1
0001d2 900f      			pop		R0
                 			
0001d3 9518      			reti
                 .include "LapCounter.asm"
                 
                 
                 	clr	R16
                 	sts	Time_Stamp_L, R16
                 	sts	Time_Stamp_M, R16
                 	sts	Time_Stamp_H, R16
                 			
                 	sts	Lap_time_L, R16
                 	sts	Lap_time_M, R16
                 	sts	Lap_time_H, R16
                 
                 	in R16, ACSR
                 	ori R16, 0x48						;Initialize comparator with bandgap reference and enable interrupt
                 	out ACSR, R16						;
                 
                 	in R16, SFIOR						;
                 	andi R16, ~(1<<ACME)				;Disable comparator multiplexer (AIN1 = inverting input for comparator)
                 	out SFIOR, R16						;
                 
                 	cbi DDRB,PB3						;Make PB3 input for the comparator
                 
                 .ENDMACRO
                 
                 Lap_Time:	
                 
0001d4 920f      	push	R0
0001d5 921f      	push	R1
0001d6 922f      	push	R2
0001d7 923f      	push	R3
0001d8 924f      	push	R4
0001d9 925f      	push	R5
0001da 930f      	push	R16
0001db b70f      	in		R16, SREG
0001dc 930f      	push	R16
                 
0001dd 9000 0070 	lds		R0, Timer_1ms_L				
0001df 9010 006f 	lds		R1, Timer_1ms_M				; Current time since startup in ms
0001e1 9020 006e 	lds		R2, Timer_1ms_H				 
                 			
0001e3 9030 0073 	lds		R3, Time_Stamp_L			
0001e5 9040 0072 	lds		R4, Time_Stamp_M			; Time stamp at start of lap
0001e7 9050 0071 	lds		R5, Time_Stamp_H
                 			
0001e9 9200 0073 	sts		Time_Stamp_L, R0			
0001eb 9210 0072 	sts		Time_Stamp_M, R1			; New time stamp for next lap
0001ed 9220 0071 	sts		Time_Stamp_H, R2	
                 			
0001ef 1803      	sub		R0, R3						
0001f0 0814      	sbc		R1, R4						; Difference between current time and last time stamp
0001f1 0825      	sbc		R2, R5
                 		
0001f2 e002      	ldi R16, 2		
0001f3 1610      	cp R1, R16
0001f4 f060      	brlo Lap_Time_End
                 
0001f5 9200 0074 	sts		Lap_time_L, R0				
0001f7 9210 0075 	sts		Lap_time_M, R1				; Latest lap time
0001f9 9220 0076 	sts		Lap_time_H, R2
                 			
0001fb e400      	ldi		R16, 0x40					; Disable Comparator interrupt
0001fc b908      	out		ACSR, R16					; Global interrupt register
                 			
0001fd e508      	ldi		R16, 0b01011000				; Enable Comparator interrupt and clear comparator interrupt flag
0001fe b908      	out		ACSR, R16					; Global interrupt register
                 	
0001ff 940e 025a 	call AI_LAP_INTERRUPT
                 
                 Lap_Time_End:
                 
000201 910f      	pop		R16
000202 bf0f      	out		SREG, R16
000203 910f      	pop		R16
000204 905f      	pop		R5
000205 904f      	pop		R4
000206 903f      	pop		R3
000207 902f      	pop		R2
000208 901f      	pop		R1
000209 900f      	pop		R0
                 
00020a 9518      			reti			
                 .include "Communication_Protocol.asm"
                 
                 	ldi R16, 0x01							;Initialize the counter as being the first byte
                 	sts Comm_Received_Byte_Num, R16			;
                 	clr R16									;Clear all of the SRAM-values used
                 	sts Comm_Received_Byte_1, R16			;
                 	sts Comm_Received_Byte_2, R16			;
                 	sts Comm_Received_Byte_3, R16			;
                 .ENDMACRO
                 
                 
                 ;Define Types
                 .equ Comm_Type_SET = 0x55					;Used for setting a value or activating a command
                 .equ Comm_Type_GET = 0xAA					;Used for getting a value from the microcontroller
                 
                 ;Define Set Commands
                 .equ Comm_Command_Start = 0x10				;Start the car at a specific % of motor speed
                 .equ Comm_Command_Stop = 0x11				;Stop the car
                 
                 ;Define Get Commands
                 
                 
                 ;Implemetation of the required communication protocol
                 Comm_Received:
                 
00020b 9100 007c 	lds R16, Comm_Received_Byte_Num			;What byte # did we receive
                 
00020d 3001      	cpi R16, 0x01							;If it was the first
00020e f019      	breq Comm_Received_Type					;Set the type
                 
00020f 3002      	cpi R16, 0x02							;If it was the second
000210 f041      	breq Comm_Received_Command				;Set the command
                 
                 	;Working under the assumption that if it was not the first or second byte, then it must be the third.
                 
000211 c00e      	rjmp Comm_Received_Execute				;Go to the execution of the received telegram
                 
                 
                 ;Received a type
                 Comm_Received_Type:
                 
000212 e002      	ldi R16, 0x02							;Set the counter to two
000213 9300 007c 	sts Comm_Received_Byte_Num, R16			;Store it
                 
000215 b10c      	in r16, UDR								;Store the received type in SRAM
000216 9300 007d 	sts Comm_Received_Byte_1, R16			;	
000218 9518      	reti									;Return from interrupt
                 
                 ;Received a command
                 Comm_Received_Command:
                 
000219 e003      	ldi R16, 0x03							;Set the counter to three
00021a 9300 007c 	sts Comm_Received_Byte_Num, R16			;Store it
                 
00021c b10c      	in r16, UDR								;Store the received command in SRAM
00021d 9300 007e 	sts Comm_Received_Byte_2, R16			;
00021f 9518      	reti									;Return from interrupt
                 
                 ;Execute the telegram received
                 Comm_Received_Execute:
                 
000220 b10c      	in r16, UDR								;Read in the received parameter
000221 9300 007f 	sts Comm_Received_Byte_3, R16			;Store it in SRAM
                 	
000223 e001      	ldi R16, 0x01							;Reset the counter
000224 9300 007c 	sts Comm_Received_Byte_Num, R16			;Store it in SRAM
                 
                 ;---------------------------------------------------------------------------------------------------------------------
                 ;Types
                 ;---------------------------------------------------------------------------------------------------------------------
                 
000226 9100 007d 	lds R16, Comm_Received_Byte_1			;Load in the first(Type) byte
                 
                 	;SET
000228 3505      	cpi R16, Comm_Type_SET					;Check if we received a SET and branch if it was
000229 f019      	breq Comm_Received_Type_Set				;
                 
                 	;GET
00022a 3a0a      	cpi R16, Comm_Type_GET					;Check if we received a GET and branch if it was
00022b f0b1      	breq Comm_Received_Type_Get				;
                 
00022c 9518      	reti
                 ;---------------------------------------------------------------------------------------------------------------------
                 ;SET's
                 ;---------------------------------------------------------------------------------------------------------------------
                 
                 Comm_Received_Type_Set:
                 
00022d 9100 007e 	lds R16, Comm_Received_Byte_2			;Load in the second(Command) byte
                 
00022f 3100      	cpi R16, Comm_Command_Start				;Check if we received a Start command
000230 f019      	breq Comm_Received_Command_Start		;
                 
000231 3101      	cpi R16, Comm_Command_Stop				;Check if we received a Stop command
000232 f049      	breq Comm_Received_Command_Stop			;
                 
                 	;Insert error handling here
                 
000233 9518      	reti									;Do nothing if it was not a legit code
                 
                 ;Start
                 Comm_Received_Command_Start:
000234 e001      	ldi R16, 0x01							;Set the flag which determines if the main program should run
000235 9300 0080 	sts Program_Running, R16				;
                 
000237 9100 007f 	lds R16, Comm_Received_Byte_3			;Load in the third(Parameter) byte
                 
000239 940e 00fd 	call Motor_Set_Percentage
                 
                 Comm_Received_Command_Start_End:
00023b 9518      	reti									;Return from interrupt
                 
                 ;Stop
                 Comm_Received_Command_Stop:
00023c e000      	ldi R16, 0x00							;Clear the flag which determines if the main program should run
00023d 9300 0080 	sts Program_Running, R16				;
00023f e000      	ldi R16, 0x00							;Load in 0x00
000240 bd03      	out OCR2, R16							;And set the pwm duty cycle to nothing to stop the motor.
000241 9518      	reti
                 
                 
                 ;---------------------------------------------------------------------------------------------------------------------
                 ;GET's
                 ;---------------------------------------------------------------------------------------------------------------------
                 
                 Comm_Received_Type_Get:	
                 
                 	;Insert error handling here
                 
                 .include "Setup.asm"
000242 9518      
                 	;Initialize the stack
                 	LDI	R16, low(RAMEND)
                     OUT	SPL, R16
                 	LDI	R16, high(RAMEND)
                     OUT	SPH, R16			
                 
                 	USART_Init 0b00000000,0b01100111	;Initialize the USART module with 9600 baud @ 16MHz clock
                 	Comm_Init							;Intialize the communication protocol
                 	Motor_Init							;Initialize the motor pwm
                 	I2C_Init 0x00,0x12					;Initialize the TWI module with Prescaler 4 and TWBR 12
                 	Time_Init							;Initialize the timer associated with timekeeping
                 	WheelSpeed_Init						;Initialize the wheel speed sensor
                 	LapCounter_Init						;Initialize the lap counter
                 	MPU6050_Init						;Initialize the MPU6050 3 times to make sure it writes the values(We should make some kind of check instead)
                 	MPU6050_Init						;
                 	MPU6050_Init						;
                 	AI_Init
                 
                 	ldi R16, 0x01
                 	sts Program_Running, R16
                 
                 	;Global interrupt
                 	
                 .ENDMACRO
                 .include "AI.asm"
                 
                 ;.def	Hastighed = R19 		;Den mÃ¥lte hastighed
                 ;.def	AI_Hastighed_out = R20		;Den outputtede hastighed
                 ;.def	AI_Hastighed_set = R21		;Den Ã¸nskede hastighed
                 ;.def	AI_Hastighed_D = R22		;ForÃ¸gelsen af hastighed grundet lap runder
                 .def	Laengde = R22			;Laengden af vejstykket
                 .def	Type = R23				;Type af vejstykket
                 .def	Accel = R24				;Checker om den fÃ¸rste tur er begyndt.
                 
                 ;Konstanter
                 .equ	Accel_v1=10				;Disse vÃ¦rdier skal justeres
                 .equ	Accel_v2=15
                 .equ	Accel_h1=20
                 .equ	Accel_h2=25
                 .equ	Hastighed_l=100			;Hastigheden nÃ¥r vi kÃ¸rer ligeud
                 .equ	Hastighed_s2=50			;-- stort sving
                 .equ	Hastighed_s1=70			;-- lille sving
                 
                 ;Initialize fÃ¸rst
                 .MACRO AI_Init
                 		clr R16									;Gemmer AI_Check_Lap i ram til 0		
                 		sts AI_Check_Lap, R16						;			
                 		sts AI_Hastighed_D, R16					;Den passive hastighedsforÃ¸gelse bliver sat til 0. Hver gang bilen passerer mÃ¥lstregen efter den fÃ¸rste vil denne blive forÃ¸get med 1.
                 		
                 		;ldi		R20,			80				;SÃ¦tter hastigheden til 80, sÃ¥ bilen langsomt bevÃ¦ger sig mod mÃ¥lstregen uden problemer
                 		;out		OCR2,			R20				;SÃ¦tter bilen i gang
                 		
                 		ldi		R20,			100				;Initial vÃ¦rdi for AI_Hastighed_set, dette bruges til at bestemme hastigheden i den fÃ¸rste runde 
                 		sts		AI_Hastighed_set, R20
                 
                 		ldi		XH,			HIGH(Map_start)		;Clear MSB del af X
                 		ldi		XL,			LOW(Map_start)		;FÃ¸rste Ram hukommelse tildelt til mapping
                 		
                 		;out		OCR2,			AI_Hastighed_out	;Outputter hastigheden til motoren
                 .ENDMACRO
                 
                 ;-------------------------------
                 
                 AI_START:
                 AI_Preround:
                 		
                 		
000243 9140 0083 		lds		R20,			AI_Check_Lap
000245 3040      		cpi		R20,			0				;Indtil den fÃ¸rste omgang er fÃ¦rdig skal der ikke ske noget
000246 f421      		brne	FIRST_ROUND
                 
000247 e104      		ldi R16, 20
000248 940e 00fd 		call Motor_Set_Percentage
                 
00024a cff8      rjmp	AI_Preround
                 
                 ;-------------------------------
                 
                 
                 FIRST_ROUND:		;Den fÃ¸rste omgang begynder. Der er plads til at indsÃ¦tte kode der skal bearbejdes fÃ¸r vejtypen checkes.
                 		
                 		
00024b 9140 0083 		lds		R20,			AI_Check_Lap			;Checker om den fÃ¸rste omgang er slut
00024d 3042      		cpi		R20,			2
00024e f021      		breq	RUN_TIME
                 		
00024f e208      		ldi R16, 40
000250 940e 00fd 		call Motor_Set_Percentage		
                 
000252 cff8      rjmp	FIRST_ROUND
                 
                 
                 ;-------------------------------
                 
                 RUN_TIME:
000253 94f8      		cli
000254 0000      		nop								;Hvis der skal ske noget mens bilen kÃ¸rer de Ã¸vrige baner skal det skrives her
000255 e307      		ldi R16, 55
000256 940e 00fd 		call Motor_Set_Percentage	
000258 9478      		sei
000259 cff9      rjmp	RUN_TIME
                 
                 ;------------------------------
                 
                 /*
                 
                 SKIFT_TEST:									;Dette loop pÃ¥begyndes nÃ¥r der skiftes mellem banetyperne. Den benytter acceleration til at bestemme hvilken banetype bilen befinder sig pÃ¥
                 
                 		ldi		Laengde		0				;Start pÃ¥ et nyt stykke
                 		lds		Accel,		ACCEL_YOUT_H	;IndlÃ¦s vÃ¦rdien for accelerometeret
                 
                 		cpi		Accel,		0x80			;Tester fortegn
                 		brsh	test1
                 		cpi		Accel,		Accel_h1		;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille hÃ¸jre sving
                 		brsh	RIGHT_TURN
                 		
                 test1:
                 		cpi		Accel,		Accel_v1		;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille venstre sving
                 		brsh	LEFT_TURN
                 
                 
                 LIGEUD:									;Hvis banetypen bestemmes til at vÃ¦re et lige stykke starter dette kontinuÃ¦re loop,
                 ;										som AI_Check_Laper om accelerometeret angiver et sving. NÃ¥r bilen kommer ind i et sving
                 ;										hopper den til skift
                 
                 		lds		Accel,		ACCEL_YOUT_H	;IndlÃ¦s vÃ¦rdien for accelerometeret
                 		ldi		Type,		0			;SÃ¦tter vejtypen til ligeud
                 		cpi		Accel,		0x80		;Tester fortegn
                 		brsh	test2
                 		cpi		Accel,		Accel_h1	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille hÃ¸jre sving
                 		brsh	SKIFT
                 		
                 test2
                 		cpi		Accel,		Accel_v1	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille venstre sving
                 		brsh	SKIFT
                 
                 rjmp	LIGEUD
                 
                 RIGHT_TURN:								;Hvis banetypen bestemmes til at vÃ¦re et hÃ¸jre sving starter dette kontinuÃ¦re loop,
                 ;										som AI_Check_Laper om accelerometeret angiver et lige stykke. NÃ¥r bilen kommer ud af et sving
                 ;										hopper den til skift
                 
                 		lds		Accel,		ACCEL_YOUT_H	;IndlÃ¦s vÃ¦rdien for accelerometeret
                 		cpi		Accel,		Accel_h2	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved stort hÃ¸jre sving
                 		brsh	RIGHT_TURN2
                 		
                 		cpi		Accel,		Accel_h1	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille hÃ¸jre sving
                 		brlo	SKIFT
                 
                 		ldi		Type,		1			;SÃ¦tter vejtypen til lille hÃ¸jre
                 
                 rjmp	RIGHT_TURN
                 
                 LEFT_TURN:								;Hvis banetypen bestemmes til at vÃ¦re et venstre sving starter dette kontinuÃ¦re loop,
                 ;										som AI_Check_Laper om accelerometeret angiver et lige stykke. NÃ¥r bilen kommer ud af et sving
                 ;										hopper den til skift
                 
                 		lds		Accel,		ACCEL_YOUT_H	;IndlÃ¦s vÃ¦rdien for accelerometeret
                 		cpi		Accel,		Accel_v2	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved stort venstre sving
                 		brsh	LEFT_TURN2
                 		
                 		cpi		Accel,		Accel_v1	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille venstre sving
                 		brlo	SKIFT
                 
                 		ldi		Type,		2			;SÃ¦tter vejtypen til lille venstre
                 
                 rjmp	LEFT_TURN
                 
                 RIGHT_TURN2:							;Hvis banetypen bestemmes til at vÃ¦re et stort hÃ¸jre sving starter dette kontinuÃ¦re loop,
                 ;										som AI_Check_Laper om accelerometeret angiver et lige stykke. NÃ¥r bilen kommer ud af et sving
                 ;										hopper den til skift
                 
                 		lds		Accel,		ACCEL_YOUT_H	;IndlÃ¦s vÃ¦rdien for accelerometeret
                 		cpi		Accel,		Accel_h1	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille hÃ¸jre sving
                 		brlo	SKIFT
                 		
                 		ldi		Type,		3			;SÃ¦tter vejtypen til stort hÃ¸jre
                 		
                 rjmp	RIGHT_TURN2
                 
                 LEFT_TURN2:								;Hvis banetypen bestemmes til at vÃ¦re et stort venstre sving starter dette kontinuÃ¦re loop,
                 ;										som AI_Check_Laper om accelerometeret angiver et lige stykke. NÃ¥r bilen kommer ud af et sving
                 ;										hopper den til skift
                 
                 		lds		Accel,		ACCEL_YOUT_H	;IndlÃ¦s vÃ¦rdien for accelerometeret
                 		cpi		Accel,		Accel_v1	;juster vÃ¦rdi, VÃ¦rdi for acceleration ved lille venstre sving
                 		brlo	SKIFT
                 
                 		ldi		Type,		4			;SÃ¦tter vejtypen til stort venstre
                 		
                 rjmp	LEFT_TURN2
                 
                 ;------------------------------
                 
                 SKIFT:									;IndlÃ¦ser vejtypen og Laengden, hvorefter der hoppes tilbage til skift_test
                 
                 		inc		Antal					;ForÃ¸g antal med en enkelt - Bruges til at checke hvor lang listen er
                 		st		X+,			Laengde		;SÃ¦t Laengden ind fÃ¸rst-
                 		st		X+,			Type		;og derefter vejtypen.
                 
                 jmp		SKIFT_TEST
                 
                 ;------------------------------
                 
                 AI_HALL_INTERRUPT:						;Interrupt fra hall sensoren der fungerer som et tachometer
                 
                 		lds		R20,		AI_Check_Lap
                 		cpi		R20,		0			;AI_Check_Lap om den fÃ¸rste runde er begyndt, ellers skal der ikke ske noget
                 		brne	HALL1
                 		ret
                 		
                 HALL1:									;I den fÃ¸rste runde skal der blot mÃ¥les op, sÃ¥ her laver hall interruptet ikke andet end at
                 ;										mÃ¥le "afstanden" og justerer hastigheden sÃ¥ accelerometeret fÃ¥r gode resultater.
                 		lds		R20,		AI_Check_Lap
                 		cpi		R20,		1			;AI_Check_Lap om den fÃ¸rste runde er fÃ¦rdig.
                 		brne	HALL2
                 
                 		inc		Laengde
                 		
                 		lds		R20,		AI_Hastighed_set	;IndlÃ¦ser den satte hastighed
                 		lds		R21,		Pulse_Time_L	;IndlÃ¦ser den mÃ¥lte hastighed
                 		cp		R21,		R20				;Sammenlig
                 		brlo	LOW						;AI_Check_Laper om hastigheden er for hÃ¸j eller for lav
                 		
                 										;Hvis det bliver nÃ¸dvendigt, sÃ¥ benyt resultatet fra skift test til at Ã¦ndre "AI_Hastighed_set"
                 		lds		R20,		AI_Hastighed_out
                 		dec		R20						;Hvis hastigheden er for hÃ¸j sÃ¦ttes den lidt ned
                 		out		OCR2,		R20
                 		
                 ret
                 
                 LOW:									;Hvis hastigheden er for lav sÃ¦ttes den lidt op
                 
                 		lds		R20,		AI_Hastighed_out
                 		inc		R20						;Hvis hastigheden er for hÃ¸j sÃ¦ttes den lidt ned
                 		out		OCR2,		R20
                 
                 ret
                 
                 HALL2:									;Hvis den fÃ¸rste omgang er fÃ¦rdig skal Hall interruptet stadig mÃ¥le op
                 ;										og justerer hastigheden. Den skal dog yderligere skifte mellem de mÃ¥lte banestykker
                 
                 		cpi		Laengde,	0			;FÃ¸rst AI_Check_Lapes om der er noget af Laengden tilbage.
                 		brne	RUN
                 		ld		Laengde,	x+			;Ellers indlÃ¦ses det nÃ¦ste stykke
                 		ld		Type,		x+
                 RUN:
                 
                 		cpi		Type,		1			;AI_Check_Lap om lille hÃ¸jre
                 		breq	RUN_S1
                 		cpi		Type,		2			;AI_Check_Lap om lille venstre
                 		breq	RUN_S1
                 		cpi		Type,		3			;AI_Check_Lap om stor hÃ¸jre
                 		breq	RUN_S2
                 		cpi		Type,		4			;AI_Check_Lap om stor venstre
                 		breq	RUN_S2
                 										;Hvis alle AI_Check_Laps fejler mÃ¥ der vÃ¦re tale om et lige stykke
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 		ldi		R20,		Hastighed_l		;Hastigheden sÃ¦ttes. Denne del skal uddybes betydeligt, men dette er ikke nÃ¸dvendigt lige nu.
                 		lds		R21,		AI_Hastighed_D
                 		add		R20,		R21
                 		out		OCR2,		R20
                 rjmp	RUN_DONE								;Hop til run_done nÃ¥r hastigheden er sat
                 
                 RUN_S1:
                 		ldi		R20,		Hastighed_s1		;Hastigheden sÃ¦ttes. Denne del skal uddybes betydeligt, men dette er ikke nÃ¸dvendigt lige nu.
                 		lds		R21,		AI_Hastighed_D
                 		add		R20,		R21
                 		out		OCR2,		R20
                 rjmp	RUN_DONE
                 
                 
                 
                 RUN_S2:
                 		ldi		R20,		Hastighed_s2		;Hastigheden sÃ¦ttes. Denne del skal uddybes betydeligt, men dette er ikke nÃ¸dvendigt lige nu.
                 		lds		R21,		AI_Hastighed_D
                 		add		R20,		R21
                 		out		OCR2,		R20
                 rjmp	RUN_DONE
                 
                 RUN_DONE:
                 		dec		Laengde					;SÃ¦tter den tilbagevÃ¦rende "Laengde" ned med en.
                 ret
                 
                 ;------------------------------
                 */
                 
                 
                 AI_Lap_Interrupt:						;Lap interrupt skifter fra initial runden til den fÃ¸rste runde til alle resterende.
                 
00025a 9140 0083 		lds		R20, AI_Check_Lap		
                 
00025c 3041      		cpi		R20, 1
00025d f438      		brsh	AI_Test_Speed_Laps
                 
00025e e041      		ldi		R20, 1
00025f 9340 0083 		sts		AI_Check_Lap, R20
                 
000261 e406      		ldi R16, 'F'
000262 940e 0034 		call USART_Transmit
                 
                 
000264 9508      		ret								;Hopper til den fÃ¸rste runde
                 
                 AI_Test_Speed_Laps:
                 		
000265 e502      		ldi R16, 'R'
000266 940e 0034 		call USART_Transmit
                 
000268 e042      		ldi		R20, 2
000269 9340 0083 		sts     AI_Check_Lap, R20
                 
                 		/*
                 		lds		R20,		AI_Hastighed_D
                 		inc		R20
                 		sts		AI_Hastighed_D,R20
                 
                 		clr		R27						;Nulstiller X
                 		ldi		R26,		Map_start
                 		ldi		R16, 2
                 		sts		AI_Check_Lap, R16
                 		ld		Laengde,	x+			;IndlÃ¦ser den fÃ¸rste del af af det gemte map.
                 		ld		Type,		x+
                 		*/
                 
00026b 9508      		ret
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 
                 Init:
00026c e50f
00026d bf0d
00026e e008
00026f bf0e
000270 e607
000271 e010
000272 bd10
000273 b909
000274 e908
000275 b90a
000276 e806
000277 bd00
000278 e001
000279 9300 007c
00027b 2700
00027c 9300 007d
00027e 9300 007e
000280 9300 007f
000282 b301
000283 6800
000284 bb01
000285 e609
000286 bd05
000287 e000
000288 b901
000289 e102
00028a b900
00028b e004
00028c bf06
00028d 0000
00028e e00b
00028f bf03
000290 e000
000291 bf02
000292 ef09
000293 bf0c
000294 2700
000295 9300 0070
000297 9300 006f
000299 9300 006e
00029b b709
00029c 6002
00029d bf09
00029e e000
00029f bd0f
0002a0 e802
0002a1 bd0e
0002a2 2700
0002a3 9300 0077
0002a5 9300 0078
0002a7 b709
0002a8 6200
0002a9 bf09
0002aa 2700
0002ab 9300 0073
0002ad 9300 0072
0002af 9300 0071
0002b1 9300 0074
0002b3 9300 0075
0002b5 9300 0076
0002b7 b108
0002b8 6408
0002b9 b908
0002ba b700
0002bb 7f07
0002bc bf00
0002bd 98bb
0002be 940e 010c
0002c0 ed00
0002c1 940e 0115
0002c3 e109
0002c4 940e 0115
0002c6 e007
0002c7 940e 0115
0002c9 e000
0002ca 940e 0115
0002cc e008
0002cd 940e 0115
0002cf e008
0002d0 940e 0115
0002d2 e000
0002d3 940e 0115
0002d5 e000
0002d6 940e 0115
0002d8 e000
0002d9 940e 0115
0002db e000
0002dc 940e 0115
0002de e000
0002df 940e 0115
0002e1 e000
0002e2 940e 0115
0002e4 e000
0002e5 940e 0115
0002e7 e000
0002e8 940e 0115
0002ea e000
0002eb 940e 0115
0002ed e000
0002ee 940e 0115
0002f0 e000
0002f1 940e 0115
0002f3 e000
0002f4 940e 0115
0002f6 e000
0002f7 940e 0115
0002f9 e000
0002fa 940e 0115
0002fc e000
0002fd 940e 0115
0002ff e000
000300 940e 0115
000302 e000
000303 940e 0115
000305 e000
000306 940e 0115
000308 e000
000309 940e 0115
00030b e000
00030c 940e 0115
00030e e000
00030f 940e 0115
000311 e000
000312 940e 0115
000314 e000
000315 940e 0115
000317 e000
000318 940e 0115
00031a e000
00031b 940e 0115
00031d 940e 010c
00031f ed00
000320 940e 0115
000322 e307
000323 940e 0115
000325 e000
000326 940e 0115
000328 e000
000329 940e 0115
00032b 940e 010c
00032d ed00
00032e 940e 0115
000330 e603
000331 940e 0115
000333 e000
000334 940e 0115
000336 e000
000337 940e 0115
000339 e000
00033a 940e 0115
00033c e000
00033d 940e 0115
00033f e000
000340 940e 0115
000342 e000
000343 940e 0115
000345 e000
000346 940e 0115
000348 e000
000349 940e 0115
00034b e002
00034c 940e 0115
00034e e000
00034f 940e 0115
000351 940e 010c
000353 ed00
000354 940e 0115
000356 e704
000357 940e 0115
000359 e000
00035a 940e 0115
00035c 940e 0112
00035e 940e 010c
000360 ed00
000361 940e 0115
000363 e109
000364 940e 0115
000366 e007
000367 940e 0115
000369 e000
00036a 940e 0115
00036c e008
00036d 940e 0115
00036f e008
000370 940e 0115
000372 e000
000373 940e 0115
000375 e000
000376 940e 0115
000378 e000
000379 940e 0115
00037b e000
00037c 940e 0115
00037e e000
00037f 940e 0115
000381 e000
000382 940e 0115
000384 e000
000385 940e 0115
000387 e000
000388 940e 0115
00038a e000
00038b 940e 0115
00038d e000
00038e 940e 0115
000390 e000
000391 940e 0115
000393 e000
000394 940e 0115
000396 e000
000397 940e 0115
000399 e000
00039a 940e 0115
00039c e000
00039d 940e 0115
00039f e000
0003a0 940e 0115
0003a2 e000
0003a3 940e 0115
0003a5 e000
0003a6 940e 0115
0003a8 e000
0003a9 940e 0115
0003ab e000
0003ac 940e 0115
0003ae e000
0003af 940e 0115
0003b1 e000
0003b2 940e 0115
0003b4 e000
0003b5 940e 0115
0003b7 e000
0003b8 940e 0115
0003ba e000
0003bb 940e 0115
0003bd 940e 010c
0003bf ed00
0003c0 940e 0115
0003c2 e307
0003c3 940e 0115
0003c5 e000
0003c6 940e 0115
0003c8 e000
0003c9 940e 0115
0003cb 940e 010c
0003cd ed00
0003ce 940e 0115
0003d0 e603
0003d1 940e 0115
0003d3 e000
0003d4 940e 0115
0003d6 e000
0003d7 940e 0115
0003d9 e000
0003da 940e 0115
0003dc e000
0003dd 940e 0115
0003df e000
0003e0 940e 0115
0003e2 e000
0003e3 940e 0115
0003e5 e000
0003e6 940e 0115
0003e8 e000
0003e9 940e 0115
0003eb e002
0003ec 940e 0115
0003ee e000
0003ef 940e 0115
0003f1 940e 010c
0003f3 ed00
0003f4 940e 0115
0003f6 e704
0003f7 940e 0115
0003f9 e000
0003fa 940e 0115
0003fc 940e 0112
0003fe 940e 010c
000400 ed00
000401 940e 0115
000403 e109
000404 940e 0115
000406 e007
000407 940e 0115
000409 e000
00040a 940e 0115
00040c e008
00040d 940e 0115
00040f e008
000410 940e 0115
000412 e000
000413 940e 0115
000415 e000
000416 940e 0115
000418 e000
000419 940e 0115
00041b e000
00041c 940e 0115
00041e e000
00041f 940e 0115
000421 e000
000422 940e 0115
000424 e000
000425 940e 0115
000427 e000
000428 940e 0115
00042a e000
00042b 940e 0115
00042d e000
00042e 940e 0115
000430 e000
000431 940e 0115
000433 e000
000434 940e 0115
000436 e000
000437 940e 0115
000439 e000
00043a 940e 0115
00043c e000
00043d 940e 0115
00043f e000
000440 940e 0115
000442 e000
000443 940e 0115
000445 e000
000446 940e 0115
000448 e000
000449 940e 0115
00044b e000
00044c 940e 0115
00044e e000
00044f 940e 0115
000451 e000
000452 940e 0115
000454 e000
000455 940e 0115
000457 e000
000458 940e 0115
00045a e000
00045b 940e 0115
00045d 940e 010c
00045f ed00
000460 940e 0115
000462 e307
000463 940e 0115
000465 e000
000466 940e 0115
000468 e000
000469 940e 0115
00046b 940e 010c
00046d ed00
00046e 940e 0115
000470 e603
000471 940e 0115
000473 e000
000474 940e 0115
000476 e000
000477 940e 0115
000479 e000
00047a 940e 0115
00047c e000
00047d 940e 0115
00047f e000
000480 940e 0115
000482 e000
000483 940e 0115
000485 e000
000486 940e 0115
000488 e000
000489 940e 0115
00048b e002
00048c 940e 0115
00048e e000
00048f 940e 0115
000491 940e 010c
000493 ed00
000494 940e 0115
000496 e704
000497 940e 0115
000499 e000
00049a 940e 0115
00049c 940e 0112
00049e 2700
00049f 9300 0083
0004a1 9300 0086
0004a3 e644
0004a4 9340 0085
0004a6 e0b0
0004a7 eca8
0004a8 e001
0004a9 9300 0080 	Setup	
                 
0004ab 9478      	sei					;Enable global interrupt	
0004ac c000      	rjmp Main
                 
                 Main:
                 	/*
                 	;Check if the program should be running
                 	sei
                 	nop
                 	cli
                 	lds R16, Program_Running			
                 	cpi R16, 0x01
                 	brne Main
                 
                 	;Insert program code here
                 	sei
                 	*/
0004ad 940c 0243 	jmp AI_START
                 
0004af cffd      rjmp Main


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega32A" register use summary:
r0 :  17 r1 :  18 r2 :  15 r3 :  12 r4 :   6 r5 :   6 r6 :   3 r7 :   2 
r8 :   2 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 382 r17:  14 r18:  33 r19:  26 r20:  52 r21:   0 r22:   0 r23:   0 
r24:   0 r25:   0 r26:  31 r27:  31 r28:   0 r29:   0 r30:   4 r31:   4 
x  :   0 y  :   0 z  :   0 
Registers used: 19 out of 35 (54.3%)

"ATmega32A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :  13 add   :  23 adiw  :   1 and   :   0 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :  14 brcs  :   0 break :   0 breq  :   7 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   2 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  : 207 cbi   :   1 cbr   :   1 
clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  17 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   2 cp    :   2 cpc   :   0 
cpi   :  12 cpse  :   0 dec   :  10 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  20 inc   :  12 jmp   :   5 
ld    :   0 ldd   :   0 ldi   : 247 lds   :  28 lpm   :   0 lsl   :   1 
lsr   :   0 mov   :   5 movw  :   3 mul   :   1 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   4 out   :  36 pop   :  22 
push  :  16 rcall :   0 ret   :  17 reti  :  11 rjmp  :  18 rol   :   0 
ror   :   0 sbc   :  15 sbci  :   2 sbi   :   0 sbic  :   0 sbis  :   2 
sbiw  :   1 sbr   :   1 sbrc  :   2 sbrs  :   5 sec   :   0 seh   :   0 
sei   :   4 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  58 
sub   :  14 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 46 out of 113 (40.7%)

"ATmega32A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000960   2342      0   2342   32768   7.1%
[.dseg] 0x000060 0x000060      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
