

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Dec 22 04:15:34 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3115585|  3115585|  37.499 ms|  37.499 ms|  3115585|  3115585|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |  3115584|  3115584|      1202|          -|          -|  2592|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1175|     1175|        28|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    692|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     553|    350|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    421|    -|
|Register         |        -|    -|     787|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    1|    1340|   1591|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |urem_12ns_12ns_12_16_1_U55      |urem_12ns_12ns_12_16_1      |        0|   0|  399|  281|    0|
    |urem_12ns_12ns_12_16_seq_1_U54  |urem_12ns_12ns_12_16_seq_1  |        0|   0|  154|   69|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                           |                            |        0|   0|  553|  350|    0|
    +--------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_4ns_7_4_1_U56  |mac_muladd_4ns_5ns_4ns_7_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_4_bias_U     |conv2d_layer_4_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_4_weights_U  |conv2d_layer_4_weights  |       18|  0|   0|    0|  9216|   32|     1|       294912|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                        |       19|  0|   0|    0|  9248|   64|     2|       295936|
    +-------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_2_fu_352_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln71_fu_398_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln74_2_fu_931_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln74_fu_476_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln77_fu_926_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln83_3_fu_771_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln83_fu_765_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln86_3_fu_759_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln86_fu_722_p2                |         +|   0|  0|  12|           4|           4|
    |add_ln91_fu_795_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln95_3_fu_610_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln95_4_fu_731_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln95_5_fu_753_p2              |         +|   0|  0|  12|           4|           4|
    |add_ln95_fu_808_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln98_2_fu_845_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln98_fu_813_p2                |         +|   0|  0|  19|          12|          12|
    |empty_36_fu_392_p2                |         +|   0|  0|  14|           7|           7|
    |empty_fu_358_p2                   |         +|   0|  0|  12|           4|           2|
    |indvars_iv_next34_dup_fu_662_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_fu_582_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_mid1_fu_682_p2  |         +|   0|  0|  10|           3|           2|
    |p_mid146_fu_508_p2                |         +|   0|  0|  14|           7|           7|
    |sum19_fu_542_p2                   |         +|   0|  0|  19|          12|          12|
    |tmp5_fu_382_p2                    |         +|   0|  0|  12|           4|           2|
    |tmp_fu_376_p2                     |         +|   0|  0|  14|           7|           7|
    |tmp_mid1_fu_436_p2                |         +|   0|  0|  14|           7|           7|
    |sub_ln94_2_fu_704_p2              |         -|   0|  0|   7|           4|           4|
    |sub_ln94_fu_604_p2                |         -|   0|  0|   7|           4|           4|
    |and_ln49_fu_911_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln71_fu_462_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln83_fu_656_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_2_fu_899_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_893_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln71_fu_404_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln74_fu_410_p2               |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln77_fu_456_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln83_fu_616_p2               |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln86_fu_622_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89_fu_650_p2               |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln98_1_fu_825_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln98_fu_554_p2               |      icmp|   0|  0|  12|          12|          11|
    |empty_41_fu_486_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_905_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln86_fu_668_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_42_fu_522_p3                |    select|   0|  0|   7|           1|           7|
    |ii_cast_mid2_fu_500_p3            |    select|   0|  0|   4|           1|           4|
    |iii_mid2_fu_492_p3                |    select|   0|  0|   6|           1|           1|
    |select_ln49_fu_917_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln71_4_fu_442_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln71_5_fu_468_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln71_6_fu_514_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln71_fu_416_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln74_fu_937_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln83_4_fu_777_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln83_5_fu_636_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln83_fu_628_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln86_5_fu_710_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln86_6_fu_737_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln86_7_fu_831_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln86_fu_674_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln98_1_fu_869_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_2_fu_861_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_fu_575_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_fu_450_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_644_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 692|         299|         367|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |add4320_reg_306                            |    9|          2|   32|         64|
    |ap_NS_fsm                                  |  148|         32|    1|         32|
    |ap_enable_reg_pp0_iter5                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                    |    9|          2|    1|          2|
    |ap_phi_mux_add4320_phi_fu_311_p4           |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten36_phi_fu_254_p4  |    9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_266_p4    |    9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_299_p4                |    9|          2|    6|         12|
    |ap_phi_mux_v_phi_fu_277_p4                 |    9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_288_p4                |    9|          2|    3|          6|
    |grp_fu_338_p0                              |   14|          3|   32|         96|
    |grp_fu_338_p1                              |   14|          3|   32|         96|
    |i_reg_205                                  |    9|          2|    4|          8|
    |ii_reg_228                                 |    9|          2|    4|          8|
    |iii_reg_239                                |    9|          2|    6|         12|
    |indvar_flatten36_reg_250                   |    9|          2|    9|         18|
    |indvar_flatten50_reg_216                   |    9|          2|   10|         20|
    |indvar_flatten80_reg_194                   |    9|          2|   12|         24|
    |indvar_flatten_reg_262                     |    9|          2|    4|          8|
    |iv_reg_295                                 |    9|          2|    6|         12|
    |output_0_address0                          |   14|          3|   11|         33|
    |output_0_d0                                |   14|          3|   32|         96|
    |output_0_load_2_reg_328                    |    9|          2|   32|         64|
    |output_1_address0                          |   14|          3|   11|         33|
    |output_1_d0                                |   14|          3|   32|         96|
    |output_1_load_2_reg_318                    |    9|          2|   32|         64|
    |v_reg_273                                  |    9|          2|    3|          6|
    |vi_reg_284                                 |    9|          2|    3|          6|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  421|         92|  367|        914|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add4320_reg_306                |  32|   0|   32|          0|
    |add_ln71_2_reg_952             |  12|   0|   12|          0|
    |add_ln83_reg_1075              |   9|   0|    9|          0|
    |add_ln86_3_reg_1070            |   4|   0|    4|          0|
    |add_ln95_5_reg_1065            |   4|   0|    4|          0|
    |add_ln95_reg_1090              |   3|   0|    3|          0|
    |add_reg_1160                   |  32|   0|   32|          0|
    |ap_CS_fsm                      |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |i_reg_205                      |   4|   0|    4|          0|
    |icmp_ln74_reg_960              |   1|   0|    1|          0|
    |icmp_ln83_reg_1035             |   1|   0|    1|          0|
    |icmp_ln86_reg_1039             |   1|   0|    1|          0|
    |icmp_ln98_1_reg_1100           |   1|   0|    1|          0|
    |icmp_ln98_reg_989              |   1|   0|    1|          0|
    |ii_cast_mid2_cast_reg_1005     |   4|   0|    7|          3|
    |ii_cast_mid2_reg_978           |   4|   0|    4|          0|
    |ii_reg_228                     |   4|   0|    4|          0|
    |iii_mid2_reg_971               |   6|   0|    6|          0|
    |iii_reg_239                    |   6|   0|    6|          0|
    |indvar_flatten36_reg_250       |   9|   0|    9|          0|
    |indvar_flatten50_reg_216       |  10|   0|   10|          0|
    |indvar_flatten80_reg_194       |  12|   0|   12|          0|
    |indvar_flatten_reg_262         |   4|   0|    4|          0|
    |iv_reg_295                     |   6|   0|    6|          0|
    |layer_4_bias_load_reg_1150     |  32|   0|   32|          0|
    |layer_4_weights_load_reg_1115  |  32|   0|   32|          0|
    |mul_reg_1135                   |  32|   0|   32|          0|
    |output_0_addr_reg_995          |  11|   0|   11|          0|
    |output_0_load_2_reg_328        |  32|   0|   32|          0|
    |output_0_load_reg_1020         |  32|   0|   32|          0|
    |output_1_addr_reg_1000         |  11|   0|   11|          0|
    |output_1_load_2_reg_318        |  32|   0|   32|          0|
    |output_1_load_reg_1025         |  32|   0|   32|          0|
    |select_ln71_5_reg_965          |   4|   0|    4|          0|
    |select_ln83_4_reg_1080         |   6|   0|    6|          0|
    |select_ln86_5_reg_1050         |   3|   0|    3|          0|
    |select_ln86_7_reg_1105         |   4|   0|    4|          0|
    |select_ln86_reg_1045           |   3|   0|    3|          0|
    |select_ln98_1_reg_1155         |  32|   0|   32|          0|
    |trunc_ln83_reg_1085            |   5|   0|    5|          0|
    |trunc_ln91_reg_1060            |   2|   0|    2|          0|
    |v_reg_273                      |   3|   0|    3|          0|
    |vi_reg_284                     |   3|   0|    3|          0|
    |zext_ln77_3_reg_1015           |   6|   0|   14|          8|
    |zext_ln77_reg_1010             |   6|   0|   64|         58|
    |add_ln95_5_reg_1065            |  64|  32|    4|          0|
    |icmp_ln83_reg_1035             |  64|  32|    1|          0|
    |icmp_ln98_1_reg_1100           |  64|  32|    1|          0|
    |trunc_ln83_reg_1085            |  64|  32|    5|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 787| 128|  611|         69|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_opcode  |  out|    2|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3097_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_3101_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_din0     |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_din1     |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_opcode   |  out|    5|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_dout0    |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_866_p_ce       |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|input_0_address0      |  out|   11|   ap_memory|       input_0|         array|
|input_0_ce0           |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0            |   in|   32|   ap_memory|       input_0|         array|
|input_1_address0      |  out|   11|   ap_memory|       input_1|         array|
|input_1_ce0           |  out|    1|   ap_memory|       input_1|         array|
|input_1_q0            |   in|   32|   ap_memory|       input_1|         array|
|output_0_address0     |  out|   11|   ap_memory|      output_0|         array|
|output_0_ce0          |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0          |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0           |  out|   32|   ap_memory|      output_0|         array|
|output_0_q0           |   in|   32|   ap_memory|      output_0|         array|
|output_1_address0     |  out|   11|   ap_memory|      output_1|         array|
|output_1_ce0          |  out|    1|   ap_memory|      output_1|         array|
|output_1_we0          |  out|    1|   ap_memory|      output_1|         array|
|output_1_d0           |  out|   32|   ap_memory|      output_1|         array|
|output_1_q0           |   in|   32|   ap_memory|      output_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 4, D = 28, States = { 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 47 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 19 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 56 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.20>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i12 0, void %.lr.ph18, i12 %add_ln71_2, void %._crit_edge12" [../src/hls/cnn.cpp:71]   --->   Operation 57 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i = phi i4 1, void %.lr.ph18, i4 %select_ln71_5, void %._crit_edge12" [../src/hls/cnn.cpp:71]   --->   Operation 58 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i10 0, void %.lr.ph18, i10 %select_ln74, void %._crit_edge12" [../src/hls/cnn.cpp:74]   --->   Operation 59 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ii = phi i4 1, void %.lr.ph18, i4 %ii_cast_mid2, void %._crit_edge12" [../src/hls/cnn.cpp:71]   --->   Operation 60 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge12" [../src/hls/cnn.cpp:77]   --->   Operation 61 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.96ns)   --->   "%add_ln71_2 = add i12 %indvar_flatten80, i12 1" [../src/hls/cnn.cpp:71]   --->   Operation 62 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%empty = add i4 %i, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 63 'add' 'empty' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 64 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 65 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.89ns)   --->   "%tmp = add i7 %tmp_5, i7 %p_cast" [../src/hls/cnn.cpp:71]   --->   Operation 66 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%tmp5 = add i4 %ii, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 67 'add' 'tmp5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i4 %tmp5" [../src/hls/cnn.cpp:71]   --->   Operation 68 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.89ns)   --->   "%empty_36 = add i7 %tmp5_cast, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 69 'add' 'empty_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.86ns)   --->   "%add_ln71 = add i4 %i, i4 1" [../src/hls/cnn.cpp:71]   --->   Operation 70 'add' 'add_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i12 %indvar_flatten80, i12 2592" [../src/hls/cnn.cpp:71]   --->   Operation 71 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 72 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i10 %indvar_flatten50, i10 288" [../src/hls/cnn.cpp:74]   --->   Operation 73 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i4 1, i4 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 74 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 75 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 76 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %p_mid, i7 %p_cast_mid1" [../src/hls/cnn.cpp:71]   --->   Operation 77 'add' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%select_ln71_4 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 78 'select' 'select_ln71_4' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 79 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 80 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 81 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.45ns)   --->   "%select_ln71_5 = select i1 %icmp_ln74, i4 %add_ln71, i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 82 'select' 'select_ln71_5' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.86ns)   --->   "%add_ln74 = add i4 %select_ln71, i4 1" [../src/hls/cnn.cpp:74]   --->   Operation 83 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%ii_cast_dup = zext i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 84 'zext' 'ii_cast_dup' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_41 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 85 'or' 'empty_41' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_41, i6 0, i6 %iii" [../src/hls/cnn.cpp:71]   --->   Operation 86 'select' 'iii_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.45ns)   --->   "%ii_cast_mid2 = select i1 %and_ln71, i4 %add_ln74, i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 87 'select' 'ii_cast_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_mid146 = add i7 %ii_cast_dup, i7 %select_ln71_4" [../src/hls/cnn.cpp:71]   --->   Operation 88 'add' 'p_mid146' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_6 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %empty_36" [../src/hls/cnn.cpp:71]   --->   Operation 89 'select' 'select_ln71_6' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%empty_42 = select i1 %and_ln71, i7 %p_mid146, i7 %select_ln71_6" [../src/hls/cnn.cpp:71]   --->   Operation 90 'select' 'empty_42' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_42, i5 0" [../src/hls/cnn.cpp:71]   --->   Operation 91 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_4 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 92 'zext' 'zext_ln77_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.96ns) (out node of the LUT)   --->   "%sum19 = add i12 %zext_ln77_4, i12 %p_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 93 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [16/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 94 'urem' 'newIndex9' <Predicate = (!icmp_ln71)> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.86ns)   --->   "%icmp_ln98 = icmp_ult  i12 %sum19, i12 1296" [../src/hls/cnn.cpp:98]   --->   Operation 95 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 96 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 97 [15/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 97 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 98 [14/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 98 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 99 [13/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 99 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.57>
ST_6 : Operation 100 [12/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 100 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.57>
ST_7 : Operation 101 [11/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 101 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.57>
ST_8 : Operation 102 [10/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 102 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 103 [9/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 103 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 104 [8/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 104 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.57>
ST_11 : Operation 105 [7/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 105 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.57>
ST_12 : Operation 106 [6/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 106 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.57>
ST_13 : Operation 107 [5/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 107 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.57>
ST_14 : Operation 108 [4/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 108 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.57>
ST_15 : Operation 109 [3/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 109 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.57>
ST_16 : Operation 110 [2/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 110 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 111 [1/16] (1.57ns)   --->   "%newIndex9 = urem i12 %sum19, i12 1296" [../src/hls/cnn.cpp:77]   --->   Operation 111 'urem' 'newIndex9' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i12 %newIndex9" [../src/hls/cnn.cpp:77]   --->   Operation 112 'zext' 'newIndex9_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %newIndex9_cast" [../src/hls/cnn.cpp:77]   --->   Operation 113 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %newIndex9_cast" [../src/hls/cnn.cpp:77]   --->   Operation 114 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (1.35ns)   --->   "%output_0_load = load i11 %output_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 115 'load' 'output_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_17 : Operation 116 [2/2] (1.35ns)   --->   "%output_1_load = load i11 %output_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 116 'load' 'output_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>

State 18 <SV = 17> <Delay = 1.87>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2592, i64 2592, i64 2592"   --->   Operation 118 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%ii_cast_mid2_cast = zext i4 %ii_cast_mid2" [../src/hls/cnn.cpp:71]   --->   Operation 120 'zext' 'ii_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 121 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 122 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:77]   --->   Operation 123 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/2] (1.35ns)   --->   "%output_0_load = load i11 %output_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 124 'load' 'output_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_18 : Operation 125 [1/2] (1.35ns)   --->   "%output_1_load = load i11 %output_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 125 'load' 'output_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_18 : Operation 126 [1/1] (0.52ns)   --->   "%select_ln98 = select i1 %icmp_ln98, i32 %output_0_load, i32 %output_1_load" [../src/hls/cnn.cpp:98]   --->   Operation 126 'select' 'select_ln98' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 127 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i9 0, void %._crit_edge14.loopexit, i9 %add_ln83, void %.lr.ph17" [../src/hls/cnn.cpp:83]   --->   Operation 128 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_7, void %.lr.ph17" [../src/hls/cnn.cpp:86]   --->   Operation 129 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_5, void %.lr.ph17" [../src/hls/cnn.cpp:86]   --->   Operation 130 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.lr.ph17" [../src/hls/cnn.cpp:95]   --->   Operation 131 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 132 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 133 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%empty_37 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 134 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_37, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 135 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %p_shl2, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 136 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 137 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_3 = add i4 %sub_ln94, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 137 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln83 = icmp_eq  i9 %indvar_flatten36, i9 288" [../src/hls/cnn.cpp:83]   --->   Operation 138 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.lr.ph17, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 139 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 140 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 141 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln83_5 = select i1 %icmp_ln86, i4 1, i4 %add_ln95_3" [../src/hls/cnn.cpp:83]   --->   Operation 142 'select' 'select_ln83_5' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 143 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 144 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 145 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 146 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 147 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 148 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 149 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 150 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%empty_39 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 151 'trunc' 'empty_39' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_39, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 152 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_2 = sub i4 %p_shl2_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 153 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 154 [1/1] (0.27ns)   --->   "%select_ln86_5 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 154 'select' 'select_ln86_5' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i3 %select_ln86_5" [../src/hls/cnn.cpp:86]   --->   Operation 155 'sext' 'sext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.86ns)   --->   "%add_ln86 = add i4 %select_ln71_5, i4 %sext_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 156 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %add_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 157 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 158 [3/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 158 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 159 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_4 = add i4 %sub_ln94_2, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 159 'add' 'add_ln95_4' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln86_6 = select i1 %and_ln83, i4 %add_ln95_4, i4 %select_ln83_5" [../src/hls/cnn.cpp:86]   --->   Operation 160 'select' 'select_ln86_6' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:91]   --->   Operation 161 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%sext_ln94 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:94]   --->   Operation 162 'sext' 'sext_ln94' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln95_5 = add i4 %select_ln86_6, i4 %sext_ln94" [../src/hls/cnn.cpp:95]   --->   Operation 163 'add' 'add_ln95_5' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.86ns)   --->   "%add_ln86_3 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 164 'add' 'add_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.08>
ST_20 : Operation 165 [2/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 165 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 0.83>
ST_21 : Operation 166 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 166 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 167 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 167 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.17>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge14.loopexit, i6 %select_ln83_4, void %.lr.ph17" [../src/hls/cnn.cpp:83]   --->   Operation 168 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.92ns)   --->   "%add_ln83 = add i9 %indvar_flatten36, i9 1" [../src/hls/cnn.cpp:83]   --->   Operation 169 'add' 'add_ln83' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.88ns)   --->   "%add_ln83_3 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:83]   --->   Operation 170 'add' 'add_ln83_3' <Predicate = (!icmp_ln83 & icmp_ln86)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.44ns)   --->   "%select_ln83_4 = select i1 %icmp_ln86, i6 %add_ln83_3, i6 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 171 'select' 'select_ln83_4' <Predicate = (!icmp_ln83)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln83_4" [../src/hls/cnn.cpp:83]   --->   Operation 172 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln83_4" [../src/hls/cnn.cpp:83]   --->   Operation 173 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 174 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 174 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 175 'sext' 'sext_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.89ns)   --->   "%add_ln91 = add i7 %add_ln86_2, i7 %sext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 176 'add' 'add_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln91, i5 0" [../src/hls/cnn.cpp:91]   --->   Operation 177 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 178 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.96ns)   --->   "%add_ln98 = add i12 %shl_ln, i12 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 179 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [16/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 180 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.86ns)   --->   "%icmp_ln98_1 = icmp_ult  i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 181 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.45ns)   --->   "%select_ln86_7 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_3" [../src/hls/cnn.cpp:86]   --->   Operation 182 'select' 'select_ln86_7' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.48>
ST_23 : Operation 183 [15/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 183 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.48>
ST_24 : Operation 184 [14/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 184 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.48>
ST_25 : Operation 185 [13/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 185 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.48>
ST_26 : Operation 186 [12/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 186 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.48>
ST_27 : Operation 187 [11/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 187 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.48>
ST_28 : Operation 188 [10/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 188 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.48>
ST_29 : Operation 189 [9/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 189 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.48>
ST_30 : Operation 190 [8/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 190 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.48>
ST_31 : Operation 191 [7/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 191 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.48>
ST_32 : Operation 192 [6/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 192 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.48>
ST_33 : Operation 193 [5/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 193 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.48>
ST_34 : Operation 194 [4/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 194 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln95_5, i5 %trunc_ln83, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 195 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_35 : Operation 196 [3/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 196 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 197 [1/1] (0.98ns)   --->   "%add_ln98_2 = add i14 %shl_ln1, i14 %zext_ln77_3" [../src/hls/cnn.cpp:98]   --->   Operation 197 'add' 'add_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i14 %add_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 198 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%layer_4_weights_addr = getelementptr i32 %layer_4_weights, i64 0, i64 %zext_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 199 'getelementptr' 'layer_4_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_35 : Operation 200 [2/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 200 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 36 <SV = 35> <Delay = 1.48>
ST_36 : Operation 201 [2/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 201 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 202 [1/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 202 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 37 <SV = 36> <Delay = 6.01>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %select_ln98, void %._crit_edge14.loopexit, i32 %add1, void %.lr.ph17" [../src/hls/cnn.cpp:98]   --->   Operation 203 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 204 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 205 [1/16] (1.48ns)   --->   "%urem_ln98 = urem i12 %add_ln98, i12 1936" [../src/hls/cnn.cpp:98]   --->   Operation 205 'urem' 'urem_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %urem_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 206 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 207 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln83 & icmp_ln98_1)> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 208 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln83 & !icmp_ln98_1)> <Delay = 0.00>
ST_37 : Operation 209 [2/2] (1.35ns)   --->   "%input_0_load = load i11 %input_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 209 'load' 'input_0_load' <Predicate = (!icmp_ln83 & icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_37 : Operation 210 [2/2] (1.35ns)   --->   "%input_1_load = load i11 %input_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 210 'load' 'input_1_load' <Predicate = (!icmp_ln83 & !icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 38 <SV = 37> <Delay = 6.54>
ST_38 : Operation 211 [1/2] (1.35ns)   --->   "%input_0_load = load i11 %input_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 211 'load' 'input_0_load' <Predicate = (!icmp_ln83 & icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_38 : Operation 212 [1/2] (1.35ns)   --->   "%input_1_load = load i11 %input_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 212 'load' 'input_1_load' <Predicate = (!icmp_ln83 & !icmp_ln98_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_38 : Operation 213 [1/1] (0.52ns)   --->   "%select_ln98_2 = select i1 %icmp_ln98_1, i32 %input_0_load, i32 %input_1_load" [../src/hls/cnn.cpp:98]   --->   Operation 213 'select' 'select_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 214 [4/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 214 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.67>
ST_39 : Operation 215 [3/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 215 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.67>
ST_40 : Operation 216 [2/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 216 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.67>
ST_41 : Operation 217 [1/4] (4.67ns)   --->   "%mul = fmul i32 %select_ln98_2, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 217 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 218 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 218 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.0>
ST_43 : Operation 219 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 219 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.0>
ST_44 : Operation 220 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 220 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.0>
ST_45 : Operation 221 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 221 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.0>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 223 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 223 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 225 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 226 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:89]   --->   Operation 227 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_46 : Operation 228 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 228 'fadd' 'add1' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 47 <SV = 37> <Delay = 1.35>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %branch7, void %branch6" [../src/hls/cnn.cpp:98]   --->   Operation 230 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (1.35ns)   --->   "%store_ln98 = store i32 %add4320, i11 %output_1_addr" [../src/hls/cnn.cpp:98]   --->   Operation 231 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_47 : Operation 232 [1/1] (0.48ns)   --->   "%br_ln98 = br void %._crit_edge_ifconv" [../src/hls/cnn.cpp:98]   --->   Operation 232 'br' 'br_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.48>
ST_47 : Operation 233 [1/1] (1.35ns)   --->   "%store_ln98 = store i32 %add4320, i11 %output_0_addr" [../src/hls/cnn.cpp:98]   --->   Operation 233 'store' 'store_ln98' <Predicate = (icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_47 : Operation 234 [1/1] (0.48ns)   --->   "%br_ln98 = br void %._crit_edge_ifconv" [../src/hls/cnn.cpp:98]   --->   Operation 234 'br' 'br_ln98' <Predicate = (icmp_ln98)> <Delay = 0.48>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%layer_4_bias_addr = getelementptr i32 %layer_4_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 235 'getelementptr' 'layer_4_bias_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 236 [2/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 236 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 48 <SV = 38> <Delay = 1.35>
ST_48 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%output_1_load_2 = phi i32 %output_1_load, void %branch6, i32 %add4320, void %branch7" [../src/hls/cnn.cpp:98]   --->   Operation 237 'phi' 'output_1_load_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_48 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%output_0_load_2 = phi i32 %add4320, void %branch6, i32 %output_0_load, void %branch7" [../src/hls/cnn.cpp:98]   --->   Operation 238 'phi' 'output_0_load_2' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_48 : Operation 239 [1/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 239 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_48 : Operation 240 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %icmp_ln98, i32 %output_0_load_2, i32 %output_1_load_2" [../src/hls/cnn.cpp:98]   --->   Operation 240 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 39> <Delay = 6.01>
ST_49 : Operation 241 [5/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 241 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 40> <Delay = 6.01>
ST_50 : Operation 242 [4/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 242 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 41> <Delay = 6.01>
ST_51 : Operation 243 [3/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 243 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 42> <Delay = 6.01>
ST_52 : Operation 244 [2/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 244 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 43> <Delay = 6.01>
ST_53 : Operation 245 [1/5] (6.01ns)   --->   "%add = fadd i32 %select_ln98_1, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 245 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 44> <Delay = 3.34>
ST_54 : Operation 246 [2/2] (3.34ns)   --->   "%tmp_14 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 246 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 45> <Delay = 5.22>
ST_55 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 247 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 248 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 249 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 250 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 250 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 251 [1/1] (0.97ns)   --->   "%icmp_ln49_2 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 251 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_2, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 252 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 253 [1/2] (3.34ns)   --->   "%tmp_14 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 253 'fcmp' 'tmp_14' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_14" [../src/hls/cnn.cpp:49]   --->   Operation 254 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 255 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 255 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln98, void %branch3, void %branch2" [../src/hls/cnn.cpp:49]   --->   Operation 256 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 257 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i11 %output_1_addr" [../src/hls/cnn.cpp:49]   --->   Operation 257 'store' 'store_ln49' <Predicate = (!icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_55 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge12" [../src/hls/cnn.cpp:49]   --->   Operation 258 'br' 'br_ln49' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_55 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i11 %output_0_addr" [../src/hls/cnn.cpp:49]   --->   Operation 259 'store' 'store_ln49' <Predicate = (icmp_ln98)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1296> <RAM>
ST_55 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge12" [../src/hls/cnn.cpp:49]   --->   Operation 260 'br' 'br_ln49' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_55 : Operation 261 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 261 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 262 [1/1] (0.93ns)   --->   "%add_ln74_2 = add i10 %indvar_flatten50, i10 1" [../src/hls/cnn.cpp:74]   --->   Operation 262 'add' 'add_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 263 [1/1] (0.47ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i10 1, i10 %add_ln74_2" [../src/hls/cnn.cpp:74]   --->   Operation 263 'select' 'select_ln74' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_4_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_4_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln71                     (br               ) [ 01111111111111111111111111111111111111111111111111111111]
indvar_flatten80            (phi              ) [ 00100000000000000000000000000000000000000000000000000000]
i                           (phi              ) [ 00100000000000000000000000000000000000000000000000000000]
indvar_flatten50            (phi              ) [ 00111111111111111111111111111111111111111111111111111111]
ii                          (phi              ) [ 00100000000000000000000000000000000000000000000000000000]
iii                         (phi              ) [ 00100000000000000000000000000000000000000000000000000000]
add_ln71_2                  (add              ) [ 01111111111111111111111111111111111111111111111111111111]
empty                       (add              ) [ 00000000000000000000000000000000000000000000000000000000]
p_cast                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_5                       (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
tmp                         (add              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp5                        (add              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp5_cast                   (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
empty_36                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln71                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln71                   (icmp             ) [ 00111111111111111111111111111111111111111111111111111111]
br_ln71                     (br               ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln74                   (icmp             ) [ 00011111111111111111111111111111111111111111111111111111]
select_ln71                 (select           ) [ 00000000000000000000000000000000000000000000000000000000]
p_cast_mid1                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
p_mid                       (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_mid1                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln71_4               (select           ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln71                    (xor              ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln77                   (icmp             ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln71                    (and              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln71_5               (select           ) [ 01111111111111111111111111111111111111111111111111111111]
add_ln74                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
ii_cast_dup                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
empty_41                    (or               ) [ 00000000000000000000000000000000000000000000000000000000]
iii_mid2                    (select           ) [ 00011111111111111111111111111111111111111111111111111111]
ii_cast_mid2                (select           ) [ 01111111111111111111111111111111111111111111111111111111]
p_mid146                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln71_6               (select           ) [ 00000000000000000000000000000000000000000000000000000000]
empty_42                    (select           ) [ 00000000000000000000000000000000000000000000000000000000]
p_mid1                      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln77_4                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
sum19                       (add              ) [ 00011111111111111100000000000000000000000000000000000000]
icmp_ln98                   (icmp             ) [ 00011111111111111111111111111111111111111111111111111111]
ret_ln111                   (ret              ) [ 00000000000000000000000000000000000000000000000000000000]
newIndex9                   (urem             ) [ 00000000000000000000000000000000000000000000000000000000]
newIndex9_cast              (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
output_0_addr               (getelementptr    ) [ 00000000000000000011111111111111111111111111111111111111]
output_1_addr               (getelementptr    ) [ 00000000000000000011111111111111111111111111111111111111]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
empty_40                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
ii_cast_mid2_cast           (zext             ) [ 00000000000000000001111111111111111111111111111000000000]
zext_ln77                   (zext             ) [ 00000000000000000001111111111111111111111111111100000000]
zext_ln77_3                 (zext             ) [ 00000000000000000001111111111111111111111111111000000000]
specloopname_ln77           (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
output_0_load               (load             ) [ 00000000000000000001111111111111111111111111111110000000]
output_1_load               (load             ) [ 00000000000000000001111111111111111111111111111110000000]
select_ln98                 (select           ) [ 00111111111111111111111111111111111111111111111111111111]
br_ln83                     (br               ) [ 00111111111111111111111111111111111111111111111111111111]
indvar_flatten36            (phi              ) [ 00000000000000000001111000000000000000000000000000000000]
indvar_flatten              (phi              ) [ 00000000000000000001000000000000000000000000000000000000]
v                           (phi              ) [ 00000000000000000001000000000000000000000000000000000000]
vi                          (phi              ) [ 00000000000000000001000000000000000000000000000000000000]
indvars_iv_next34           (add              ) [ 00000000000000000000000000000000000000000000000000000000]
indvars_iv_next34_cast      (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
empty_37                    (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
p_shl2                      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sub_ln94                    (sub              ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln95_3                  (add              ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln83                   (icmp             ) [ 00111111111111111111111111111111111111111111111111111111]
br_ln83                     (br               ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln86                   (icmp             ) [ 00000000000000000000111000000000000000000000000000000000]
select_ln83                 (select           ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln83_5               (select           ) [ 00000000000000000000000000000000000000000000000000000000]
xor_ln83                    (xor              ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln89                   (icmp             ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln83                    (and              ) [ 00000000000000000000000000000000000000000000000000000000]
indvars_iv_next34_dup       (add              ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln86                     (or               ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln86                 (select           ) [ 00000000000000000000111000000000000000000000000000000000]
indvars_iv_next34_mid1      (add              ) [ 00000000000000000000000000000000000000000000000000000000]
indvars_iv_next34_cast_mid1 (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
empty_39                    (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
p_shl2_mid1                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sub_ln94_2                  (sub              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln86_5               (select           ) [ 00111111111111111111111111111111111111111111111111111111]
sext_ln86                   (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln86                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln86                   (zext             ) [ 00000000000000000000110000000000000000000000000000000000]
add_ln95_4                  (add              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln86_6               (select           ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln91                  (trunc            ) [ 00000000000000000000111000000000000000000000000000000000]
sext_ln94                   (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln95_5                  (add              ) [ 00000000000000000001111111111111111100000000000000000000]
add_ln86_3                  (add              ) [ 00000000000000000000111000000000000000000000000000000000]
mul_ln86                    (mul              ) [ 00000000000000000000001000000000000000000000000000000000]
iv                          (phi              ) [ 00000000000000000001111000000000000000000000000000000000]
add_ln83                    (add              ) [ 00111111111111111111111111111111111111111111111111111111]
add_ln83_3                  (add              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln83_4               (select           ) [ 00111111111111111111111111111111111111111111111111111111]
zext_ln83                   (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln83                  (trunc            ) [ 00000000000000000001111111111111111100000000000000000000]
add_ln86_2                  (add              ) [ 00000000000000000000000000000000000000000000000000000000]
sext_ln91                   (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln91                    (add              ) [ 00000000000000000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln95                    (add              ) [ 00111111111111111111111111111111111111111111111111111111]
add_ln98                    (add              ) [ 00000000000000000001111111111111111111000000000000000000]
icmp_ln98_1                 (icmp             ) [ 00000000000000000001111111111111111111100000000000000000]
select_ln86_7               (select           ) [ 00111111111111111111111111111111111111111111111111111111]
shl_ln1                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln98_2                  (add              ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln98_2                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
layer_4_weights_addr        (getelementptr    ) [ 00000000000000000000100000000000000010000000000000000000]
layer_4_weights_load        (load             ) [ 00000000000000000001111000000000000001111100000000000000]
add4320                     (phi              ) [ 00000000000000000001111111111111111111111111111110000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000]
urem_ln98                   (urem             ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln98                   (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
input_0_addr                (getelementptr    ) [ 00000000000000000000001000000000000000100000000000000000]
input_1_addr                (getelementptr    ) [ 00000000000000000000001000000000000000100000000000000000]
input_0_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000]
input_1_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln98_2               (select           ) [ 00000000000000000001110000000000000000011100000000000000]
mul                         (fmul             ) [ 00000000000000000001111000000000000000000011111000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
empty_38                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln89           (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
add1                        (fadd             ) [ 00111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 00111111111111111111111111111111111111111111111111111111]
br_ln98                     (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln98                  (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln98                     (br               ) [ 00111111111111111111111111111111111111111111111111111111]
store_ln98                  (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln98                     (br               ) [ 00111111111111111111111111111111111111111111111111111111]
layer_4_bias_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000010000000]
output_1_load_2             (phi              ) [ 00000000000000000000000000000000000000000000000010000000]
output_0_load_2             (phi              ) [ 00000000000000000000000000000000000000000000000010000000]
layer_4_bias_load           (load             ) [ 00000000000000000000000000000000000000000000000001111100]
select_ln98_1               (select           ) [ 00000000000000000000000000000000000000000000000001111100]
add                         (fadd             ) [ 00000000000000000000000000000000000000000000000000000011]
bitcast_ln49                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_s                       (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln49                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln49                   (icmp             ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln49_2                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln49                     (or               ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_14                      (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln49                    (and              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln49                 (select           ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln49                     (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln49                  (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln49                     (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln49                  (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln49                     (br               ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln77                    (add              ) [ 01111111111111111111111111111111111111111111111111111111]
add_ln74_2                  (add              ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln74                 (select           ) [ 01111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 01111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_4_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_4_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_4_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_4_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="output_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/17 "/>
</bind>
</comp>

<comp id="123" class="1004" name="output_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_0_load/17 store_ln98/47 store_ln49/55 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_1_load/17 store_ln98/47 store_ln49/55 "/>
</bind>
</comp>

<comp id="142" class="1004" name="layer_4_weights_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="14" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_4_weights_addr/35 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_4_weights_load/35 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_0_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/37 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="12" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/37 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/37 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/37 "/>
</bind>
</comp>

<comp id="181" class="1004" name="layer_4_bias_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="20"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_4_bias_addr/47 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_4_bias_load/47 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten80_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="1"/>
<pin id="196" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten80 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten80_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten80/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten50_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten50 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten50_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="10" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten50/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="ii_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="ii_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="iii_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="iii_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="6" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvar_flatten36_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="1"/>
<pin id="252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten36 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten36_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="9" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten36/19 "/>
</bind>
</comp>

<comp id="262" class="1005" name="indvar_flatten_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="4" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/19 "/>
</bind>
</comp>

<comp id="273" class="1005" name="v_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="v_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/19 "/>
</bind>
</comp>

<comp id="284" class="1005" name="vi_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vi (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="vi_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="3" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi/19 "/>
</bind>
</comp>

<comp id="295" class="1005" name="iv_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="4"/>
<pin id="297" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="iv (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="iv_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="4"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iv/22 "/>
</bind>
</comp>

<comp id="306" class="1005" name="add4320_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4320 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="add4320_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="19"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4320/37 "/>
</bind>
</comp>

<comp id="318" class="1005" name="output_1_load_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_1_load_2 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="output_1_load_2_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="21"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="32" slack="2"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_1_load_2/48 "/>
</bind>
</comp>

<comp id="328" class="1005" name="output_0_load_2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_0_load_2 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="output_0_load_2_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="32" slack="21"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_0_load_2/48 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/42 add/49 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/38 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/54 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln71_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp5_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="empty_36_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln71_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln71_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln74_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln71_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_cast_mid1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_mid_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_mid1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln71_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_4/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln71_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln77_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln71_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln71_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_5/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln74_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="ii_cast_dup_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_dup/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_41_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="iii_mid2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iii_mid2/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ii_cast_mid2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_cast_mid2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_mid146_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="0" index="1" bw="7" slack="0"/>
<pin id="511" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid146/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln71_6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="7" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_6/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="empty_42_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="7" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="0"/>
<pin id="526" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_42/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_mid1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln77_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_4/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sum19_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum19/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="0"/>
<pin id="551" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex9/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln98_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="newIndex9_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex9_cast/17 "/>
</bind>
</comp>

<comp id="566" class="1004" name="ii_cast_mid2_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="16"/>
<pin id="568" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_mid2_cast/18 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln77_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="16"/>
<pin id="571" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/18 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln77_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="16"/>
<pin id="574" dir="1" index="1" bw="14" slack="17"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/18 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln98_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="16"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="1" index="3" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="indvars_iv_next34_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34/19 "/>
</bind>
</comp>

<comp id="588" class="1004" name="indvars_iv_next34_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast/19 "/>
</bind>
</comp>

<comp id="592" class="1004" name="empty_37_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/19 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_shl2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/19 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sub_ln94_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/19 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln95_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_3/19 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln83_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/19 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln86_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/19 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln83_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="3" slack="0"/>
<pin id="631" dir="0" index="2" bw="3" slack="0"/>
<pin id="632" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/19 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln83_5_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_5/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln83_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/19 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln89_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="0"/>
<pin id="652" dir="0" index="1" bw="3" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/19 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln83_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/19 "/>
</bind>
</comp>

<comp id="662" class="1004" name="indvars_iv_next34_dup_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_dup/19 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln86_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/19 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln86_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="0" index="2" bw="3" slack="0"/>
<pin id="678" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/19 "/>
</bind>
</comp>

<comp id="682" class="1004" name="indvars_iv_next34_mid1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_mid1/19 "/>
</bind>
</comp>

<comp id="688" class="1004" name="indvars_iv_next34_cast_mid1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast_mid1/19 "/>
</bind>
</comp>

<comp id="692" class="1004" name="empty_39_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/19 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_shl2_mid1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="0"/>
<pin id="698" dir="0" index="1" bw="2" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/19 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sub_ln94_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="0"/>
<pin id="706" dir="0" index="1" bw="3" slack="0"/>
<pin id="707" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94_2/19 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln86_5_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="0" index="2" bw="3" slack="0"/>
<pin id="714" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_5/19 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln86_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="0"/>
<pin id="720" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/19 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln86_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="17"/>
<pin id="724" dir="0" index="1" bw="3" slack="0"/>
<pin id="725" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/19 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln86_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/19 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln95_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_4/19 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln86_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="4" slack="0"/>
<pin id="740" dir="0" index="2" bw="4" slack="0"/>
<pin id="741" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_6/19 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln91_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/19 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln94_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/19 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln95_5_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_5/19 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln86_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_3/19 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln83_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="3"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/22 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln83_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_3/22 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln83_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="3"/>
<pin id="779" dir="0" index="1" bw="6" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_4/22 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln83_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="6" slack="0"/>
<pin id="786" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/22 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln83_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="5" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/22 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sext_ln91_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="3"/>
<pin id="794" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/22 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln91_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="0"/>
<pin id="797" dir="0" index="1" bw="2" slack="0"/>
<pin id="798" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/22 "/>
</bind>
</comp>

<comp id="800" class="1004" name="shl_ln_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="12" slack="0"/>
<pin id="802" dir="0" index="1" bw="7" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/22 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln95_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="3"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/22 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln98_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="12" slack="0"/>
<pin id="815" dir="0" index="1" bw="6" slack="0"/>
<pin id="816" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/22 "/>
</bind>
</comp>

<comp id="819" class="1004" name="grp_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="0"/>
<pin id="821" dir="0" index="1" bw="12" slack="0"/>
<pin id="822" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln98/22 "/>
</bind>
</comp>

<comp id="825" class="1004" name="icmp_ln98_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="12" slack="0"/>
<pin id="827" dir="0" index="1" bw="12" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/22 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln86_7_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="3"/>
<pin id="833" dir="0" index="1" bw="4" slack="0"/>
<pin id="834" dir="0" index="2" bw="4" slack="3"/>
<pin id="835" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_7/22 "/>
</bind>
</comp>

<comp id="837" class="1004" name="shl_ln1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="14" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="16"/>
<pin id="840" dir="0" index="2" bw="5" slack="13"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/35 "/>
</bind>
</comp>

<comp id="845" class="1004" name="add_ln98_2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="14" slack="0"/>
<pin id="847" dir="0" index="1" bw="6" slack="17"/>
<pin id="848" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_2/35 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln98_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="14" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/35 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln98_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="0"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/37 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln98_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="16"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="32" slack="0"/>
<pin id="865" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_2/38 "/>
</bind>
</comp>

<comp id="869" class="1004" name="select_ln98_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="37"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="0" index="2" bw="32" slack="0"/>
<pin id="873" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/48 "/>
</bind>
</comp>

<comp id="876" class="1004" name="bitcast_ln49_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="2"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/55 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_s_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="0" index="2" bw="6" slack="0"/>
<pin id="883" dir="0" index="3" bw="6" slack="0"/>
<pin id="884" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/55 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln49_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/55 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln49_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/55 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln49_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="23" slack="0"/>
<pin id="901" dir="0" index="1" bw="23" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_2/55 "/>
</bind>
</comp>

<comp id="905" class="1004" name="or_ln49_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/55 "/>
</bind>
</comp>

<comp id="911" class="1004" name="and_ln49_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/55 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln49_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="2"/>
<pin id="920" dir="0" index="2" bw="32" slack="0"/>
<pin id="921" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/55 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln77_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="44"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/55 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln74_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="44"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/55 "/>
</bind>
</comp>

<comp id="937" class="1004" name="select_ln74_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="44"/>
<pin id="939" dir="0" index="1" bw="10" slack="0"/>
<pin id="940" dir="0" index="2" bw="10" slack="0"/>
<pin id="941" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/55 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="0" index="1" bw="7" slack="0"/>
<pin id="947" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="948" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86/19 add_ln86_2/21 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln71_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="0"/>
<pin id="954" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln74_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="44"/>
<pin id="962" dir="1" index="1" bw="1" slack="44"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="965" class="1005" name="select_ln71_5_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="0"/>
<pin id="967" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln71_5 "/>
</bind>
</comp>

<comp id="971" class="1005" name="iii_mid2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="16"/>
<pin id="973" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="iii_mid2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="ii_cast_mid2_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="0"/>
<pin id="980" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii_cast_mid2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="sum19_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="1"/>
<pin id="986" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum19 "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln98_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="16"/>
<pin id="991" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="995" class="1005" name="output_0_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="11" slack="1"/>
<pin id="997" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_0_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="output_1_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="11" slack="1"/>
<pin id="1002" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_1_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="ii_cast_mid2_cast_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="3"/>
<pin id="1007" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="ii_cast_mid2_cast "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln77_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="64" slack="20"/>
<pin id="1012" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="zext_ln77_3_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="14" slack="17"/>
<pin id="1017" dir="1" index="1" bw="14" slack="17"/>
</pin_list>
<bind>
<opset="zext_ln77_3 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="output_0_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="21"/>
<pin id="1022" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="output_0_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="output_1_load_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="21"/>
<pin id="1027" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="output_1_load "/>
</bind>
</comp>

<comp id="1030" class="1005" name="select_ln98_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="19"/>
<pin id="1032" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="select_ln98 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln83_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="icmp_ln86_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="3"/>
<pin id="1041" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="select_ln86_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="3" slack="3"/>
<pin id="1047" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="select_ln86_5_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln86_5 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="zext_ln86_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="7" slack="1"/>
<pin id="1057" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="trunc_ln91_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="2" slack="3"/>
<pin id="1062" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln91 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="add_ln95_5_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="4" slack="16"/>
<pin id="1067" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="add_ln95_5 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="add_ln86_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="3"/>
<pin id="1072" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln86_3 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="add_ln83_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="1"/>
<pin id="1077" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="select_ln83_4_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="6" slack="0"/>
<pin id="1082" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_4 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln83_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="5" slack="13"/>
<pin id="1087" dir="1" index="1" bw="5" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="add_ln95_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="1"/>
<pin id="1092" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add_ln98_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="12" slack="1"/>
<pin id="1097" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="icmp_ln98_1_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="15"/>
<pin id="1102" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln98_1 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="select_ln86_7_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="1"/>
<pin id="1107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_7 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="layer_4_weights_addr_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="14" slack="1"/>
<pin id="1112" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_weights_addr "/>
</bind>
</comp>

<comp id="1115" class="1005" name="layer_4_weights_load_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="2"/>
<pin id="1117" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="layer_4_weights_load "/>
</bind>
</comp>

<comp id="1120" class="1005" name="input_0_addr_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="1"/>
<pin id="1122" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="1125" class="1005" name="input_1_addr_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="11" slack="1"/>
<pin id="1127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="1130" class="1005" name="select_ln98_2_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln98_2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="mul_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1140" class="1005" name="add1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="1"/>
<pin id="1142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="layer_4_bias_addr_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="1"/>
<pin id="1147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_bias_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="layer_4_bias_load_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_bias_load "/>
</bind>
</comp>

<comp id="1155" class="1005" name="select_ln98_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln98_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="add_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1167" class="1005" name="add_ln77_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="1"/>
<pin id="1169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="select_ln74_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="116" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="123" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="155" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="162" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="317"><net_src comp="311" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="327"><net_src comp="306" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="337"><net_src comp="306" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="306" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="102" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="198" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="209" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="22" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="358" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="364" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="232" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="376" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="209" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="198" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="220" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="232" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="209" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="209" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="410" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="376" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="410" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="243" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="450" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="410" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="398" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="209" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="416" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="14" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="416" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="462" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="410" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="18" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="243" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="462" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="476" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="416" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="482" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="442" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="410" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="436" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="392" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="462" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="508" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="514" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="522" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="492" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="530" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="548" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="580"><net_src comp="130" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="136" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="277" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="582" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="64" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="66" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="588" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="14" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="254" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="68" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="266" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="277" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="622" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="14" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="610" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="622" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="32" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="288" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="628" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="62" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="656" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="622" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="60" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="288" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="628" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="682" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="64" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="66" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="688" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="656" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="662" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="628" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="710" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="704" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="14" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="656" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="636" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="674" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="737" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="266" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="14" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="250" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="76" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="299" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="78" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="299" pin="4"/><net_sink comp="777" pin=2"/></net>

<net id="787"><net_src comp="777" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="777" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="36" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="38" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="62" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="800" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="784" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="80" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="813" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="80" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="14" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="82" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="38" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="849"><net_src comp="837" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="858"><net_src comp="819" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="866"><net_src comp="169" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="175" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="868"><net_src comp="861" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="874"><net_src comp="331" pin="4"/><net_sink comp="869" pin=1"/></net>

<net id="875"><net_src comp="321" pin="4"/><net_sink comp="869" pin=2"/></net>

<net id="885"><net_src comp="104" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="876" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="106" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="888"><net_src comp="108" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="892"><net_src comp="876" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="879" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="110" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="889" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="112" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="893" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="347" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="102" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="924"><net_src comp="917" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="925"><net_src comp="917" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="930"><net_src comp="78" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="216" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="114" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="114" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="727" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="74" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="944" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="955"><net_src comp="352" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="963"><net_src comp="410" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="968"><net_src comp="468" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="974"><net_src comp="492" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="981"><net_src comp="500" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="987"><net_src comp="542" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="992"><net_src comp="554" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="998"><net_src comp="116" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1003"><net_src comp="123" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1008"><net_src comp="566" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1013"><net_src comp="569" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="1018"><net_src comp="572" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1023"><net_src comp="130" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1028"><net_src comp="136" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1033"><net_src comp="575" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1038"><net_src comp="616" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="622" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1048"><net_src comp="674" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1053"><net_src comp="710" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1058"><net_src comp="727" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1063"><net_src comp="745" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1068"><net_src comp="753" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1073"><net_src comp="759" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="1078"><net_src comp="765" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1083"><net_src comp="777" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1088"><net_src comp="788" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="1093"><net_src comp="808" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1098"><net_src comp="813" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1103"><net_src comp="825" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1108"><net_src comp="831" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1113"><net_src comp="142" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1118"><net_src comp="149" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1123"><net_src comp="155" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1128"><net_src comp="162" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1133"><net_src comp="861" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1138"><net_src comp="343" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1143"><net_src comp="338" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1148"><net_src comp="181" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1153"><net_src comp="188" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1158"><net_src comp="869" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1163"><net_src comp="338" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1170"><net_src comp="926" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1175"><net_src comp="937" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {47 55 }
	Port: output_1 | {47 55 }
	Port: layer_4_weights | {}
	Port: layer_4_bias | {}
 - Input state : 
	Port: conv2d : input_0 | {37 38 }
	Port: conv2d : input_1 | {37 38 }
	Port: conv2d : output_0 | {17 18 }
	Port: conv2d : output_1 | {17 18 }
	Port: conv2d : layer_4_weights | {35 36 }
	Port: conv2d : layer_4_bias | {47 48 }
  - Chain level:
	State 1
	State 2
		add_ln71_2 : 1
		empty : 1
		p_cast : 2
		tmp_5 : 2
		tmp : 3
		tmp5 : 1
		tmp5_cast : 2
		empty_36 : 4
		add_ln71 : 1
		icmp_ln71 : 1
		br_ln71 : 2
		icmp_ln74 : 1
		select_ln71 : 2
		p_cast_mid1 : 1
		p_mid : 1
		tmp_mid1 : 2
		select_ln71_4 : 4
		xor_ln71 : 2
		icmp_ln77 : 1
		and_ln71 : 2
		select_ln71_5 : 2
		add_ln74 : 3
		ii_cast_dup : 3
		empty_41 : 2
		iii_mid2 : 2
		ii_cast_mid2 : 2
		p_mid146 : 5
		select_ln71_6 : 5
		empty_42 : 6
		p_mid1 : 7
		zext_ln77_4 : 3
		sum19 : 8
		newIndex9 : 9
		icmp_ln98 : 9
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		newIndex9_cast : 1
		output_0_addr : 2
		output_1_addr : 2
		output_0_load : 3
		output_1_load : 3
	State 18
		select_ln98 : 1
	State 19
		indvars_iv_next34 : 1
		indvars_iv_next34_cast : 2
		empty_37 : 2
		p_shl2 : 3
		sub_ln94 : 4
		add_ln95_3 : 5
		icmp_ln83 : 1
		br_ln83 : 2
		icmp_ln86 : 1
		select_ln83 : 2
		select_ln83_5 : 6
		xor_ln83 : 2
		icmp_ln89 : 1
		and_ln83 : 2
		indvars_iv_next34_dup : 3
		or_ln86 : 2
		select_ln86 : 2
		indvars_iv_next34_mid1 : 3
		indvars_iv_next34_cast_mid1 : 4
		empty_39 : 4
		p_shl2_mid1 : 5
		sub_ln94_2 : 6
		select_ln86_5 : 2
		sext_ln86 : 3
		add_ln86 : 4
		zext_ln86 : 5
		mul_ln86 : 6
		add_ln95_4 : 7
		select_ln86_6 : 8
		trunc_ln91 : 3
		sext_ln94 : 4
		add_ln95_5 : 9
		add_ln86_3 : 1
	State 20
	State 21
		add_ln86_2 : 1
	State 22
		add_ln83_3 : 1
		select_ln83_4 : 2
		zext_ln83 : 3
		trunc_ln83 : 3
		add_ln91 : 1
		shl_ln : 2
		add_ln98 : 4
		urem_ln98 : 5
		icmp_ln98_1 : 5
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		add_ln98_2 : 1
		zext_ln98_2 : 2
		layer_4_weights_addr : 3
		layer_4_weights_load : 4
	State 36
	State 37
		zext_ln98 : 1
		input_0_addr : 2
		input_1_addr : 2
		input_0_load : 3
		input_1_load : 3
	State 38
		select_ln98_2 : 1
		mul : 2
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		layer_4_bias_load : 1
	State 48
		select_ln98_1 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		tmp_s : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_2 : 2
		or_ln49 : 3
		and_ln49 : 3
		select_ln49 : 3
		store_ln49 : 4
		store_ln49 : 4
		select_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   urem   |             grp_fu_548             |    0    |   154   |    69   |
|          |             grp_fu_819             |    0    |   399   |   281   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_338             |    2    |   205   |   206   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln71_2_fu_352         |    0    |    0    |    19   |
|          |            empty_fu_358            |    0    |    0    |    12   |
|          |             tmp_fu_376             |    0    |    0    |    14   |
|          |             tmp5_fu_382            |    0    |    0    |    12   |
|          |           empty_36_fu_392          |    0    |    0    |    14   |
|          |           add_ln71_fu_398          |    0    |    0    |    12   |
|          |           tmp_mid1_fu_436          |    0    |    0    |    14   |
|          |           add_ln74_fu_476          |    0    |    0    |    12   |
|          |           p_mid146_fu_508          |    0    |    0    |    14   |
|          |            sum19_fu_542            |    0    |    0    |    19   |
|          |      indvars_iv_next34_fu_582      |    0    |    0    |    10   |
|          |          add_ln95_3_fu_610         |    0    |    0    |    7    |
|    add   |    indvars_iv_next34_dup_fu_662    |    0    |    0    |    10   |
|          |    indvars_iv_next34_mid1_fu_682   |    0    |    0    |    10   |
|          |           add_ln86_fu_722          |    0    |    0    |    12   |
|          |          add_ln95_4_fu_731         |    0    |    0    |    7    |
|          |          add_ln95_5_fu_753         |    0    |    0    |    12   |
|          |          add_ln86_3_fu_759         |    0    |    0    |    12   |
|          |           add_ln83_fu_765          |    0    |    0    |    16   |
|          |          add_ln83_3_fu_771         |    0    |    0    |    13   |
|          |           add_ln91_fu_795          |    0    |    0    |    14   |
|          |           add_ln95_fu_808          |    0    |    0    |    10   |
|          |           add_ln98_fu_813          |    0    |    0    |    19   |
|          |          add_ln98_2_fu_845         |    0    |    0    |    21   |
|          |           add_ln77_fu_926          |    0    |    0    |    13   |
|          |          add_ln74_2_fu_931         |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_343             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln71_fu_416         |    0    |    0    |    4    |
|          |        select_ln71_4_fu_442        |    0    |    0    |    7    |
|          |        select_ln71_5_fu_468        |    0    |    0    |    4    |
|          |           iii_mid2_fu_492          |    0    |    0    |    6    |
|          |         ii_cast_mid2_fu_500        |    0    |    0    |    4    |
|          |        select_ln71_6_fu_514        |    0    |    0    |    7    |
|          |           empty_42_fu_522          |    0    |    0    |    7    |
|          |         select_ln98_fu_575         |    0    |    0    |    32   |
|          |         select_ln83_fu_628         |    0    |    0    |    3    |
|  select  |        select_ln83_5_fu_636        |    0    |    0    |    4    |
|          |         select_ln86_fu_674         |    0    |    0    |    3    |
|          |        select_ln86_5_fu_710        |    0    |    0    |    3    |
|          |        select_ln86_6_fu_737        |    0    |    0    |    4    |
|          |        select_ln83_4_fu_777        |    0    |    0    |    6    |
|          |        select_ln86_7_fu_831        |    0    |    0    |    4    |
|          |        select_ln98_2_fu_861        |    0    |    0    |    32   |
|          |        select_ln98_1_fu_869        |    0    |    0    |    32   |
|          |         select_ln49_fu_917         |    0    |    0    |    32   |
|          |         select_ln74_fu_937         |    0    |    0    |    9    |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln71_fu_404          |    0    |    0    |    12   |
|          |          icmp_ln74_fu_410          |    0    |    0    |    11   |
|          |          icmp_ln77_fu_456          |    0    |    0    |    10   |
|          |          icmp_ln98_fu_554          |    0    |    0    |    12   |
|   icmp   |          icmp_ln83_fu_616          |    0    |    0    |    11   |
|          |          icmp_ln86_fu_622          |    0    |    0    |    9    |
|          |          icmp_ln89_fu_650          |    0    |    0    |    8    |
|          |         icmp_ln98_1_fu_825         |    0    |    0    |    12   |
|          |          icmp_ln49_fu_893          |    0    |    0    |    11   |
|          |         icmp_ln49_2_fu_899         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln94_fu_604          |    0    |    0    |    7    |
|          |          sub_ln94_2_fu_704         |    0    |    0    |    7    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln71_fu_462          |    0    |    0    |    2    |
|    and   |           and_ln83_fu_656          |    0    |    0    |    2    |
|          |           and_ln49_fu_911          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_41_fu_486          |    0    |    0    |    2    |
|    or    |           or_ln86_fu_668           |    0    |    0    |    2    |
|          |           or_ln49_fu_905           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln71_fu_450          |    0    |    0    |    2    |
|          |           xor_ln83_fu_644          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_944             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_347             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_cast_fu_364           |    0    |    0    |    0    |
|          |          tmp5_cast_fu_388          |    0    |    0    |    0    |
|          |         p_cast_mid1_fu_424         |    0    |    0    |    0    |
|          |         ii_cast_dup_fu_482         |    0    |    0    |    0    |
|          |         zext_ln77_4_fu_538         |    0    |    0    |    0    |
|          |        newIndex9_cast_fu_560       |    0    |    0    |    0    |
|          |      ii_cast_mid2_cast_fu_566      |    0    |    0    |    0    |
|   zext   |          zext_ln77_fu_569          |    0    |    0    |    0    |
|          |         zext_ln77_3_fu_572         |    0    |    0    |    0    |
|          |    indvars_iv_next34_cast_fu_588   |    0    |    0    |    0    |
|          | indvars_iv_next34_cast_mid1_fu_688 |    0    |    0    |    0    |
|          |          zext_ln86_fu_727          |    0    |    0    |    0    |
|          |          zext_ln83_fu_784          |    0    |    0    |    0    |
|          |         zext_ln98_2_fu_850         |    0    |    0    |    0    |
|          |          zext_ln98_fu_855          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_5_fu_368            |    0    |    0    |    0    |
|          |            p_mid_fu_428            |    0    |    0    |    0    |
|          |            p_mid1_fu_530           |    0    |    0    |    0    |
|bitconcatenate|            p_shl2_fu_596           |    0    |    0    |    0    |
|          |         p_shl2_mid1_fu_696         |    0    |    0    |    0    |
|          |            shl_ln_fu_800           |    0    |    0    |    0    |
|          |           shl_ln1_fu_837           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_37_fu_592          |    0    |    0    |    0    |
|          |           empty_39_fu_692          |    0    |    0    |    0    |
|   trunc  |          trunc_ln91_fu_745         |    0    |    0    |    0    |
|          |          trunc_ln83_fu_788         |    0    |    0    |    0    |
|          |          trunc_ln49_fu_889         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln86_fu_718          |    0    |    0    |    0    |
|   sext   |          sext_ln94_fu_749          |    0    |    0    |    0    |
|          |          sext_ln91_fu_792          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_879            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    6    |   901   |   1386  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        add1_reg_1140        |   32   |
|       add4320_reg_306       |   32   |
|      add_ln71_2_reg_952     |   12   |
|      add_ln77_reg_1167      |    6   |
|      add_ln83_reg_1075      |    9   |
|     add_ln86_3_reg_1070     |    4   |
|     add_ln95_5_reg_1065     |    4   |
|      add_ln95_reg_1090      |    3   |
|      add_ln98_reg_1095      |   12   |
|         add_reg_1160        |   32   |
|          i_reg_205          |    4   |
|      icmp_ln74_reg_960      |    1   |
|      icmp_ln83_reg_1035     |    1   |
|      icmp_ln86_reg_1039     |    1   |
|     icmp_ln98_1_reg_1100    |    1   |
|      icmp_ln98_reg_989      |    1   |
|  ii_cast_mid2_cast_reg_1005 |    7   |
|     ii_cast_mid2_reg_978    |    4   |
|          ii_reg_228         |    4   |
|       iii_mid2_reg_971      |    6   |
|         iii_reg_239         |    6   |
|   indvar_flatten36_reg_250  |    9   |
|   indvar_flatten50_reg_216  |   10   |
|   indvar_flatten80_reg_194  |   12   |
|    indvar_flatten_reg_262   |    4   |
|    input_0_addr_reg_1120    |   11   |
|    input_1_addr_reg_1125    |   11   |
|          iv_reg_295         |    6   |
|  layer_4_bias_addr_reg_1145 |    5   |
|  layer_4_bias_load_reg_1150 |   32   |
|layer_4_weights_addr_reg_1110|   14   |
|layer_4_weights_load_reg_1115|   32   |
|         mul_reg_1135        |   32   |
|    output_0_addr_reg_995    |   11   |
|   output_0_load_2_reg_328   |   32   |
|    output_0_load_reg_1020   |   32   |
|    output_1_addr_reg_1000   |   11   |
|   output_1_load_2_reg_318   |   32   |
|    output_1_load_reg_1025   |   32   |
|    select_ln71_5_reg_965    |    4   |
|     select_ln74_reg_1172    |   10   |
|    select_ln83_4_reg_1080   |    6   |
|    select_ln86_5_reg_1050   |    3   |
|    select_ln86_7_reg_1105   |    4   |
|     select_ln86_reg_1045    |    3   |
|    select_ln98_1_reg_1155   |   32   |
|    select_ln98_2_reg_1130   |   32   |
|     select_ln98_reg_1030    |   32   |
|        sum19_reg_984        |   12   |
|     trunc_ln83_reg_1085     |    5   |
|     trunc_ln91_reg_1060     |    2   |
|          v_reg_273          |    3   |
|          vi_reg_284         |    3   |
|     zext_ln77_3_reg_1015    |   14   |
|      zext_ln77_reg_1010     |   64   |
|      zext_ln86_reg_1055     |    7   |
+-----------------------------+--------+
|            Total            |   746  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_130    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_access_fu_130    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_136    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_access_fu_136    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_149    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_169    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_access_fu_175    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_access_fu_188    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten50_reg_216 |  p0  |   2  |  10  |   20   ||    9    |
| indvar_flatten36_reg_250 |  p0  |   2  |   9  |   18   ||    9    |
|        grp_fu_338        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_338        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_343        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_548        |  p0  |   2  |  12  |   24   ||    9    |
|        grp_fu_819        |  p0  |   2  |  12  |   24   ||    9    |
|        grp_fu_944        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_944        |  p1  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   554  ||  8.313  ||   153   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   901  |  1386  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   153  |
|  Register |    -   |    -   |   746  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |  1647  |  1539  |
+-----------+--------+--------+--------+--------+
