<profile>

<section name = "Vivado HLS Report for 'ItoZero'" level="0">
<item name = "Date">Sun Feb 10 11:27:06 2019
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">correlator</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 1.43, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">15, 15, 16, 16, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 64</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, 16, 20</column>
<column name="Multiplexer">-, -, -, 414</column>
<column name="Register">-, -, 468, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_reg_q_V_U">ItoZero_data_reg_bkb, 1, 16, 20, 16, 16, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_io">and, 0, 0, 8, 1, 1</column>
<column name="i_data_V_data_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="i_data_V_data_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="o_data_V_data_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="o_data_V_data_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="i_data_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="o_data_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state16">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">85, 17, 1, 17</column>
<column name="ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4">9, 2, 24, 48</column>
<column name="ap_phi_mux_storemerge_phi_fu_202_p4">9, 2, 1, 2</column>
<column name="currentwrState">9, 2, 1, 2</column>
<column name="data_reg_q_V_address0">47, 10, 4, 40</column>
<column name="data_reg_q_V_address1">44, 9, 4, 36</column>
<column name="data_reg_q_V_d0">44, 9, 16, 144</column>
<column name="data_reg_q_V_d1">44, 9, 16, 144</column>
<column name="data_valid_reg_V_new_reg_189">9, 2, 24, 48</column>
<column name="i_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_data_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="i_data_V_data_V_0_state">15, 3, 2, 6</column>
<column name="i_data_V_last_V_0_state">15, 3, 2, 6</column>
<column name="o_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="o_data_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="o_data_V_data_V_1_state">15, 3, 2, 6</column>
<column name="o_data_V_last_V_1_state">15, 3, 2, 6</column>
<column name="reg_210">9, 2, 16, 32</column>
<column name="reg_217">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="currentState">1, 0, 1, 0</column>
<column name="currentState_load_reg_455">1, 0, 1, 0</column>
<column name="currentwrState">1, 0, 1, 0</column>
<column name="currentwrState_load_reg_438">1, 0, 1, 0</column>
<column name="data_reg_i_V_12">0, 0, 1, 1</column>
<column name="data_reg_q_V_load_10_reg_503">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_11_reg_508">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_12_reg_513">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_13_reg_518">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_3_reg_468">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_4_reg_473">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_5_reg_478">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_6_reg_483">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_7_reg_488">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_8_reg_493">16, 0, 16, 0</column>
<column name="data_reg_q_V_load_9_reg_498">16, 0, 16, 0</column>
<column name="data_valid_reg_V">24, 0, 24, 0</column>
<column name="data_valid_reg_V_new_reg_189">24, 0, 24, 0</column>
<column name="firstLoad_V">1, 0, 1, 0</column>
<column name="firstLoad_V_load_reg_459">1, 0, 1, 0</column>
<column name="i_data_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="i_data_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="i_data_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="i_data_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="i_data_V_data_V_0_state">2, 0, 2, 0</column>
<column name="i_data_V_last_V_0_state">2, 0, 2, 0</column>
<column name="o_data_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="o_data_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="o_data_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="o_data_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="o_data_V_data_V_1_state">2, 0, 2, 0</column>
<column name="o_data_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="o_data_V_last_V_1_state">2, 0, 2, 0</column>
<column name="p_Result_5_reg_450">24, 0, 24, 0</column>
<column name="reg_210">16, 0, 16, 0</column>
<column name="reg_217">16, 0, 16, 0</column>
<column name="start_V_read_reg_434">1, 0, 1, 0</column>
<column name="storemerge_reg_198">1, 0, 1, 0</column>
<column name="tmp_2_reg_445">23, 0, 23, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, ItoZero, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, ItoZero, return value</column>
<column name="i_data_TDATA">in, 32, axis, i_data_V_data_V, pointer</column>
<column name="i_data_TVALID">in, 1, axis, i_data_V_last_V, pointer</column>
<column name="i_data_TREADY">out, 1, axis, i_data_V_last_V, pointer</column>
<column name="i_data_TLAST">in, 1, axis, i_data_V_last_V, pointer</column>
<column name="o_data_TDATA">out, 32, axis, o_data_V_data_V, pointer</column>
<column name="o_data_TVALID">out, 1, axis, o_data_V_last_V, pointer</column>
<column name="o_data_TREADY">in, 1, axis, o_data_V_last_V, pointer</column>
<column name="o_data_TLAST">out, 1, axis, o_data_V_last_V, pointer</column>
<column name="start_V">in, 1, ap_none, start_V, scalar</column>
</table>
</item>
</section>
</profile>
