0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v,1652192068,verilog,,,,count_tb,,,../../../../exp_3_2.srcs/sources_1/new,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v,1652190975,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v,count,,,../../../../exp_3_2.srcs/sources_1/new,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v,1651583085,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v,,,,,../../../../exp_3_2.srcs/sources_1/new,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v,1651586184,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v,num_checker,,,../../../../exp_3_2.srcs/sources_1/new,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v,1651579458,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v,D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v,symbol_to_binary,,,../../../../exp_3_2.srcs/sources_1/new,,,,,
