{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"new\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::new"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"run\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::run"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"step\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::step"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"access_csr\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::access_csr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lui\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lui"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"auipc\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::auipc"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"jal\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::jal"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"jalr\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::jalr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"beq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::beq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"bne\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::bne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"blt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::blt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"bge\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::bge"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"bltu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::bltu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"bgeu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::bgeu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lb\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lb"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lh\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lh"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lw\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lbu\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lbu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lhu\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lhu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sb\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sb"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sh\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sh"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sw\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"addi\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::addi"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"slti\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::slti"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sltiu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sltiu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"xori\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::xori"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ori\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::ori"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"andi\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::andi"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"slli\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::slli"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"srli\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::srli"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"srai\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::srai"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"add\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::add"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sll\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sll"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"slt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::slt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sltu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sltu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"xor\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::xor"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"srl\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::srl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"or\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::or"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"and\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::and"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sub\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sub"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sra\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sra"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fence\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fence"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fence_i\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fence_i"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ecall\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::ecall"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"ebreak\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::ebreak"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csrrw\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::csrrw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csrrs\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::csrrs"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csrrc\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::csrrc"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csrrwi\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::csrrwi"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csrrsi\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::csrrsi"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csrrci\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::csrrci"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"mul\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::mul"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"mulh\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::mulh"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"mulhsu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::mulhsu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"mulhu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::mulhu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"div\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::div"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"divu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::divu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rem\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::rem"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"remu\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::remu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"lr_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::lr_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"sc_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::sc_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amoswap_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amoswap_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amoadd_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amoadd_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amoxor_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amoxor_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amoand_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amoand_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amoor_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amoor_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amomin_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amomin_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amomax_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amomax_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amominu_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amominu_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"amomaxu_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::amomaxu_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"flw\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::flw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsw\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsw"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmadd_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmadd_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmsub_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmsub_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fnmsub_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fnmsub_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fnmadd_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fnmadd_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fadd_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fadd_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsub_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsub_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmul_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmul_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fdiv_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fdiv_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsqrt_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsqrt_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsgnj_s\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsgnj_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsgnjn_s\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsgnjn_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsgnjx_s\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsgnjx_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmin_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmin_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmax_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmax_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_w_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_w_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_wu_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_wu_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmv_x_w\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmv_x_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"feq_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::feq_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"flt_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::flt_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fle_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fle_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fclass_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fclass_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_s_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_s_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_s_wu\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_s_wu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmv_w_x\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmv_w_x"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fld\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fld"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsd\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsd"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmadd_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmadd_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmsub_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmsub_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fnmsub_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fnmsub_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fnmadd_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fnmadd_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fadd_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fadd_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsub_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsub_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmul_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmul_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fdiv_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fdiv_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsqrt_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsqrt_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsgnj_d\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsgnj_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsgnjn_d\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsgnjn_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fsgnjx_d\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fsgnjx_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmin_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmin_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fmax_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fmax_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_w_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_w_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_wu_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_wu_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"feq_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::feq_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"flt_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::flt_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fle_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fle_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fclass_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fclass_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_d_w\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_d_w"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_d_wu\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_d_wu"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_s_d\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_s_d"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"interp\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"fcvt_d_s\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::interp::Interp<'s, 'm, 'c, M, C>>::fcvt_d_s"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 4 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::op::Op as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::op::Op as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::op::Op as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::op::Op as std::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::op::Op as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"parse\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::Op::parse"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"opcode\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::opcode"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"funct2\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::funct2"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"funct3\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::funct3"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"funct5\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::funct5"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"funct7\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::funct7"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"funct12\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::funct12"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"shtype\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::shtype"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rd\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::rd"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rs1\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::rs1"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rs2\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::rs2"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rs3\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::rs3"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"i_imm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::i_imm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"s_imm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::s_imm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"b_imm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::b_imm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"u_imm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::u_imm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"j_imm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::j_imm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"shamt\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::shamt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"aq\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::aq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rl\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::rl"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"rm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::rm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"pred\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::pred"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"succ\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::succ"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"csr\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::csr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"zimm\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::zimm"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"op\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"unused1\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::op::unused1"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 8 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::CpuError as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::CpuError as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"assert_receiver_is_total_eq\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::CpuError as std::cmp::Eq>::assert_receiver_is_total_eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 4 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<cpu::types::CpuError as std::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 10 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::CpuState as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 9 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::CpuState as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"new\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::types::CpuState::new"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"access\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<[u8] as cpu::types::Memory>::access"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Trait(\"Clock\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"check_quota\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::types::Clock::check_quota"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 13 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::SimpleClock as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 11 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::SimpleClock as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"new\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::cpu::types::SimpleClock::new"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"read_cycle\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::SimpleClock as cpu::types::Clock>::read_cycle"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"read_time\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::SimpleClock as cpu::types::Clock>::read_time"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"read_instret\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::SimpleClock as cpu::types::Clock>::read_instret"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"cpu\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Module(\"types\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"progress\"), disambiguator: 0 }]","fn_type":"Safe","name":"<cpu::types::SimpleClock as cpu::types::Clock>::progress"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfIdent as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfIdent as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 8 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfHeader32 as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfHeader32 as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 11 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfProgramHeader32 as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 9 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfProgramHeader32 as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"get_range\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfProgramHeader32 as elf::ElfFileAddressable>::get_range"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 14 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfSectionHeader32 as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 12 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfSectionHeader32 as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"get_range\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::ElfSectionHeader32 as elf::ElfFileAddressable>::get_range"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 15 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<elf::Elf32<'a> as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"parse\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"rvsim::elf::Elf32::parse"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"elf\"), disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"resolve_parts\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"rvsim::elf::resolve_parts"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 12 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<softfloat::Sf32 as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 10 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<softfloat::Sf32 as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"negate\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::softfloat::Sf32::negate"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<softfloat::Sf32 as std::convert::From<f32>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"rvsim::softfloat::<impl std::convert::From<softfloat::Sf32> for f32>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 15 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","fn_type":"Safe","name":"<softfloat::Sf64 as std::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 13 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","fn_type":"Safe","name":"<softfloat::Sf64 as std::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"negate\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::softfloat::Sf64::negate"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 4 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<softfloat::Sf64 as std::convert::From<f64>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"rvsim::softfloat::<impl std::convert::From<softfloat::Sf64> for f64>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"Safe","name":"<softfloat::Sf64 as std::convert::From<softfloat::Sf32>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 7 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"Safe","name":"<softfloat::Sf32 as std::convert::From<softfloat::Sf64>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 8 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"NormalNotSafe","name":"<softfloat::Sf64 as std::convert::From<f32>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"softfloat\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 9 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","fn_type":"Safe","name":"rvsim::softfloat::<impl std::convert::From<softfloat::Sf64> for f32>::from"}
