verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_0/sim/zynq_design_1_processing_system7_0_0.v" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_axi_bram_ctrl_0_bram_0/sim/zynq_design_1_axi_bram_ctrl_0_bram_0.v" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_xbar_0/sim/zynq_design_1_xbar_0.v" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_0/sim/zynq_design_1_auto_pc_0.v" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_1/sim/zynq_design_1_auto_pc_1.v" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/zynq_design_1/hdl/zynq_design_1.v" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl" --include "../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
