

================================================================
== Vitis HLS Report for 'lab3_z2'
================================================================
* Date:           Wed Nov 23 07:18:51 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z2
* Solution:       ex_sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  6.514 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16385|    16385|  0.131 ms|  0.131 ms|  16386|  16386|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    16384|    16384|         4|          -|          -|  4096|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln7 = store i13 0, i13 %i" [./source/lab3_z2.c:7]   --->   Operation 12 'store' 'store_ln7' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln7 = br void" [./source/lab3_z2.c:7]   --->   Operation 13 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [./source/lab3_z2.c:7]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i13 %i_1" [./source/lab3_z2.c:7]   --->   Operation 15 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.04ns)   --->   "%icmp_ln7 = icmp_eq  i13 %i_1, i13 4096" [./source/lab3_z2.c:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.13ns)   --->   "%add_ln7 = add i13 %i_1, i13 1" [./source/lab3_z2.c:7]   --->   Operation 18 'add' 'add_ln7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split, void" [./source/lab3_z2.c:7]   --->   Operation 19 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %zext_ln7" [./source/lab3_z2.c:10]   --->   Operation 20 'getelementptr' 'inA_ar_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%temp = load i12 %inA_ar_addr" [./source/lab3_z2.c:10]   --->   Operation 21 'load' 'temp' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln7 = store i13 %add_ln7, i13 %i" [./source/lab3_z2.c:7]   --->   Operation 22 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab3_z2.c:13]   --->   Operation 23 'ret' 'ret_ln13' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.51>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%temp = load i12 %inA_ar_addr" [./source/lab3_z2.c:10]   --->   Operation 24 'load' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i16 %temp" [./source/lab3_z2.c:11]   --->   Operation 25 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln11" [./source/lab3_z2.c:11]   --->   Operation 26 'getelementptr' 'out_ar_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%out_ar_load = load i12 %out_ar_addr" [./source/lab3_z2.c:11]   --->   Operation 27 'load' 'out_ar_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 28 [1/2] (3.25ns)   --->   "%out_ar_load = load i12 %out_ar_addr" [./source/lab3_z2.c:11]   --->   Operation 28 'load' 'out_ar_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab3_z2.c:5]   --->   Operation 29 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.14ns)   --->   "%add_ln11 = add i16 %out_ar_load, i16 1" [./source/lab3_z2.c:11]   --->   Operation 30 'add' 'add_ln11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11, i12 %out_ar_addr" [./source/lab3_z2.c:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln7', ./source/lab3_z2.c:7) of constant 0 on local variable 'i' [9]  (1.61 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab3_z2.c:7) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln7', ./source/lab3_z2.c:7) [16]  (2.13 ns)
	'store' operation ('store_ln7', ./source/lab3_z2.c:7) of variable 'add_ln7', ./source/lab3_z2.c:7 on local variable 'i' [27]  (1.61 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp', ./source/lab3_z2.c:10) on array 'inA_ar' [21]  (3.26 ns)
	'getelementptr' operation ('out_ar_addr', ./source/lab3_z2.c:11) [23]  (0 ns)
	'load' operation ('out_ar_load', ./source/lab3_z2.c:11) on array 'out_ar' [24]  (3.26 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'load' operation ('out_ar_load', ./source/lab3_z2.c:11) on array 'out_ar' [24]  (3.26 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'add' operation ('add_ln11', ./source/lab3_z2.c:11) [25]  (2.15 ns)
	'store' operation ('store_ln11', ./source/lab3_z2.c:11) of variable 'add_ln11', ./source/lab3_z2.c:11 on array 'out_ar' [26]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
