
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/calculix_3812B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2819849 heartbeat IPC: 3.54629 cumulative IPC: 3.54629 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2819849 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6545065 heartbeat IPC: 2.68441 cumulative IPC: 2.68441 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10281423 heartbeat IPC: 2.6764 cumulative IPC: 2.6804 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13957259 heartbeat IPC: 2.72047 cumulative IPC: 2.69362 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18205477 heartbeat IPC: 2.35393 cumulative IPC: 2.59983 (Simulation time: 0 hr 3 min 37 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 21942660 heartbeat IPC: 2.67581 cumulative IPC: 2.61468 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 25678713 heartbeat IPC: 2.67662 cumulative IPC: 2.6248 (Simulation time: 0 hr 4 min 39 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29377429 heartbeat IPC: 2.70364 cumulative IPC: 2.63578 (Simulation time: 0 hr 5 min 30 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 33520999 heartbeat IPC: 2.41338 cumulative IPC: 2.60577 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 37060643 heartbeat IPC: 2.82514 cumulative IPC: 2.62844 (Simulation time: 0 hr 6 min 55 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 40701373 heartbeat IPC: 2.7467 cumulative IPC: 2.63981 (Simulation time: 0 hr 7 min 32 sec) 
Finished CPU 0 instructions: 100000001 cycles: 37881524 cumulative IPC: 2.63981 (Simulation time: 0 hr 7 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.63981 instructions: 100000001 cycles: 37881524
cpu0_DTLB TOTAL     ACCESS:   14466547  HIT:   14439257  MISS:      27290
cpu0_DTLB LOAD      ACCESS:   12810893  HIT:   12784719  MISS:      26174
cpu0_DTLB RFO       ACCESS:    1655654  HIT:    1654538  MISS:       1116
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9576 cycles
cpu0_ITLB TOTAL     ACCESS:    5714805  HIT:    5714777  MISS:         28
cpu0_ITLB LOAD      ACCESS:    5714805  HIT:    5714777  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:     869559  HIT:     868809  MISS:        750
cpu0_L1I LOAD      ACCESS:     869559  HIT:     868809  MISS:        750
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 67.7453 cycles
cpu0_STLB TOTAL     ACCESS:      27318  HIT:      26544  MISS:        774
cpu0_STLB LOAD      ACCESS:      26202  HIT:      25862  MISS:        340
cpu0_STLB RFO       ACCESS:       1116  HIT:        682  MISS:        434
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.978 cycles
cpu0_L1D TOTAL     ACCESS:   16694035  HIT:   15366745  MISS:    1327290
cpu0_L1D LOAD      ACCESS:   11977810  HIT:   10702722  MISS:    1275088
cpu0_L1D RFO       ACCESS:    4715454  HIT:    4663299  MISS:      52155
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        724  MISS:         47
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.8995 cycles
cpu0_L2C TOTAL     ACCESS:    1837943  HIT:    1559179  MISS:     278764
cpu0_L2C LOAD      ACCESS:    1275828  HIT:    1036486  MISS:     239342
cpu0_L2C RFO       ACCESS:      52155  HIT:      13604  MISS:      38551
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     509913  HIT:     509057  MISS:        856
cpu0_L2C TRANSLATION ACCESS:         47  HIT:         32  MISS:         15
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 89.3992 cycles
LLC TOTAL     ACCESS:     407721  HIT:     296552  MISS:     111169
LLC LOAD      ACCESS:     239341  HIT:     171733  MISS:      67608
LLC RFO       ACCESS:      38548  HIT:       7991  MISS:      30557
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129817  HIT:     116813  MISS:      13004
LLC TRANSLATION ACCESS:         15  HIT:         15  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 171.299 cycles
Insertion Distribution: 
	LOAD 807 0 29255 44983 
	RFO 8445 0 16574 11598 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 13004 
	 0 0 13 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      64385  ROW_BUFFER_MISS:      33676
 DBUS AVG_CONGESTED_CYCLE:    3.92065
 WQ ROW_BUFFER_HIT:       3536  ROW_BUFFER_MISS:      17915  FULL:      26320


CPU 0 Branch Prediction Accuracy: 96.6151% MPKI: 1.9742 Average ROB Occupancy at Mispredict: 165.813
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0.00062
BRANCH_CONDITIONAL: 1.97308
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

