<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep  1 13:36:01 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>498</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>375</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>36.357(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.532</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.470</td>
</tr>
<tr>
<td>2</td>
<td>9.659</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.343</td>
</tr>
<tr>
<td>3</td>
<td>9.726</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.276</td>
</tr>
<tr>
<td>4</td>
<td>9.812</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.190</td>
</tr>
<tr>
<td>5</td>
<td>9.849</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.153</td>
</tr>
<tr>
<td>6</td>
<td>9.974</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.028</td>
</tr>
<tr>
<td>7</td>
<td>9.980</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.022</td>
</tr>
<tr>
<td>8</td>
<td>10.002</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>27.001</td>
</tr>
<tr>
<td>9</td>
<td>10.035</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.968</td>
</tr>
<tr>
<td>10</td>
<td>10.048</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.954</td>
</tr>
<tr>
<td>11</td>
<td>10.074</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.928</td>
</tr>
<tr>
<td>12</td>
<td>10.120</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.882</td>
</tr>
<tr>
<td>13</td>
<td>10.263</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.740</td>
</tr>
<tr>
<td>14</td>
<td>10.268</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.734</td>
</tr>
<tr>
<td>15</td>
<td>10.338</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.665</td>
</tr>
<tr>
<td>16</td>
<td>10.369</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.633</td>
</tr>
<tr>
<td>17</td>
<td>10.388</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/UART/input_buf/buff_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.614</td>
</tr>
<tr>
<td>18</td>
<td>10.413</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/LED/input_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.589</td>
</tr>
<tr>
<td>19</td>
<td>10.424</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/LED/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.578</td>
</tr>
<tr>
<td>20</td>
<td>10.453</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/LED/input_buf/buff_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.549</td>
</tr>
<tr>
<td>21</td>
<td>10.500</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/UART/input_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.502</td>
</tr>
<tr>
<td>22</td>
<td>10.516</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/UART/input_buf/buff_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.486</td>
</tr>
<tr>
<td>23</td>
<td>10.536</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.466</td>
</tr>
<tr>
<td>24</td>
<td>10.546</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/UART/input_buf/buff_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.456</td>
</tr>
<tr>
<td>25</td>
<td>10.549</td>
<td>CPU/If/pc_3_s1/Q</td>
<td>BUS/UART/input_buf/buff_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>26.453</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>CPU/If/pc_5_s1/Q</td>
<td>CPU/If/pc_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>CPU/If/pc_7_s1/Q</td>
<td>CPU/If/pc_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.429</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>13</td>
<td>0.429</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>14</td>
<td>0.429</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>15</td>
<td>0.430</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>16</td>
<td>0.485</td>
<td>CPU/If/pc_6_s1/Q</td>
<td>CPU/If/pc_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>0.487</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>18</td>
<td>0.488</td>
<td>CPU/If/pc_9_s1/Q</td>
<td>CPU/If/pc_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.499</td>
</tr>
<tr>
<td>19</td>
<td>0.537</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>20</td>
<td>0.539</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0/Q</td>
<td>BUS/UART/output_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>21</td>
<td>0.544</td>
<td>BUS/UART/u_uart_recv/rxdata_7_s1/Q</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>22</td>
<td>0.544</td>
<td>BUS/UART/u_uart_recv/uart_data_0_s0/Q</td>
<td>BUS/UART/output_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>23</td>
<td>0.544</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0/Q</td>
<td>BUS/UART/output_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>24</td>
<td>0.544</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0/Q</td>
<td>BUS/UART/output_buf/buff_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>25</td>
<td>0.544</td>
<td>BUS/UART/input_buf/buff_0_s0/Q</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/If/pc_9_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/If/pc_7_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Id/Reg/rf[0]_ER_CL_s35</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/Switch/output_buf/buff_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/Switch/output_buf/buff_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>CPU/Wb/WB_Z_13_s0/I0</td>
</tr>
<tr>
<td>29.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_13_s0/F</td>
</tr>
<tr>
<td>31.830</td>
<td>2.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 40.242%; route: 16.184, 58.913%; tC2Q: 0.232, 0.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.152</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>CPU/Wb/WB_Z_6_s1/I3</td>
</tr>
<tr>
<td>28.707</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_6_s1/F</td>
</tr>
<tr>
<td>29.270</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>CPU/Wb/WB_Z_6_s0/I0</td>
</tr>
<tr>
<td>29.825</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_6_s0/F</td>
</tr>
<tr>
<td>31.702</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 40.430%; route: 16.056, 58.722%; tC2Q: 0.232, 0.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>CPU/Wb/WB_Z_10_s0/I0</td>
</tr>
<tr>
<td>29.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_10_s0/F</td>
</tr>
<tr>
<td>31.635</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 40.529%; route: 15.989, 58.621%; tC2Q: 0.232, 0.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.291</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>CPU/Wb/WB_Z_0_s1/I3</td>
</tr>
<tr>
<td>28.744</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_0_s1/F</td>
</tr>
<tr>
<td>29.432</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>CPU/Wb/WB_Z_0_s0/I0</td>
</tr>
<tr>
<td>29.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_0_s0/F</td>
</tr>
<tr>
<td>31.550</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.953, 40.281%; route: 16.006, 58.865%; tC2Q: 0.232, 0.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.398</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>CPU/Wb/WB_Z_7_s1/I3</td>
</tr>
<tr>
<td>28.915</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_7_s1/F</td>
</tr>
<tr>
<td>29.329</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][B]</td>
<td>CPU/Wb/WB_Z_7_s0/I0</td>
</tr>
<tr>
<td>29.846</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[3][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_7_s0/F</td>
</tr>
<tr>
<td>31.513</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.979, 40.432%; route: 15.943, 58.714%; tC2Q: 0.232, 0.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>CPU/Wb/WB_Z_9_s0/I0</td>
</tr>
<tr>
<td>29.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_9_s0/F</td>
</tr>
<tr>
<td>31.388</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.017, 40.759%; route: 15.780, 58.382%; tC2Q: 0.232, 0.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.152</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>CPU/Wb/WB_Z_5_s1/I3</td>
</tr>
<tr>
<td>28.707</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_5_s1/F</td>
</tr>
<tr>
<td>29.121</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>CPU/Wb/WB_Z_5_s0/I0</td>
</tr>
<tr>
<td>29.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_5_s0/F</td>
</tr>
<tr>
<td>31.381</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.017, 40.769%; route: 15.773, 58.372%; tC2Q: 0.232, 0.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>CPU/Wb/WB_Z_14_s0/I0</td>
</tr>
<tr>
<td>29.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s0/F</td>
</tr>
<tr>
<td>31.360</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 40.942%; route: 15.714, 58.199%; tC2Q: 0.232, 0.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.152</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>CPU/Wb/WB_Z_4_s1/I3</td>
</tr>
<tr>
<td>28.669</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_4_s1/F</td>
</tr>
<tr>
<td>29.083</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>CPU/Wb/WB_Z_4_s0/I0</td>
</tr>
<tr>
<td>29.600</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_4_s0/F</td>
</tr>
<tr>
<td>31.327</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.979, 40.710%; route: 15.757, 58.430%; tC2Q: 0.232, 0.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>28.938</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>CPU/Wb/WB_Z_12_s0/I0</td>
</tr>
<tr>
<td>29.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_12_s0/F</td>
</tr>
<tr>
<td>31.313</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.013%; route: 15.667, 58.127%; tC2Q: 0.232, 0.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td>CPU/Wb/WB_Z_3_s1/I3</td>
</tr>
<tr>
<td>28.676</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_3_s1/F</td>
</tr>
<tr>
<td>29.336</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td>CPU/Wb/WB_Z_3_s0/I0</td>
</tr>
<tr>
<td>29.891</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_3_s0/F</td>
</tr>
<tr>
<td>31.288</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.017, 40.911%; route: 15.680, 58.227%; tC2Q: 0.232, 0.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>28.938</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>CPU/Wb/WB_Z_8_s0/I0</td>
</tr>
<tr>
<td>29.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_8_s0/F</td>
</tr>
<tr>
<td>31.241</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.123%; route: 15.595, 58.014%; tC2Q: 0.232, 0.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>28.938</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>CPU/Wb/WB_Z_15_s0/I0</td>
</tr>
<tr>
<td>29.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s0/F</td>
</tr>
<tr>
<td>31.099</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.342%; route: 15.453, 57.791%; tC2Q: 0.232, 0.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>CPU/Wb/WB_Z_11_s0/I0</td>
</tr>
<tr>
<td>29.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_11_s0/F</td>
</tr>
<tr>
<td>31.094</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C7</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.350%; route: 15.448, 57.782%; tC2Q: 0.232, 0.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.138</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>CPU/Wb/WB_Z_2_s1/I3</td>
</tr>
<tr>
<td>28.655</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_2_s1/F</td>
</tr>
<tr>
<td>29.073</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>CPU/Wb/WB_Z_2_s0/I0</td>
</tr>
<tr>
<td>29.628</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_2_s0/F</td>
</tr>
<tr>
<td>31.024</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.017, 41.315%; route: 15.416, 57.815%; tC2Q: 0.232, 0.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.138</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>CPU/Wb/WB_Z_1_s1/I3</td>
</tr>
<tr>
<td>28.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_1_s1/F</td>
</tr>
<tr>
<td>28.776</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>CPU/Wb/WB_Z_1_s0/I0</td>
</tr>
<tr>
<td>29.293</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_1_s0/F</td>
</tr>
<tr>
<td>30.992</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C6</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.924, 41.015%; route: 15.478, 58.114%; tC2Q: 0.232, 0.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.005</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td>BUS/Timer/mem_data_6_s/I3</td>
</tr>
<tr>
<td>29.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C6[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_6_s/F</td>
</tr>
<tr>
<td>30.974</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>BUS/UART/input_buf/buff_6_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>BUS/UART/input_buf/buff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.017, 41.394%; route: 15.366, 57.735%; tC2Q: 0.232, 0.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.168</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>BUS/Timer/mem_data_3_s/I1</td>
</tr>
<tr>
<td>29.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>30.949</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>BUS/LED/input_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>BUS/LED/input_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.575%; route: 15.303, 57.552%; tC2Q: 0.232, 0.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.168</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>BUS/Timer/mem_data_0_s/I1</td>
</tr>
<tr>
<td>29.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>30.937</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>BUS/LED/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>BUS/LED/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.594%; route: 15.291, 57.533%; tC2Q: 0.232, 0.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.396</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>BUS/Timer/mem_data_2_s/I1</td>
</tr>
<tr>
<td>29.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>30.908</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>BUS/LED/input_buf/buff_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>BUS/LED/input_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.871, 40.946%; route: 15.446, 58.181%; tC2Q: 0.232, 0.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.005</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>29.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>30.862</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>BUS/UART/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.712%; route: 15.216, 57.413%; tC2Q: 0.232, 0.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.005</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>29.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C6[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>30.846</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>BUS/UART/input_buf/buff_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>BUS/UART/input_buf/buff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.055, 41.737%; route: 15.200, 57.387%; tC2Q: 0.232, 0.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.291</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>CPU/Wb/WB_Z_0_s1/I3</td>
</tr>
<tr>
<td>28.744</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_0_s1/F</td>
</tr>
<tr>
<td>29.432</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>CPU/Wb/WB_Z_0_s0/I0</td>
</tr>
<tr>
<td>29.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_0_s0/F</td>
</tr>
<tr>
<td>30.825</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8</td>
<td style=" font-weight:bold;">CPU/Id/Reg/rf[0]_rf[0]_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8</td>
<td>CPU/Id/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.953, 41.383%; route: 15.282, 57.740%; tC2Q: 0.232, 0.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>29.396</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>BUS/Timer/mem_data_2_s/I1</td>
</tr>
<tr>
<td>29.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>30.815</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][A]</td>
<td>BUS/UART/input_buf/buff_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C7[2][A]</td>
<td>BUS/UART/input_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.871, 41.089%; route: 15.353, 58.034%; tC2Q: 0.232, 0.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.319</td>
<td>3.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>BUS/inst_mem/rom16_inst_528/AD[3]</td>
</tr>
<tr>
<td>8.836</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_528/DO</td>
</tr>
<tr>
<td>9.985</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>BUS/inst_mem/mux_inst_16/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_16/O</td>
</tr>
<tr>
<td>10.919</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>BUS/inst_mem/mux_inst_40/I0</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_40/O</td>
</tr>
<tr>
<td>11.461</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>BUS/inst_mem/mux_inst_52/I0</td>
</tr>
<tr>
<td>11.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_52/O</td>
</tr>
<tr>
<td>12.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td>BUS/inst_mem/mux_inst_58/I0</td>
</tr>
<tr>
<td>12.519</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_58/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td>BUS/inst_mem/mux_inst_61/I0</td>
</tr>
<tr>
<td>13.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_61/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[3][B]</td>
<td>BUS/inst_mem/mux_inst_62/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R27C11[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_62/O</td>
</tr>
<tr>
<td>14.402</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td>CPU/Ex/ALU_Bin_7_s4/I0</td>
</tr>
<tr>
<td>14.972</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s4/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>CPU/Ex/ALU_Bin_7_s1/I3</td>
</tr>
<tr>
<td>15.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_7_s1/F</td>
</tr>
<tr>
<td>16.417</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>CPU/Ex/ALU_Bin_0_s2/I0</td>
</tr>
<tr>
<td>16.934</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s2/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>CPU/Ex/ALU_Bin_0_s3/I3</td>
</tr>
<tr>
<td>18.033</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU_Bin_0_s3/F</td>
</tr>
<tr>
<td>19.265</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>CPU/Ex/ALU/Bin_6_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_6_s1/F</td>
</tr>
<tr>
<td>19.735</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>CPU/Ex/ALU/Bin_8_s4/I2</td>
</tr>
<tr>
<td>20.188</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_8_s4/F</td>
</tr>
<tr>
<td>21.097</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>CPU/Ex/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>21.468</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>21.477</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>CPU/Ex/ALU/Bin_11_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_11_s1/F</td>
</tr>
<tr>
<td>22.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>CPU/Ex/ALU/Bin_10_s1/I3</td>
</tr>
<tr>
<td>22.583</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/Bin_10_s1/F</td>
</tr>
<tr>
<td>22.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>CPU/Ex/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>23.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][B]</td>
<td>CPU/Ex/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td>CPU/Ex/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>23.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>23.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[0][B]</td>
<td>CPU/Ex/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>23.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>23.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C9[1][A]</td>
<td>CPU/Ex/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>23.943</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/Ex/ALU/addOut_14_s/SUM</td>
</tr>
<tr>
<td>25.169</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CPU/Wb/WB_Z_14_s5/I0</td>
</tr>
<tr>
<td>25.622</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s5/F</td>
</tr>
<tr>
<td>26.278</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][A]</td>
<td>CPU/Wb/WB_Z_14_s1/I3</td>
</tr>
<tr>
<td>26.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C7[3][A]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_14_s1/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>CPU/Wb/WB_Z_15_s5/I3</td>
</tr>
<tr>
<td>27.715</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s5/F</td>
</tr>
<tr>
<td>28.159</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>CPU/Wb/WB_Z_15_s1/I1</td>
</tr>
<tr>
<td>28.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">CPU/Wb/WB_Z_15_s1/F</td>
</tr>
<tr>
<td>28.920</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>29.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>30.812</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>BUS/UART/input_buf/buff_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>BUS/UART/input_buf/buff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.017, 41.646%; route: 15.204, 57.477%; tC2Q: 0.232, 0.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/UART/u_uart_recv/n83_s8/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n83_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>BUS/UART/u_uart_send/n103_s1/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n103_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/If/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td>CPU/If/pc_5_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>259</td>
<td>R48C8[1][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_5_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td>CPU/If/n83_s3/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/If/n83_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td>CPU/If/pc_5_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C8[1][A]</td>
<td>CPU/If/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>BUS/UART/u_uart_recv/n82_s2/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n82_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[1][A]</td>
<td>BUS/UART/u_uart_recv/n79_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C8[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n79_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C8[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>BUS/UART/u_uart_send/n136_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n136_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>BUS/UART/u_uart_send/n101_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n101_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>BUS/UART/u_uart_send/n97_s1/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n97_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>BUS/UART/u_uart_recv/n81_s1/I2</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n81_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C6[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>BUS/UART/u_uart_send/n99_s1/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n99_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/If/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[0][A]</td>
<td>CPU/If/pc_7_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R47C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_7_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[0][A]</td>
<td>CPU/If/n81_s3/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/If/n81_s3/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[0][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[0][A]</td>
<td>CPU/If/pc_7_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C8[0][A]</td>
<td>CPU/If/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R30C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td>BUS/UART/u_uart_recv/n116_s1/I1</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n116_s1/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C8[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R27C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>BUS/UART/u_uart_recv/n114_s1/I1</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n114_s1/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C7[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>BUS/UART/u_uart_send/n104_s10/I0</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n104_s10/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td>BUS/UART/u_uart_send/n138_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n138_s2/F</td>
</tr>
<tr>
<td>3.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C8[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/If/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[2][A]</td>
<td>CPU/If/pc_6_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>130</td>
<td>R47C8[2][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_6_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[2][A]</td>
<td>CPU/If/n82_s3/I2</td>
</tr>
<tr>
<td>3.399</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/If/n82_s3/F</td>
</tr>
<tr>
<td>3.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[2][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[2][A]</td>
<td>CPU/If/pc_6_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C8[2][A]</td>
<td>CPU/If/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C8[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>BUS/UART/u_uart_recv/n80_s3/I0</td>
</tr>
<tr>
<td>3.401</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n80_s3/F</td>
</tr>
<tr>
<td>3.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C8[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.220%; route: 0.006, 1.227%; tC2Q: 0.202, 40.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/If/pc_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/If/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td>CPU/If/pc_9_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R43C8[2][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_9_s1/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td>CPU/If/n79_s3/I2</td>
</tr>
<tr>
<td>3.403</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/If/n79_s3/F</td>
</tr>
<tr>
<td>3.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td style=" font-weight:bold;">CPU/If/pc_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td>CPU/If/pc_9_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C8[2][A]</td>
<td>CPU/If/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.077%; route: 0.007, 1.469%; tC2Q: 0.202, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R30C8[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>BUS/UART/u_uart_recv/n115_s1/I2</td>
</tr>
<tr>
<td>3.452</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n115_s1/F</td>
</tr>
<tr>
<td>3.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_1_s0/Q</td>
</tr>
<tr>
<td>3.453</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td>BUS/UART/output_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C7[1][B]</td>
<td>BUS/UART/output_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rxdata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>BUS/UART/u_uart_recv/rxdata_7_s1/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rxdata_7_s1/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td>BUS/UART/u_uart_recv/n196_s1/I0</td>
</tr>
<tr>
<td>3.458</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n196_s1/F</td>
</tr>
<tr>
<td>3.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C8[0][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_0_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_0_s0/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>BUS/UART/output_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>BUS/UART/output_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_3_s0/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C8[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[1][A]</td>
<td>BUS/UART/output_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C8[1][A]</td>
<td>BUS/UART/output_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_7_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_7_s0/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>BUS/UART/output_buf/buff_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>BUS/UART/output_buf/buff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][B]</td>
<td>BUS/UART/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C7[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_0_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>BUS/UART/u_uart_send/n33_s2/I0</td>
</tr>
<tr>
<td>3.458</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n33_s2/F</td>
</tr>
<tr>
<td>3.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/If/pc_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/If/pc_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/If/pc_9_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/If/pc_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/If/pc_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/If/pc_7_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/If/pc_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/If/pc_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Id/Reg/rf[0]_ER_CL_s35</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Id/Reg/rf[0]_ER_CL_s35/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Id/Reg/rf[0]_ER_CL_s35/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/Switch/output_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/Switch/output_buf/buff_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/Switch/output_buf/buff_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/Switch/output_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/Switch/output_buf/buff_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/Switch/output_buf/buff_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1029</td>
<td>inst_addr[0]</td>
<td>10.899</td>
<td>3.372</td>
</tr>
<tr>
<td>1028</td>
<td>inst_addr[1]</td>
<td>10.938</td>
<td>2.369</td>
</tr>
<tr>
<td>1027</td>
<td>inst_addr[2]</td>
<td>10.597</td>
<td>2.447</td>
</tr>
<tr>
<td>1026</td>
<td>inst_addr[3]</td>
<td>9.532</td>
<td>3.942</td>
</tr>
<tr>
<td>516</td>
<td>inst_addr[4]</td>
<td>10.459</td>
<td>3.051</td>
</tr>
<tr>
<td>259</td>
<td>inst_addr[5]</td>
<td>11.197</td>
<td>4.117</td>
</tr>
<tr>
<td>130</td>
<td>inst_addr[6]</td>
<td>12.063</td>
<td>2.847</td>
</tr>
<tr>
<td>114</td>
<td>clk_d</td>
<td>9.532</td>
<td>2.274</td>
</tr>
<tr>
<td>67</td>
<td>inst_addr[7]</td>
<td>14.313</td>
<td>3.062</td>
</tr>
<tr>
<td>46</td>
<td>ALU_Ain_15_5</td>
<td>10.065</td>
<td>1.377</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C7</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C8</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R30C7</td>
<td>79.17%</td>
</tr>
<tr>
<td>R25C8</td>
<td>77.78%</td>
</tr>
<tr>
<td>R24C8</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C7</td>
<td>72.22%</td>
</tr>
<tr>
<td>R25C7</td>
<td>70.83%</td>
</tr>
<tr>
<td>R26C7</td>
<td>69.44%</td>
</tr>
<tr>
<td>R26C8</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
