// Seed: 799264566
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8
);
  wire [1 'h0 : 1 'b0] id_10;
  assign #(id_8) id_3 = id_6;
  always @(negedge 1) id_0 <= -1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
