

================================================================
== Vitis HLS Report for 'IDST7B16_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Mon Dec 22 13:45:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       31|       31|  0.103 us|  0.103 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |       29|       29|        15|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_19 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_44"   --->   Operation 20 'read' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_20 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_43"   --->   Operation 21 'read' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff"   --->   Operation 22 'read' 'cutoff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_21 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty_42"   --->   Operation 23 'read' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax"   --->   Operation 24 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin"   --->   Operation 25 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_22 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_41"   --->   Operation 26 'read' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i"   --->   Operation 27 'read' 'sh_prom_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i"   --->   Operation 28 'read' 'sh_prom_i9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i"   --->   Operation 29 'read' 'conv3_i12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val"   --->   Operation 30 'read' 'src_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val"   --->   Operation 31 'read' 'src_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val"   --->   Operation 32 'read' 'src_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val"   --->   Operation 33 'read' 'src_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val"   --->   Operation 34 'read' 'src_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val"   --->   Operation 35 'read' 'src_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val"   --->   Operation 36 'read' 'src_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val"   --->   Operation 37 'read' 'src_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val"   --->   Operation 38 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val"   --->   Operation 39 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val"   --->   Operation 40 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val"   --->   Operation 41 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val"   --->   Operation 42 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val"   --->   Operation 43 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val"   --->   Operation 44 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val"   --->   Operation 45 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read"   --->   Operation 46 'zext' 'sh_prom_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read"   --->   Operation 47 'zext' 'sh_prom_i9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read"   --->   Operation 48 'sext' 'conv3_i12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%icmp101 = icmp_sgt  i28 %tmp_21, i28 0"   --->   Operation 49 'icmp' 'icmp101' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%cmp_i_i_14 = icmp_sgt  i32 %cutoff_read, i32 14"   --->   Operation 50 'icmp' 'cmp_i_i_14' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "%cmp_i_i_13 = icmp_sgt  i32 %cutoff_read, i32 13"   --->   Operation 51 'icmp' 'cmp_i_i_13' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%cmp_i_i_12 = icmp_sgt  i32 %cutoff_read, i32 12"   --->   Operation 52 'icmp' 'cmp_i_i_12' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%cmp_i_i_11 = icmp_sgt  i32 %cutoff_read, i32 11"   --->   Operation 53 'icmp' 'cmp_i_i_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%cmp_i_i_10 = icmp_sgt  i32 %cutoff_read, i32 10"   --->   Operation 54 'icmp' 'cmp_i_i_10' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.67ns)   --->   "%cmp_i_i_9 = icmp_sgt  i32 %cutoff_read, i32 9"   --->   Operation 55 'icmp' 'cmp_i_i_9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "%cmp_i_i_8 = icmp_sgt  i32 %cutoff_read, i32 8"   --->   Operation 56 'icmp' 'cmp_i_i_8' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.68ns)   --->   "%icmp98 = icmp_sgt  i29 %tmp_20, i29 0"   --->   Operation 57 'icmp' 'icmp98' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "%cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6"   --->   Operation 58 'icmp' 'cmp_i_i_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5"   --->   Operation 59 'icmp' 'cmp_i_i_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4"   --->   Operation 60 'icmp' 'cmp_i_i_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.68ns)   --->   "%icmp95 = icmp_sgt  i30 %tmp_19, i30 0"   --->   Operation 61 'icmp' 'icmp95' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2"   --->   Operation 62 'icmp' 'cmp_i_i_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 63 'icmp' 'icmp' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0"   --->   Operation 64 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.36ns)   --->   "%store_ln47 = store i5 0, i5 %j" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 65 'store' 'store_ln47' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body.i" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 66 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 67 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.66ns)   --->   "%add_ln47 = add i5 %j_3, i5 1" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 68 'add' 'add_ln47' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.49ns)   --->   "%icmp_ln47 = icmp_eq  i5 %j_3, i5 16" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 69 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.49> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.body.i.split_ifconv, void %_Z13INV_MATMUL_16PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA16_S1_.exit.exitStub" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 70 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %j_3" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 71 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i5 %j_3" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 72 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_0_addr = getelementptr i7 %p_ZL8idst7_16_0, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 73 'getelementptr' 'p_ZL8idst7_16_0_addr' <Predicate = (!icmp_ln47 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_0_load = muxlogic i4 %p_ZL8idst7_16_0_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_0_load' <Predicate = (!icmp_ln47 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_0_load = load i4 %p_ZL8idst7_16_0_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 75 'load' 'p_ZL8idst7_16_0_load' <Predicate = (!icmp_ln47 & cmp_i_i)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_1_addr = getelementptr i8 %p_ZL8idst7_16_1, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 76 'getelementptr' 'p_ZL8idst7_16_1_addr' <Predicate = (!icmp_ln47 & icmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_1_load = muxlogic i4 %p_ZL8idst7_16_1_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_1_load' <Predicate = (!icmp_ln47 & icmp)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_1_load = load i4 %p_ZL8idst7_16_1_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 78 'load' 'p_ZL8idst7_16_1_load' <Predicate = (!icmp_ln47 & icmp)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 79 [1/1] (0.43ns)   --->   "%switch_ln62 = switch i4 %trunc_ln47, void %arrayidx22.i21.case.15, i4 0, void %arrayidx22.i21.case.0, i4 1, void %arrayidx22.i21.case.1, i4 2, void %arrayidx22.i21.case.2, i4 3, void %arrayidx22.i21.case.3, i4 4, void %arrayidx22.i21.case.4, i4 5, void %arrayidx22.i21.case.5, i4 6, void %arrayidx22.i21.case.6, i4 7, void %arrayidx22.i21.case.7, i4 8, void %arrayidx22.i21.case.8, i4 9, void %arrayidx22.i21.case.9, i4 10, void %arrayidx22.i21.case.10, i4 11, void %arrayidx22.i21.case.11, i4 12, void %arrayidx22.i21.case.12, i4 13, void %arrayidx22.i21.case.13, i4 14, void %arrayidx22.i21.case.14" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 79 'switch' 'switch_ln62' <Predicate = (!icmp_ln47)> <Delay = 0.43>
ST_1 : Operation 80 [1/1] (0.36ns)   --->   "%store_ln47 = store i5 %add_ln47, i5 %j" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 80 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.36>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body.i" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 81 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 82 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_0_load = load i4 %p_ZL8idst7_16_0_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 82 'load' 'p_ZL8idst7_16_0_load' <Predicate = (cmp_i_i)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %p_ZL8idst7_16_0_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 83 'zext' 'zext_ln57' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %zext_ln57"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.43>
ST_2 : Operation 85 [2/2] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %src_0_val_read"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.43>
ST_2 : Operation 86 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_1_load = load i4 %p_ZL8idst7_16_1_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 86 'load' 'p_ZL8idst7_16_1_load' <Predicate = (icmp)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i8 %p_ZL8idst7_16_1_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 87 'sext' 'sext_ln57' <Predicate = (icmp)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57 = muxlogic i32 %sext_ln57"   --->   Operation 88 'muxlogic' 'muxLogicI0_to_mul_ln57' <Predicate = (icmp)> <Delay = 1.16>
ST_2 : Operation 89 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57 = muxlogic i32 %src_1_val_read"   --->   Operation 89 'muxlogic' 'muxLogicI1_to_mul_ln57' <Predicate = (icmp)> <Delay = 1.16>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_2_addr = getelementptr i8 %p_ZL8idst7_16_2, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 90 'getelementptr' 'p_ZL8idst7_16_2_addr' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_2_load = muxlogic i4 %p_ZL8idst7_16_2_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_2_load = load i4 %p_ZL8idst7_16_2_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 92 'load' 'p_ZL8idst7_16_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_3_addr = getelementptr i8 %p_ZL8idst7_16_3, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 93 'getelementptr' 'p_ZL8idst7_16_3_addr' <Predicate = (icmp95)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_3_load = muxlogic i4 %p_ZL8idst7_16_3_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_3_load' <Predicate = (icmp95)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_3_load = load i4 %p_ZL8idst7_16_3_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 95 'load' 'p_ZL8idst7_16_3_load' <Predicate = (icmp95)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 96 [1/2] (0.00ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %zext_ln57"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (0.00ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %src_0_val_read"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (2.18ns) (share mux size 3)   --->   "%sum = mul i32 %zext_ln57, i32 %src_0_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 98 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57 = muxlogic i32 %sext_ln57"   --->   Operation 99 'muxlogic' 'muxLogicI0_to_mul_ln57' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57 = muxlogic i32 %src_1_val_read"   --->   Operation 100 'muxlogic' 'muxLogicI1_to_mul_ln57' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57 = mul i32 %sext_ln57, i32 %src_1_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 101 'mul' 'mul_ln57' <Predicate = (icmp)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_2_load = load i4 %p_ZL8idst7_16_2_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 102 'load' 'p_ZL8idst7_16_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i8 %p_ZL8idst7_16_2_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 103 'sext' 'sext_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_1 = muxlogic i32 %sext_ln57_1"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_mul_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 1.16>
ST_3 : Operation 105 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_1 = muxlogic i32 %src_2_val_read"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_mul_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 1.16>
ST_3 : Operation 106 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_3_load = load i4 %p_ZL8idst7_16_3_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 106 'load' 'p_ZL8idst7_16_3_load' <Predicate = (icmp95)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i8 %p_ZL8idst7_16_3_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 107 'sext' 'sext_ln57_2' <Predicate = (icmp95)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_2 = muxlogic i32 %sext_ln57_2"   --->   Operation 108 'muxlogic' 'muxLogicI0_to_mul_ln57_2' <Predicate = (icmp95)> <Delay = 1.16>
ST_3 : Operation 109 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_2 = muxlogic i32 %src_3_val_read"   --->   Operation 109 'muxlogic' 'muxLogicI1_to_mul_ln57_2' <Predicate = (icmp95)> <Delay = 1.16>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_4_addr = getelementptr i8 %p_ZL8idst7_16_4, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 110 'getelementptr' 'p_ZL8idst7_16_4_addr' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_4_load = muxlogic i4 %p_ZL8idst7_16_4_addr"   --->   Operation 111 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_4_load = load i4 %p_ZL8idst7_16_4_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 112 'load' 'p_ZL8idst7_16_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 113 [1/2] (0.28ns) (share mux size 3)   --->   "%sum = mul i32 %zext_ln57, i32 %src_0_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 113 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.41ns)   --->   "%sum_79 = select i1 %cmp_i_i, i32 %sum, i32 0" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 114 'select' 'sum_79' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57 = mul i32 %sext_ln57, i32 %src_1_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 115 'mul' 'mul_ln57' <Predicate = (icmp)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.85ns)   --->   "%sum_80 = add i32 %mul_ln57, i32 %sum_79" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 116 'add' 'sum_80' <Predicate = (icmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.41ns)   --->   "%sum_81 = select i1 %icmp, i32 %sum_80, i32 %sum_79" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 117 'select' 'sum_81' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_1 = muxlogic i32 %sext_ln57_1"   --->   Operation 118 'muxlogic' 'muxLogicI0_to_mul_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_4 : Operation 119 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_1 = muxlogic i32 %src_2_val_read"   --->   Operation 119 'muxlogic' 'muxLogicI1_to_mul_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_1 = mul i32 %sext_ln57_1, i32 %src_2_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 120 'mul' 'mul_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_2 = muxlogic i32 %sext_ln57_2"   --->   Operation 121 'muxlogic' 'muxLogicI0_to_mul_ln57_2' <Predicate = (icmp95)> <Delay = 0.00>
ST_4 : Operation 122 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_2 = muxlogic i32 %src_3_val_read"   --->   Operation 122 'muxlogic' 'muxLogicI1_to_mul_ln57_2' <Predicate = (icmp95)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_2 = mul i32 %sext_ln57_2, i32 %src_3_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 123 'mul' 'mul_ln57_2' <Predicate = (icmp95)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_4_load = load i4 %p_ZL8idst7_16_4_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 124 'load' 'p_ZL8idst7_16_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i8 %p_ZL8idst7_16_4_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 125 'sext' 'sext_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_3 = muxlogic i32 %sext_ln57_3"   --->   Operation 126 'muxlogic' 'muxLogicI0_to_mul_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 1.16>
ST_4 : Operation 127 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_3 = muxlogic i32 %src_4_val_read"   --->   Operation 127 'muxlogic' 'muxLogicI1_to_mul_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 1.16>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_5_addr = getelementptr i8 %p_ZL8idst7_16_5, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 128 'getelementptr' 'p_ZL8idst7_16_5_addr' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_5_load = muxlogic i4 %p_ZL8idst7_16_5_addr"   --->   Operation 129 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_5_load = load i4 %p_ZL8idst7_16_5_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 130 'load' 'p_ZL8idst7_16_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_6_addr = getelementptr i8 %p_ZL8idst7_16_6, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 131 'getelementptr' 'p_ZL8idst7_16_6_addr' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_6_load = muxlogic i4 %p_ZL8idst7_16_6_addr"   --->   Operation 132 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_6_load = load i4 %p_ZL8idst7_16_6_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 133 'load' 'p_ZL8idst7_16_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 134 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_1 = mul i32 %sext_ln57_1, i32 %src_2_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 134 'mul' 'mul_ln57_1' <Predicate = (cmp_i_i_2)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.85ns)   --->   "%sum_82 = add i32 %mul_ln57_1, i32 %sum_81" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 135 'add' 'sum_82' <Predicate = (cmp_i_i_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.41ns)   --->   "%sum_83 = select i1 %cmp_i_i_2, i32 %sum_82, i32 %sum_81" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 136 'select' 'sum_83' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_2 = mul i32 %sext_ln57_2, i32 %src_3_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 137 'mul' 'mul_ln57_2' <Predicate = (icmp95)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.85ns)   --->   "%sum_84 = add i32 %mul_ln57_2, i32 %sum_83" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 138 'add' 'sum_84' <Predicate = (icmp95)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_3 = muxlogic i32 %sext_ln57_3"   --->   Operation 139 'muxlogic' 'muxLogicI0_to_mul_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_5 : Operation 140 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_3 = muxlogic i32 %src_4_val_read"   --->   Operation 140 'muxlogic' 'muxLogicI1_to_mul_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_3 = mul i32 %sext_ln57_3, i32 %src_4_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 141 'mul' 'mul_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_5_load = load i4 %p_ZL8idst7_16_5_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 142 'load' 'p_ZL8idst7_16_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i8 %p_ZL8idst7_16_5_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 143 'sext' 'sext_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_4 = muxlogic i32 %sext_ln57_4"   --->   Operation 144 'muxlogic' 'muxLogicI0_to_mul_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 1.16>
ST_5 : Operation 145 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_4 = muxlogic i32 %src_5_val_read"   --->   Operation 145 'muxlogic' 'muxLogicI1_to_mul_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 1.16>
ST_5 : Operation 146 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_6_load = load i4 %p_ZL8idst7_16_6_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 146 'load' 'p_ZL8idst7_16_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln57_5 = sext i8 %p_ZL8idst7_16_6_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 147 'sext' 'sext_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_5 = muxlogic i32 %sext_ln57_5"   --->   Operation 148 'muxlogic' 'muxLogicI0_to_mul_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 1.16>
ST_5 : Operation 149 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_5 = muxlogic i32 %src_6_val_read"   --->   Operation 149 'muxlogic' 'muxLogicI1_to_mul_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 1.16>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_7_addr = getelementptr i8 %p_ZL8idst7_16_7, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 150 'getelementptr' 'p_ZL8idst7_16_7_addr' <Predicate = (icmp98)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_7_load = muxlogic i4 %p_ZL8idst7_16_7_addr"   --->   Operation 151 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_7_load' <Predicate = (icmp98)> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_7_load = load i4 %p_ZL8idst7_16_7_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 152 'load' 'p_ZL8idst7_16_7_load' <Predicate = (icmp98)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 153 [1/1] (0.41ns)   --->   "%sum_85 = select i1 %icmp95, i32 %sum_84, i32 %sum_83" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 153 'select' 'sum_85' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_3 = mul i32 %sext_ln57_3, i32 %src_4_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 154 'mul' 'mul_ln57_3' <Predicate = (cmp_i_i_4)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.85ns)   --->   "%sum_86 = add i32 %mul_ln57_3, i32 %sum_85" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 155 'add' 'sum_86' <Predicate = (cmp_i_i_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.41ns)   --->   "%sum_87 = select i1 %cmp_i_i_4, i32 %sum_86, i32 %sum_85" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 156 'select' 'sum_87' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_4 = muxlogic i32 %sext_ln57_4"   --->   Operation 157 'muxlogic' 'muxLogicI0_to_mul_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_4 = muxlogic i32 %src_5_val_read"   --->   Operation 158 'muxlogic' 'muxLogicI1_to_mul_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_6 : Operation 159 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_4 = mul i32 %sext_ln57_4, i32 %src_5_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 159 'mul' 'mul_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_5 = muxlogic i32 %sext_ln57_5"   --->   Operation 160 'muxlogic' 'muxLogicI0_to_mul_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_6 : Operation 161 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_5 = muxlogic i32 %src_6_val_read"   --->   Operation 161 'muxlogic' 'muxLogicI1_to_mul_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_5 = mul i32 %sext_ln57_5, i32 %src_6_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 162 'mul' 'mul_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_7_load = load i4 %p_ZL8idst7_16_7_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 163 'load' 'p_ZL8idst7_16_7_load' <Predicate = (icmp98)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln57_6 = sext i8 %p_ZL8idst7_16_7_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 164 'sext' 'sext_ln57_6' <Predicate = (icmp98)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_6 = muxlogic i32 %sext_ln57_6"   --->   Operation 165 'muxlogic' 'muxLogicI0_to_mul_ln57_6' <Predicate = (icmp98)> <Delay = 1.16>
ST_6 : Operation 166 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_6 = muxlogic i32 %src_7_val_read"   --->   Operation 166 'muxlogic' 'muxLogicI1_to_mul_ln57_6' <Predicate = (icmp98)> <Delay = 1.16>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_8_addr = getelementptr i8 %p_ZL8idst7_16_8, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 167 'getelementptr' 'p_ZL8idst7_16_8_addr' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_8_load = muxlogic i4 %p_ZL8idst7_16_8_addr"   --->   Operation 168 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_8_load = load i4 %p_ZL8idst7_16_8_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 169 'load' 'p_ZL8idst7_16_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_9_addr = getelementptr i8 %p_ZL8idst7_16_9, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 170 'getelementptr' 'p_ZL8idst7_16_9_addr' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_9_load = muxlogic i4 %p_ZL8idst7_16_9_addr"   --->   Operation 171 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_6 : Operation 172 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_9_load = load i4 %p_ZL8idst7_16_9_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 172 'load' 'p_ZL8idst7_16_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_10_addr = getelementptr i8 %p_ZL8idst7_16_10, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 173 'getelementptr' 'p_ZL8idst7_16_10_addr' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_10_load = muxlogic i4 %p_ZL8idst7_16_10_addr"   --->   Operation 174 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_10_load = load i4 %p_ZL8idst7_16_10_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 175 'load' 'p_ZL8idst7_16_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_11_addr = getelementptr i8 %p_ZL8idst7_16_11, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 176 'getelementptr' 'p_ZL8idst7_16_11_addr' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_11_load = muxlogic i4 %p_ZL8idst7_16_11_addr"   --->   Operation 177 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_11_load = load i4 %p_ZL8idst7_16_11_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 178 'load' 'p_ZL8idst7_16_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_12_addr = getelementptr i8 %p_ZL8idst7_16_12, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 179 'getelementptr' 'p_ZL8idst7_16_12_addr' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_12_load = muxlogic i4 %p_ZL8idst7_16_12_addr"   --->   Operation 180 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_12_load = load i4 %p_ZL8idst7_16_12_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 181 'load' 'p_ZL8idst7_16_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_13_addr = getelementptr i8 %p_ZL8idst7_16_13, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 182 'getelementptr' 'p_ZL8idst7_16_13_addr' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_13_load = muxlogic i4 %p_ZL8idst7_16_13_addr"   --->   Operation 183 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_6 : Operation 184 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_13_load = load i4 %p_ZL8idst7_16_13_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 184 'load' 'p_ZL8idst7_16_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_14_addr = getelementptr i8 %p_ZL8idst7_16_14, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 185 'getelementptr' 'p_ZL8idst7_16_14_addr' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_14_load = muxlogic i4 %p_ZL8idst7_16_14_addr"   --->   Operation 186 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_14_load = load i4 %p_ZL8idst7_16_14_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 187 'load' 'p_ZL8idst7_16_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZL8idst7_16_15_addr = getelementptr i8 %p_ZL8idst7_16_15, i64 0, i64 %zext_ln47" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 188 'getelementptr' 'p_ZL8idst7_16_15_addr' <Predicate = (icmp101)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_16_15_load = muxlogic i4 %p_ZL8idst7_16_15_addr"   --->   Operation 189 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_16_15_load' <Predicate = (icmp101)> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (0.63ns)   --->   "%p_ZL8idst7_16_15_load = load i4 %p_ZL8idst7_16_15_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 190 'load' 'p_ZL8idst7_16_15_load' <Predicate = (icmp101)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 191 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_4 = mul i32 %sext_ln57_4, i32 %src_5_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 191 'mul' 'mul_ln57_4' <Predicate = (cmp_i_i_5)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.85ns)   --->   "%sum_88 = add i32 %mul_ln57_4, i32 %sum_87" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 192 'add' 'sum_88' <Predicate = (cmp_i_i_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.41ns)   --->   "%sum_89 = select i1 %cmp_i_i_5, i32 %sum_88, i32 %sum_87" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 193 'select' 'sum_89' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 194 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_5 = mul i32 %sext_ln57_5, i32 %src_6_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 194 'mul' 'mul_ln57_5' <Predicate = (cmp_i_i_6)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.85ns)   --->   "%sum_90 = add i32 %mul_ln57_5, i32 %sum_89" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 195 'add' 'sum_90' <Predicate = (cmp_i_i_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_6 = muxlogic i32 %sext_ln57_6"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_mul_ln57_6' <Predicate = (icmp98)> <Delay = 0.00>
ST_7 : Operation 197 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_6 = muxlogic i32 %src_7_val_read"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_mul_ln57_6' <Predicate = (icmp98)> <Delay = 0.00>
ST_7 : Operation 198 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_6 = mul i32 %sext_ln57_6, i32 %src_7_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 198 'mul' 'mul_ln57_6' <Predicate = (icmp98)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_8_load = load i4 %p_ZL8idst7_16_8_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 199 'load' 'p_ZL8idst7_16_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln57_7 = sext i8 %p_ZL8idst7_16_8_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 200 'sext' 'sext_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_7 : Operation 201 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_7 = muxlogic i32 %sext_ln57_7"   --->   Operation 201 'muxlogic' 'muxLogicI0_to_mul_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 1.16>
ST_7 : Operation 202 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_7 = muxlogic i32 %src_8_val_read"   --->   Operation 202 'muxlogic' 'muxLogicI1_to_mul_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 1.16>
ST_7 : Operation 203 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_9_load = load i4 %p_ZL8idst7_16_9_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 203 'load' 'p_ZL8idst7_16_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln57_8 = sext i8 %p_ZL8idst7_16_9_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 204 'sext' 'sext_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_8 = muxlogic i32 %sext_ln57_8"   --->   Operation 205 'muxlogic' 'muxLogicI0_to_mul_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 1.16>
ST_7 : Operation 206 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_8 = muxlogic i32 %src_9_val_read"   --->   Operation 206 'muxlogic' 'muxLogicI1_to_mul_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 1.16>
ST_7 : Operation 207 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_10_load = load i4 %p_ZL8idst7_16_10_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 207 'load' 'p_ZL8idst7_16_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 208 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_11_load = load i4 %p_ZL8idst7_16_11_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 208 'load' 'p_ZL8idst7_16_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 209 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_12_load = load i4 %p_ZL8idst7_16_12_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 209 'load' 'p_ZL8idst7_16_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 210 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_13_load = load i4 %p_ZL8idst7_16_13_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 210 'load' 'p_ZL8idst7_16_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 211 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_14_load = load i4 %p_ZL8idst7_16_14_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 211 'load' 'p_ZL8idst7_16_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 212 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL8idst7_16_15_load = load i4 %p_ZL8idst7_16_15_addr" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 212 'load' 'p_ZL8idst7_16_15_load' <Predicate = (icmp101)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 213 [1/1] (0.41ns)   --->   "%sum_91 = select i1 %cmp_i_i_6, i32 %sum_90, i32 %sum_89" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 213 'select' 'sum_91' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 214 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_6 = mul i32 %sext_ln57_6, i32 %src_7_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 214 'mul' 'mul_ln57_6' <Predicate = (icmp98)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.85ns)   --->   "%sum_92 = add i32 %mul_ln57_6, i32 %sum_91" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 215 'add' 'sum_92' <Predicate = (icmp98)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.41ns)   --->   "%sum_93 = select i1 %icmp98, i32 %sum_92, i32 %sum_91" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 216 'select' 'sum_93' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 217 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_7 = muxlogic i32 %sext_ln57_7"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_mul_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_8 : Operation 218 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_7 = muxlogic i32 %src_8_val_read"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_mul_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_8 : Operation 219 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_7 = mul i32 %sext_ln57_7, i32 %src_8_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 219 'mul' 'mul_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_8 = muxlogic i32 %sext_ln57_8"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_mul_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_8 : Operation 221 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_8 = muxlogic i32 %src_9_val_read"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_mul_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_8 : Operation 222 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_8 = mul i32 %sext_ln57_8, i32 %src_9_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 222 'mul' 'mul_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln57_9 = sext i8 %p_ZL8idst7_16_10_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 223 'sext' 'sext_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_8 : Operation 224 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_9 = muxlogic i32 %sext_ln57_9"   --->   Operation 224 'muxlogic' 'muxLogicI0_to_mul_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 1.16>
ST_8 : Operation 225 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_9 = muxlogic i32 %src_10_val_read"   --->   Operation 225 'muxlogic' 'muxLogicI1_to_mul_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 1.16>

State 9 <SV = 8> <Delay = 2.40>
ST_9 : Operation 226 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_7 = mul i32 %sext_ln57_7, i32 %src_8_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 226 'mul' 'mul_ln57_7' <Predicate = (cmp_i_i_8)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.85ns)   --->   "%sum_94 = add i32 %mul_ln57_7, i32 %sum_93" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 227 'add' 'sum_94' <Predicate = (cmp_i_i_8)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.41ns)   --->   "%sum_95 = select i1 %cmp_i_i_8, i32 %sum_94, i32 %sum_93" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 228 'select' 'sum_95' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 229 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_8 = mul i32 %sext_ln57_8, i32 %src_9_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 229 'mul' 'mul_ln57_8' <Predicate = (cmp_i_i_9)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.85ns)   --->   "%sum_96 = add i32 %mul_ln57_8, i32 %sum_95" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 230 'add' 'sum_96' <Predicate = (cmp_i_i_9)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_9 = muxlogic i32 %sext_ln57_9"   --->   Operation 231 'muxlogic' 'muxLogicI0_to_mul_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_9 : Operation 232 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_9 = muxlogic i32 %src_10_val_read"   --->   Operation 232 'muxlogic' 'muxLogicI1_to_mul_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_9 : Operation 233 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_9 = mul i32 %sext_ln57_9, i32 %src_10_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 233 'mul' 'mul_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln57_10 = sext i8 %p_ZL8idst7_16_11_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 234 'sext' 'sext_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_9 : Operation 235 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_10 = muxlogic i32 %sext_ln57_10"   --->   Operation 235 'muxlogic' 'muxLogicI0_to_mul_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 1.16>
ST_9 : Operation 236 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_10 = muxlogic i32 %src_11_val_read"   --->   Operation 236 'muxlogic' 'muxLogicI1_to_mul_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 1.16>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln57_11 = sext i8 %p_ZL8idst7_16_12_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 237 'sext' 'sext_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_9 : Operation 238 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_11 = muxlogic i32 %sext_ln57_11"   --->   Operation 238 'muxlogic' 'muxLogicI0_to_mul_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 1.16>
ST_9 : Operation 239 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_11 = muxlogic i32 %src_12_val_read"   --->   Operation 239 'muxlogic' 'muxLogicI1_to_mul_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 1.16>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 240 [1/1] (0.41ns)   --->   "%sum_97 = select i1 %cmp_i_i_9, i32 %sum_96, i32 %sum_95" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 240 'select' 'sum_97' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 241 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_9 = mul i32 %sext_ln57_9, i32 %src_10_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 241 'mul' 'mul_ln57_9' <Predicate = (cmp_i_i_10)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.85ns)   --->   "%sum_98 = add i32 %mul_ln57_9, i32 %sum_97" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 242 'add' 'sum_98' <Predicate = (cmp_i_i_10)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.41ns)   --->   "%sum_99 = select i1 %cmp_i_i_10, i32 %sum_98, i32 %sum_97" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 243 'select' 'sum_99' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 244 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_10 = muxlogic i32 %sext_ln57_10"   --->   Operation 244 'muxlogic' 'muxLogicI0_to_mul_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_10 : Operation 245 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_10 = muxlogic i32 %src_11_val_read"   --->   Operation 245 'muxlogic' 'muxLogicI1_to_mul_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_10 : Operation 246 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_10 = mul i32 %sext_ln57_10, i32 %src_11_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 246 'mul' 'mul_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_11 = muxlogic i32 %sext_ln57_11"   --->   Operation 247 'muxlogic' 'muxLogicI0_to_mul_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_10 : Operation 248 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_11 = muxlogic i32 %src_12_val_read"   --->   Operation 248 'muxlogic' 'muxLogicI1_to_mul_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_10 : Operation 249 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_11 = mul i32 %sext_ln57_11, i32 %src_12_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 249 'mul' 'mul_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln57_12 = sext i8 %p_ZL8idst7_16_13_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 250 'sext' 'sext_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_10 : Operation 251 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_12 = muxlogic i32 %sext_ln57_12"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_mul_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 1.16>
ST_10 : Operation 252 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_12 = muxlogic i32 %src_13_val_read"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_mul_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 1.16>

State 11 <SV = 10> <Delay = 2.40>
ST_11 : Operation 253 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_10 = mul i32 %sext_ln57_10, i32 %src_11_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 253 'mul' 'mul_ln57_10' <Predicate = (cmp_i_i_11)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.85ns)   --->   "%sum_100 = add i32 %mul_ln57_10, i32 %sum_99" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 254 'add' 'sum_100' <Predicate = (cmp_i_i_11)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.41ns)   --->   "%sum_101 = select i1 %cmp_i_i_11, i32 %sum_100, i32 %sum_99" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 255 'select' 'sum_101' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 256 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_11 = mul i32 %sext_ln57_11, i32 %src_12_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 256 'mul' 'mul_ln57_11' <Predicate = (cmp_i_i_12)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.85ns)   --->   "%sum_102 = add i32 %mul_ln57_11, i32 %sum_101" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 257 'add' 'sum_102' <Predicate = (cmp_i_i_12)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_12 = muxlogic i32 %sext_ln57_12"   --->   Operation 258 'muxlogic' 'muxLogicI0_to_mul_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_11 : Operation 259 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_12 = muxlogic i32 %src_13_val_read"   --->   Operation 259 'muxlogic' 'muxLogicI1_to_mul_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_11 : Operation 260 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_12 = mul i32 %sext_ln57_12, i32 %src_13_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 260 'mul' 'mul_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln57_13 = sext i8 %p_ZL8idst7_16_14_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 261 'sext' 'sext_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_11 : Operation 262 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_13 = muxlogic i32 %sext_ln57_13"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_mul_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 1.16>
ST_11 : Operation 263 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_13 = muxlogic i32 %src_14_val_read"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_mul_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 1.16>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln57_14 = sext i8 %p_ZL8idst7_16_15_load" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 264 'sext' 'sext_ln57_14' <Predicate = (icmp101)> <Delay = 0.00>
ST_11 : Operation 265 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_14 = muxlogic i32 %sext_ln57_14"   --->   Operation 265 'muxlogic' 'muxLogicI0_to_mul_ln57_14' <Predicate = (icmp101)> <Delay = 1.16>
ST_11 : Operation 266 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_14 = muxlogic i32 %src_15_val_read"   --->   Operation 266 'muxlogic' 'muxLogicI1_to_mul_ln57_14' <Predicate = (icmp101)> <Delay = 1.16>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 267 [1/1] (0.41ns)   --->   "%sum_103 = select i1 %cmp_i_i_12, i32 %sum_102, i32 %sum_101" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 267 'select' 'sum_103' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 268 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_12 = mul i32 %sext_ln57_12, i32 %src_13_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 268 'mul' 'mul_ln57_12' <Predicate = (cmp_i_i_13)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.85ns)   --->   "%sum_104 = add i32 %mul_ln57_12, i32 %sum_103" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 269 'add' 'sum_104' <Predicate = (cmp_i_i_13)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.41ns)   --->   "%sum_105 = select i1 %cmp_i_i_13, i32 %sum_104, i32 %sum_103" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 270 'select' 'sum_105' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 271 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_13 = muxlogic i32 %sext_ln57_13"   --->   Operation 271 'muxlogic' 'muxLogicI0_to_mul_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_12 : Operation 272 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_13 = muxlogic i32 %src_14_val_read"   --->   Operation 272 'muxlogic' 'muxLogicI1_to_mul_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_12 : Operation 273 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_13 = mul i32 %sext_ln57_13, i32 %src_14_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 273 'mul' 'mul_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln57_14 = muxlogic i32 %sext_ln57_14"   --->   Operation 274 'muxlogic' 'muxLogicI0_to_mul_ln57_14' <Predicate = (icmp101)> <Delay = 0.00>
ST_12 : Operation 275 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln57_14 = muxlogic i32 %src_15_val_read"   --->   Operation 275 'muxlogic' 'muxLogicI1_to_mul_ln57_14' <Predicate = (icmp101)> <Delay = 0.00>
ST_12 : Operation 276 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln57_14 = mul i32 %sext_ln57_14, i32 %src_15_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 276 'mul' 'mul_ln57_14' <Predicate = (icmp101)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.40>
ST_13 : Operation 277 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_13 = mul i32 %sext_ln57_13, i32 %src_14_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 277 'mul' 'mul_ln57_13' <Predicate = (cmp_i_i_14)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [1/1] (0.85ns)   --->   "%sum_106 = add i32 %mul_ln57_13, i32 %sum_105" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 278 'add' 'sum_106' <Predicate = (cmp_i_i_14)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/1] (0.41ns)   --->   "%sum_107 = select i1 %cmp_i_i_14, i32 %sum_106, i32 %sum_105" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 279 'select' 'sum_107' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 280 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln57_14 = mul i32 %sext_ln57_14, i32 %src_15_val_read" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 280 'mul' 'mul_ln57_14' <Predicate = (icmp101)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (0.85ns)   --->   "%sum_108 = add i32 %mul_ln57_14, i32 %sum_107" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 281 'add' 'sum_108' <Predicate = (icmp101)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.33>
ST_14 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln61)   --->   "%sum_109 = select i1 %icmp101, i32 %sum_108, i32 %sum_107" [src/IDST7.cpp:57->src/IDST7.cpp:118]   --->   Operation 282 'select' 'sum_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln61)   --->   "%sext_ln61 = sext i32 %sum_109" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 283 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln61 = add i33 %sext_ln61, i33 %conv3_i12_i_i_cast" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 284 'add' 'add_ln61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (1.06ns)   --->   "%shl_ln61 = shl i33 %add_ln61, i33 %sh_prom_i9_i_i_cast" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 285 'shl' 'shl_ln61' <Predicate = (tmp_22)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (1.06ns)   --->   "%ashr_ln61 = ashr i33 %add_ln61, i33 %sh_prom_i_i_i_cast" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 286 'ashr' 'ashr_ln61' <Predicate = (!tmp_22)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i33 %shl_ln61" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 287 'trunc' 'trunc_ln61' <Predicate = (tmp_22)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i33 %ashr_ln61" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 288 'trunc' 'trunc_ln61_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.41ns)   --->   "%scaled = select i1 %tmp_22, i32 %trunc_ln61, i32 %trunc_ln61_1" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 289 'select' 'scaled' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 329 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.28>

State 15 <SV = 14> <Delay = 1.08>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/IDST7.cpp:49->src/IDST7.cpp:118]   --->   Operation 290 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 291 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/IDST7.cpp:47->src/IDST7.cpp:118]   --->   Operation 292 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.67ns)   --->   "%icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read" [src/IDST7.cpp:8->src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 293 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read" [src/IDST7.cpp:9->src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 294 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled" [src/IDST7.cpp:9->src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 295 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDST7.cpp:8->src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 296 'select' 'select_ln8' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_14, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 297 'write' 'write_ln62' <Predicate = (trunc_ln47 == 14)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 298 'br' 'br_ln62' <Predicate = (trunc_ln47 == 14)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_13, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 299 'write' 'write_ln62' <Predicate = (trunc_ln47 == 13)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 300 'br' 'br_ln62' <Predicate = (trunc_ln47 == 13)> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_12, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 301 'write' 'write_ln62' <Predicate = (trunc_ln47 == 12)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 302 'br' 'br_ln62' <Predicate = (trunc_ln47 == 12)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_11, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 303 'write' 'write_ln62' <Predicate = (trunc_ln47 == 11)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 304 'br' 'br_ln62' <Predicate = (trunc_ln47 == 11)> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_10, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 305 'write' 'write_ln62' <Predicate = (trunc_ln47 == 10)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 306 'br' 'br_ln62' <Predicate = (trunc_ln47 == 10)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_9, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 307 'write' 'write_ln62' <Predicate = (trunc_ln47 == 9)> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 308 'br' 'br_ln62' <Predicate = (trunc_ln47 == 9)> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_8, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 309 'write' 'write_ln62' <Predicate = (trunc_ln47 == 8)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 310 'br' 'br_ln62' <Predicate = (trunc_ln47 == 8)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 311 'write' 'write_ln62' <Predicate = (trunc_ln47 == 7)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 312 'br' 'br_ln62' <Predicate = (trunc_ln47 == 7)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 313 'write' 'write_ln62' <Predicate = (trunc_ln47 == 6)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 314 'br' 'br_ln62' <Predicate = (trunc_ln47 == 6)> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 315 'write' 'write_ln62' <Predicate = (trunc_ln47 == 5)> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 316 'br' 'br_ln62' <Predicate = (trunc_ln47 == 5)> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 317 'write' 'write_ln62' <Predicate = (trunc_ln47 == 4)> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 318 'br' 'br_ln62' <Predicate = (trunc_ln47 == 4)> <Delay = 0.00>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 319 'write' 'write_ln62' <Predicate = (trunc_ln47 == 3)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 320 'br' 'br_ln62' <Predicate = (trunc_ln47 == 3)> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 321 'write' 'write_ln62' <Predicate = (trunc_ln47 == 2)> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 322 'br' 'br_ln62' <Predicate = (trunc_ln47 == 2)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 323 'write' 'write_ln62' <Predicate = (trunc_ln47 == 1)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 324 'br' 'br_ln62' <Predicate = (trunc_ln47 == 1)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 325 'write' 'write_ln62' <Predicate = (trunc_ln47 == 0)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 326 'br' 'br_ln62' <Predicate = (trunc_ln47 == 0)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_15, i32 %select_ln8" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 327 'write' 'write_ln62' <Predicate = (trunc_ln47 == 15)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx22.i21.exit" [src/IDST7.cpp:62->src/IDST7.cpp:118]   --->   Operation 328 'br' 'br_ln62' <Predicate = (trunc_ln47 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.486ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln47', src/IDST7.cpp:47->src/IDST7.cpp:118) of constant 0 on local variable 'j', src/IDST7.cpp:47->src/IDST7.cpp:118 [107]  (0.360 ns)
	'load' operation 5 bit ('j', src/IDST7.cpp:47->src/IDST7.cpp:118) on local variable 'j', src/IDST7.cpp:47->src/IDST7.cpp:118 [110]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln47', src/IDST7.cpp:47->src/IDST7.cpp:118) [112]  (0.491 ns)
	'muxlogic' operation 7 bit ('muxLogicRAMAddr_to_p_ZL8idst7_16_0_load') [121]  (0.000 ns)
	'load' operation 7 bit ('p_ZL8idst7_16_0_load', src/IDST7.cpp:57->src/IDST7.cpp:118) on array 'p_ZL8idst7_16_0' [122]  (0.635 ns)

 <State 2>: 2.058ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_16_1_load', src/IDST7.cpp:57->src/IDST7.cpp:118) on array 'p_ZL8idst7_16_1' [130]  (0.892 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln57') [132]  (1.166 ns)

 <State 3>: 2.189ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum') [124]  (0.000 ns)
	'mul' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [126]  (2.189 ns)

 <State 4>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln57_1') [141]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln57_1', src/IDST7.cpp:57->src/IDST7.cpp:118) [143]  (2.153 ns)

 <State 5>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57_1', src/IDST7.cpp:57->src/IDST7.cpp:118) [143]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [144]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [145]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [153]  (0.850 ns)

 <State 6>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln57_4') [168]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln57_4', src/IDST7.cpp:57->src/IDST7.cpp:118) [170]  (2.153 ns)

 <State 7>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57_4', src/IDST7.cpp:57->src/IDST7.cpp:118) [170]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [171]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [172]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [180]  (0.850 ns)

 <State 8>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln57_7') [195]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln57_7', src/IDST7.cpp:57->src/IDST7.cpp:118) [197]  (2.153 ns)

 <State 9>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57_7', src/IDST7.cpp:57->src/IDST7.cpp:118) [197]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [198]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [199]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [207]  (0.850 ns)

 <State 10>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln57_10') [222]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln57_10', src/IDST7.cpp:57->src/IDST7.cpp:118) [224]  (2.153 ns)

 <State 11>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57_10', src/IDST7.cpp:57->src/IDST7.cpp:118) [224]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [225]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [226]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [234]  (0.850 ns)

 <State 12>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln57_13') [249]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln57_13', src/IDST7.cpp:57->src/IDST7.cpp:118) [251]  (2.153 ns)

 <State 13>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57_13', src/IDST7.cpp:57->src/IDST7.cpp:118) [251]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [252]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [253]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [261]  (0.850 ns)

 <State 14>: 2.332ns
The critical path consists of the following:
	'select' operation 32 bit ('sum', src/IDST7.cpp:57->src/IDST7.cpp:118) [262]  (0.000 ns)
	'add' operation 33 bit ('add_ln61', src/IDST7.cpp:61->src/IDST7.cpp:118) [264]  (0.850 ns)
	'shl' operation 33 bit ('shl_ln61', src/IDST7.cpp:61->src/IDST7.cpp:118) [265]  (1.069 ns)
	'select' operation 32 bit ('scaled', src/IDST7.cpp:61->src/IDST7.cpp:118) [269]  (0.413 ns)

 <State 15>: 1.084ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln8', src/IDST7.cpp:8->src/IDST7.cpp:62->src/IDST7.cpp:118) [270]  (0.671 ns)
	'select' operation 32 bit ('select_ln8', src/IDST7.cpp:8->src/IDST7.cpp:62->src/IDST7.cpp:118) [273]  (0.413 ns)
	wire write operation ('write_ln62', src/IDST7.cpp:62->src/IDST7.cpp:118) on port 'dst_14' (src/IDST7.cpp:62->src/IDST7.cpp:118) [276]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
