// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_update_fifo_din,
        weight_update_fifo_full_n,
        weight_update_fifo_write,
        params_stdp_window_val,
        current_time,
        sext_ln55,
        zext_ln46,
        sext_ln151,
        sext_ln58,
        sext_ln134,
        post_id,
        p_ZL15pre_spike_times_7_address0,
        p_ZL15pre_spike_times_7_ce0,
        p_ZL15pre_spike_times_7_q0,
        p_ZL15pre_spike_times_6_address0,
        p_ZL15pre_spike_times_6_ce0,
        p_ZL15pre_spike_times_6_q0,
        p_ZL15pre_spike_times_5_address0,
        p_ZL15pre_spike_times_5_ce0,
        p_ZL15pre_spike_times_5_q0,
        p_ZL15pre_spike_times_4_address0,
        p_ZL15pre_spike_times_4_ce0,
        p_ZL15pre_spike_times_4_q0,
        p_ZL15pre_spike_times_3_address0,
        p_ZL15pre_spike_times_3_ce0,
        p_ZL15pre_spike_times_3_q0,
        p_ZL15pre_spike_times_2_address0,
        p_ZL15pre_spike_times_2_ce0,
        p_ZL15pre_spike_times_2_q0,
        p_ZL15pre_spike_times_1_address0,
        p_ZL15pre_spike_times_1_ce0,
        p_ZL15pre_spike_times_1_q0,
        p_ZL15pre_spike_times_0_address0,
        p_ZL15pre_spike_times_0_ce0,
        p_ZL15pre_spike_times_0_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [63:0] weight_update_fifo_din;
input   weight_update_fifo_full_n;
output   weight_update_fifo_write;
input  [15:0] params_stdp_window_val;
input  [31:0] current_time;
input  [15:0] sext_ln55;
input  [15:0] zext_ln46;
input  [15:0] sext_ln151;
input  [15:0] sext_ln58;
input  [15:0] sext_ln134;
input  [7:0] post_id;
output  [2:0] p_ZL15pre_spike_times_7_address0;
output   p_ZL15pre_spike_times_7_ce0;
input  [31:0] p_ZL15pre_spike_times_7_q0;
output  [2:0] p_ZL15pre_spike_times_6_address0;
output   p_ZL15pre_spike_times_6_ce0;
input  [31:0] p_ZL15pre_spike_times_6_q0;
output  [2:0] p_ZL15pre_spike_times_5_address0;
output   p_ZL15pre_spike_times_5_ce0;
input  [31:0] p_ZL15pre_spike_times_5_q0;
output  [2:0] p_ZL15pre_spike_times_4_address0;
output   p_ZL15pre_spike_times_4_ce0;
input  [31:0] p_ZL15pre_spike_times_4_q0;
output  [2:0] p_ZL15pre_spike_times_3_address0;
output   p_ZL15pre_spike_times_3_ce0;
input  [31:0] p_ZL15pre_spike_times_3_q0;
output  [2:0] p_ZL15pre_spike_times_2_address0;
output   p_ZL15pre_spike_times_2_ce0;
input  [31:0] p_ZL15pre_spike_times_2_q0;
output  [2:0] p_ZL15pre_spike_times_1_address0;
output   p_ZL15pre_spike_times_1_ce0;
input  [31:0] p_ZL15pre_spike_times_1_q0;
output  [2:0] p_ZL15pre_spike_times_0_address0;
output   p_ZL15pre_spike_times_0_ce0;
input  [31:0] p_ZL15pre_spike_times_0_q0;

reg ap_idle;
reg[63:0] weight_update_fifo_din;
reg weight_update_fifo_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] icmp_ln139_4_reg_2990;
reg   [0:0] icmp_ln139_4_reg_2990_pp0_iter4_reg;
reg   [0:0] icmp_ln143_4_reg_3716;
wire   [0:0] grp_nbwritereq_fu_200_p3;
reg    ap_predicate_op1017_write_state40;
reg    ap_block_state40_pp0_stage7_iter4_grp5;
reg    ap_block_pp0_stage7_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] tmp_reg_2882;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    weight_update_fifo_blk_n;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp1;
reg   [0:0] icmp_ln139_reg_2934;
reg   [0:0] icmp_ln139_reg_2934_pp0_iter4_reg;
reg   [0:0] icmp_ln143_reg_3580;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp2;
reg   [0:0] icmp_ln139_1_reg_2948;
reg   [0:0] icmp_ln139_1_reg_2948_pp0_iter4_reg;
reg   [0:0] icmp_ln143_1_reg_3614;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp3;
reg   [0:0] icmp_ln139_2_reg_2962;
reg   [0:0] icmp_ln139_2_reg_2962_pp0_iter4_reg;
reg   [0:0] icmp_ln143_2_reg_3648;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp4;
reg   [0:0] icmp_ln139_3_reg_2976;
reg   [0:0] icmp_ln139_3_reg_2976_pp0_iter4_reg;
reg   [0:0] icmp_ln143_3_reg_3682;
wire    ap_block_pp0_stage7_grp5;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln139_5_reg_3004;
reg   [0:0] icmp_ln139_5_reg_3004_pp0_iter4_reg;
reg   [0:0] icmp_ln143_5_reg_3728;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp7;
reg   [0:0] icmp_ln139_6_reg_3018;
reg   [0:0] icmp_ln139_6_reg_3018_pp0_iter4_reg;
reg   [0:0] icmp_ln143_6_reg_3735;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp8;
reg   [0:0] icmp_ln139_7_reg_3032;
reg   [0:0] icmp_ln139_7_reg_3032_pp0_iter5_reg;
reg   [0:0] icmp_ln143_7_reg_3742;
reg   [15:0] delta_55_reg_319;
reg   [15:0] delta_56_reg_345;
reg   [15:0] delta_57_reg_371;
reg   [15:0] delta_58_reg_397;
reg   [15:0] delta_59_reg_423;
reg   [15:0] delta_60_reg_449;
reg   [15:0] delta_61_reg_475;
reg   [15:0] delta_62_reg_501;
reg    ap_predicate_op1040_write_state41;
reg    ap_block_state41_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire  signed [30:0] sext_ln134_cast_fu_536_p1;
reg  signed [30:0] sext_ln134_cast_reg_2798;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire  signed [23:0] sext_ln58_cast_fu_540_p1;
reg  signed [23:0] sext_ln58_cast_reg_2810;
wire  signed [30:0] sext_ln151_cast_fu_544_p1;
reg  signed [30:0] sext_ln151_cast_reg_2822;
wire   [31:0] zext_ln46_cast_fu_548_p1;
reg   [31:0] zext_ln46_cast_reg_2834;
wire  signed [23:0] sext_ln55_cast_fu_552_p1;
reg  signed [23:0] sext_ln55_cast_reg_2846;
wire   [32:0] zext_ln53_fu_556_p1;
reg   [32:0] zext_ln53_reg_2858;
wire   [0:0] icmp_ln41_fu_560_p2;
reg   [0:0] icmp_ln41_reg_2870;
reg   [6:0] pre_id_2_reg_2874;
reg   [6:0] pre_id_2_reg_2874_pp0_iter1_reg;
reg   [6:0] pre_id_2_reg_2874_pp0_iter2_reg;
reg   [6:0] pre_id_2_reg_2874_pp0_iter3_reg;
reg   [6:0] pre_id_2_reg_2874_pp0_iter4_reg;
wire   [0:0] tmp_fu_574_p3;
reg   [0:0] tmp_reg_2882_pp0_iter1_reg;
reg   [0:0] tmp_reg_2882_pp0_iter2_reg;
reg   [0:0] tmp_reg_2882_pp0_iter3_reg;
reg   [0:0] tmp_reg_2882_pp0_iter4_reg;
wire   [2:0] lshr_ln6_fu_582_p4;
reg   [2:0] lshr_ln6_reg_2886;
reg   [2:0] lshr_ln6_reg_2886_pp0_iter1_reg;
reg   [2:0] lshr_ln6_reg_2886_pp0_iter2_reg;
reg   [2:0] lshr_ln6_reg_2886_pp0_iter3_reg;
reg   [2:0] lshr_ln6_reg_2886_pp0_iter4_reg;
reg   [2:0] lshr_ln6_reg_2886_pp0_iter5_reg;
wire   [0:0] icmp_ln139_fu_615_p2;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln139_reg_2934_pp0_iter1_reg;
reg   [0:0] icmp_ln139_reg_2934_pp0_iter2_reg;
reg   [0:0] icmp_ln139_reg_2934_pp0_iter3_reg;
wire  signed [31:0] dt_fu_621_p2;
reg  signed [31:0] dt_reg_2938;
wire   [0:0] icmp_ln139_1_fu_626_p2;
reg   [0:0] icmp_ln139_1_reg_2948_pp0_iter1_reg;
reg   [0:0] icmp_ln139_1_reg_2948_pp0_iter2_reg;
reg   [0:0] icmp_ln139_1_reg_2948_pp0_iter3_reg;
wire  signed [31:0] dt_8_fu_632_p2;
reg  signed [31:0] dt_8_reg_2952;
wire   [0:0] icmp_ln139_2_fu_637_p2;
reg   [0:0] icmp_ln139_2_reg_2962_pp0_iter1_reg;
reg   [0:0] icmp_ln139_2_reg_2962_pp0_iter2_reg;
reg   [0:0] icmp_ln139_2_reg_2962_pp0_iter3_reg;
wire  signed [31:0] dt_9_fu_643_p2;
reg  signed [31:0] dt_9_reg_2966;
wire   [0:0] icmp_ln139_3_fu_648_p2;
reg   [0:0] icmp_ln139_3_reg_2976_pp0_iter1_reg;
reg   [0:0] icmp_ln139_3_reg_2976_pp0_iter2_reg;
reg   [0:0] icmp_ln139_3_reg_2976_pp0_iter3_reg;
wire  signed [31:0] dt_10_fu_654_p2;
reg  signed [31:0] dt_10_reg_2980;
wire   [0:0] icmp_ln139_4_fu_659_p2;
reg   [0:0] icmp_ln139_4_reg_2990_pp0_iter1_reg;
reg   [0:0] icmp_ln139_4_reg_2990_pp0_iter2_reg;
reg   [0:0] icmp_ln139_4_reg_2990_pp0_iter3_reg;
wire  signed [31:0] dt_11_fu_665_p2;
reg  signed [31:0] dt_11_reg_2994;
wire   [0:0] icmp_ln139_5_fu_670_p2;
reg   [0:0] icmp_ln139_5_reg_3004_pp0_iter1_reg;
reg   [0:0] icmp_ln139_5_reg_3004_pp0_iter2_reg;
reg   [0:0] icmp_ln139_5_reg_3004_pp0_iter3_reg;
wire  signed [31:0] dt_12_fu_676_p2;
reg  signed [31:0] dt_12_reg_3008;
wire   [0:0] icmp_ln139_6_fu_681_p2;
reg    ap_predicate_op1060_write_state42;
reg    ap_block_state42_pp0_stage1_iter5_grp7;
reg    ap_block_pp0_stage1_11001_grp7;
reg   [0:0] icmp_ln139_6_reg_3018_pp0_iter1_reg;
reg   [0:0] icmp_ln139_6_reg_3018_pp0_iter2_reg;
reg   [0:0] icmp_ln139_6_reg_3018_pp0_iter3_reg;
wire  signed [31:0] dt_13_fu_687_p2;
reg  signed [31:0] dt_13_reg_3022;
wire   [0:0] icmp_ln139_7_fu_692_p2;
reg   [0:0] icmp_ln139_7_reg_3032_pp0_iter1_reg;
reg   [0:0] icmp_ln139_7_reg_3032_pp0_iter2_reg;
reg   [0:0] icmp_ln139_7_reg_3032_pp0_iter3_reg;
reg   [0:0] icmp_ln139_7_reg_3032_pp0_iter4_reg;
wire  signed [31:0] dt_14_fu_698_p2;
reg  signed [31:0] dt_14_reg_3036;
wire   [0:0] and_ln46_fu_712_p2;
reg   [0:0] and_ln46_reg_3046;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
reg   [0:0] and_ln46_reg_3046_pp0_iter1_reg;
reg   [0:0] and_ln46_reg_3046_pp0_iter2_reg;
reg   [0:0] and_ln46_reg_3046_pp0_iter3_reg;
wire   [0:0] tmp_59_fu_718_p3;
reg   [0:0] tmp_59_reg_3050;
reg   [0:0] tmp_59_reg_3050_pp0_iter1_reg;
reg   [0:0] tmp_59_reg_3050_pp0_iter2_reg;
reg   [0:0] tmp_59_reg_3050_pp0_iter3_reg;
wire   [0:0] icmp_ln53_fu_734_p2;
reg   [0:0] icmp_ln53_reg_3054;
reg   [0:0] icmp_ln53_reg_3054_pp0_iter1_reg;
reg   [0:0] icmp_ln53_reg_3054_pp0_iter2_reg;
reg   [0:0] icmp_ln53_reg_3054_pp0_iter3_reg;
wire   [0:0] and_ln46_8_fu_780_p2;
reg   [0:0] and_ln46_8_reg_3068;
reg   [0:0] and_ln46_8_reg_3068_pp0_iter1_reg;
reg   [0:0] and_ln46_8_reg_3068_pp0_iter2_reg;
reg   [0:0] and_ln46_8_reg_3068_pp0_iter3_reg;
wire   [0:0] tmp_64_fu_786_p3;
reg   [0:0] tmp_64_reg_3072;
reg   [0:0] tmp_64_reg_3072_pp0_iter1_reg;
reg   [0:0] tmp_64_reg_3072_pp0_iter2_reg;
reg   [0:0] tmp_64_reg_3072_pp0_iter3_reg;
wire   [0:0] icmp_ln53_8_fu_802_p2;
reg   [0:0] icmp_ln53_8_reg_3076;
reg   [0:0] icmp_ln53_8_reg_3076_pp0_iter1_reg;
reg   [0:0] icmp_ln53_8_reg_3076_pp0_iter2_reg;
reg   [0:0] icmp_ln53_8_reg_3076_pp0_iter3_reg;
wire   [0:0] and_ln46_9_fu_848_p2;
reg   [0:0] and_ln46_9_reg_3090;
reg   [0:0] and_ln46_9_reg_3090_pp0_iter1_reg;
reg   [0:0] and_ln46_9_reg_3090_pp0_iter2_reg;
reg   [0:0] and_ln46_9_reg_3090_pp0_iter3_reg;
wire   [0:0] tmp_71_fu_854_p3;
reg   [0:0] tmp_71_reg_3094;
reg   [0:0] tmp_71_reg_3094_pp0_iter1_reg;
reg   [0:0] tmp_71_reg_3094_pp0_iter2_reg;
reg   [0:0] tmp_71_reg_3094_pp0_iter3_reg;
wire   [0:0] icmp_ln53_9_fu_870_p2;
reg   [0:0] icmp_ln53_9_reg_3098;
reg   [0:0] icmp_ln53_9_reg_3098_pp0_iter1_reg;
reg   [0:0] icmp_ln53_9_reg_3098_pp0_iter2_reg;
reg   [0:0] icmp_ln53_9_reg_3098_pp0_iter3_reg;
wire   [7:0] trunc_ln55_19_fu_875_p1;
reg   [7:0] trunc_ln55_19_reg_3102;
wire   [7:0] trunc_ln48_19_fu_878_p1;
reg   [7:0] trunc_ln48_19_reg_3107;
wire   [0:0] and_ln46_10_fu_890_p2;
reg   [0:0] and_ln46_10_reg_3112;
reg   [0:0] and_ln46_10_reg_3112_pp0_iter1_reg;
reg   [0:0] and_ln46_10_reg_3112_pp0_iter2_reg;
reg   [0:0] and_ln46_10_reg_3112_pp0_iter3_reg;
reg   [0:0] and_ln46_10_reg_3112_pp0_iter4_reg;
wire   [0:0] tmp_78_fu_896_p3;
reg   [0:0] tmp_78_reg_3116;
reg   [0:0] tmp_78_reg_3116_pp0_iter1_reg;
reg   [0:0] tmp_78_reg_3116_pp0_iter2_reg;
reg   [0:0] tmp_78_reg_3116_pp0_iter3_reg;
reg   [0:0] tmp_78_reg_3116_pp0_iter4_reg;
wire   [0:0] icmp_ln53_10_fu_912_p2;
reg   [0:0] icmp_ln53_10_reg_3120;
reg   [0:0] icmp_ln53_10_reg_3120_pp0_iter1_reg;
reg   [0:0] icmp_ln53_10_reg_3120_pp0_iter2_reg;
reg   [0:0] icmp_ln53_10_reg_3120_pp0_iter3_reg;
reg   [0:0] icmp_ln53_10_reg_3120_pp0_iter4_reg;
wire   [7:0] trunc_ln55_21_fu_917_p1;
reg   [7:0] trunc_ln55_21_reg_3124;
wire   [7:0] trunc_ln48_21_fu_920_p1;
reg   [7:0] trunc_ln48_21_reg_3129;
wire   [0:0] and_ln46_11_fu_932_p2;
reg   [0:0] and_ln46_11_reg_3134;
reg   [0:0] and_ln46_11_reg_3134_pp0_iter1_reg;
reg   [0:0] and_ln46_11_reg_3134_pp0_iter2_reg;
reg   [0:0] and_ln46_11_reg_3134_pp0_iter3_reg;
reg   [0:0] and_ln46_11_reg_3134_pp0_iter4_reg;
wire   [0:0] tmp_85_fu_938_p3;
reg   [0:0] tmp_85_reg_3138;
reg   [0:0] tmp_85_reg_3138_pp0_iter1_reg;
reg   [0:0] tmp_85_reg_3138_pp0_iter2_reg;
reg   [0:0] tmp_85_reg_3138_pp0_iter3_reg;
reg   [0:0] tmp_85_reg_3138_pp0_iter4_reg;
wire   [0:0] icmp_ln53_11_fu_954_p2;
reg   [0:0] icmp_ln53_11_reg_3142;
reg   [0:0] icmp_ln53_11_reg_3142_pp0_iter1_reg;
reg   [0:0] icmp_ln53_11_reg_3142_pp0_iter2_reg;
reg   [0:0] icmp_ln53_11_reg_3142_pp0_iter3_reg;
reg   [0:0] icmp_ln53_11_reg_3142_pp0_iter4_reg;
wire   [7:0] trunc_ln55_23_fu_959_p1;
reg   [7:0] trunc_ln55_23_reg_3146;
wire   [7:0] trunc_ln48_23_fu_962_p1;
reg   [7:0] trunc_ln48_23_reg_3151;
wire   [0:0] and_ln46_12_fu_974_p2;
reg   [0:0] and_ln46_12_reg_3156;
reg   [0:0] and_ln46_12_reg_3156_pp0_iter1_reg;
reg   [0:0] and_ln46_12_reg_3156_pp0_iter2_reg;
reg   [0:0] and_ln46_12_reg_3156_pp0_iter3_reg;
reg   [0:0] and_ln46_12_reg_3156_pp0_iter4_reg;
wire   [0:0] tmp_91_fu_980_p3;
reg   [0:0] tmp_91_reg_3160;
reg   [0:0] tmp_91_reg_3160_pp0_iter1_reg;
reg   [0:0] tmp_91_reg_3160_pp0_iter2_reg;
reg   [0:0] tmp_91_reg_3160_pp0_iter3_reg;
reg   [0:0] tmp_91_reg_3160_pp0_iter4_reg;
wire   [0:0] icmp_ln53_12_fu_996_p2;
reg   [0:0] icmp_ln53_12_reg_3164;
reg   [0:0] icmp_ln53_12_reg_3164_pp0_iter1_reg;
reg   [0:0] icmp_ln53_12_reg_3164_pp0_iter2_reg;
reg   [0:0] icmp_ln53_12_reg_3164_pp0_iter3_reg;
reg   [0:0] icmp_ln53_12_reg_3164_pp0_iter4_reg;
wire   [7:0] trunc_ln55_25_fu_1001_p1;
reg   [7:0] trunc_ln55_25_reg_3168;
wire   [7:0] trunc_ln48_25_fu_1004_p1;
reg   [7:0] trunc_ln48_25_reg_3173;
wire   [0:0] and_ln46_13_fu_1016_p2;
reg   [0:0] and_ln46_13_reg_3178;
reg   [0:0] and_ln46_13_reg_3178_pp0_iter1_reg;
reg   [0:0] and_ln46_13_reg_3178_pp0_iter2_reg;
reg   [0:0] and_ln46_13_reg_3178_pp0_iter3_reg;
reg   [0:0] and_ln46_13_reg_3178_pp0_iter4_reg;
wire   [0:0] tmp_98_fu_1022_p3;
reg   [0:0] tmp_98_reg_3182;
reg   [0:0] tmp_98_reg_3182_pp0_iter1_reg;
reg   [0:0] tmp_98_reg_3182_pp0_iter2_reg;
reg   [0:0] tmp_98_reg_3182_pp0_iter3_reg;
reg   [0:0] tmp_98_reg_3182_pp0_iter4_reg;
wire   [0:0] icmp_ln53_13_fu_1038_p2;
reg   [0:0] icmp_ln53_13_reg_3186;
reg   [0:0] icmp_ln53_13_reg_3186_pp0_iter1_reg;
reg   [0:0] icmp_ln53_13_reg_3186_pp0_iter2_reg;
reg   [0:0] icmp_ln53_13_reg_3186_pp0_iter3_reg;
reg   [0:0] icmp_ln53_13_reg_3186_pp0_iter4_reg;
wire   [7:0] trunc_ln55_27_fu_1043_p1;
reg   [7:0] trunc_ln55_27_reg_3190;
wire   [7:0] trunc_ln48_27_fu_1046_p1;
reg   [7:0] trunc_ln48_27_reg_3195;
wire   [0:0] and_ln46_14_fu_1058_p2;
reg   [0:0] and_ln46_14_reg_3200;
reg   [0:0] and_ln46_14_reg_3200_pp0_iter1_reg;
reg   [0:0] and_ln46_14_reg_3200_pp0_iter2_reg;
reg   [0:0] and_ln46_14_reg_3200_pp0_iter3_reg;
reg   [0:0] and_ln46_14_reg_3200_pp0_iter4_reg;
wire   [0:0] tmp_104_fu_1064_p3;
reg   [0:0] tmp_104_reg_3204;
reg   [0:0] tmp_104_reg_3204_pp0_iter1_reg;
reg   [0:0] tmp_104_reg_3204_pp0_iter2_reg;
reg   [0:0] tmp_104_reg_3204_pp0_iter3_reg;
reg   [0:0] tmp_104_reg_3204_pp0_iter4_reg;
wire   [0:0] icmp_ln53_14_fu_1080_p2;
reg   [0:0] icmp_ln53_14_reg_3208;
reg   [0:0] icmp_ln53_14_reg_3208_pp0_iter1_reg;
reg   [0:0] icmp_ln53_14_reg_3208_pp0_iter2_reg;
reg   [0:0] icmp_ln53_14_reg_3208_pp0_iter3_reg;
reg   [0:0] icmp_ln53_14_reg_3208_pp0_iter4_reg;
wire   [7:0] trunc_ln55_29_fu_1085_p1;
reg   [7:0] trunc_ln55_29_reg_3212;
wire   [7:0] trunc_ln48_29_fu_1088_p1;
reg   [7:0] trunc_ln48_29_reg_3217;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg    ap_block_pp0_stage5_subdone;
wire   [15:0] grp_fu_750_p2;
reg   [15:0] sdiv_ln55_reg_3282;
wire   [15:0] exp_decay_fu_1239_p2;
reg   [15:0] exp_decay_reg_3287;
wire   [15:0] grp_fu_818_p2;
reg   [15:0] sdiv_ln55_8_reg_3293;
wire   [15:0] grp_fu_834_p2;
reg   [15:0] sdiv_ln48_8_reg_3298;
wire   [0:0] icmp_ln57_fu_1254_p2;
reg   [0:0] icmp_ln57_reg_3303;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
reg    ap_block_pp0_stage6_subdone;
wire   [0:0] icmp_ln50_fu_1264_p2;
reg   [0:0] icmp_ln50_reg_3312;
wire   [30:0] mul_ln51_fu_1272_p2;
reg   [30:0] mul_ln51_reg_3316;
reg   [15:0] tmp_115_cast_reg_3321;
wire   [8:0] trunc_ln51_fu_1287_p1;
reg   [8:0] trunc_ln51_reg_3328;
wire   [15:0] exp_decay_18_fu_1294_p2;
reg   [15:0] exp_decay_18_reg_3333;
wire   [0:0] icmp_ln57_8_fu_1300_p2;
reg   [0:0] icmp_ln57_8_reg_3338;
wire   [15:0] exp_decay_17_fu_1309_p2;
reg   [15:0] exp_decay_17_reg_3342;
wire   [0:0] icmp_ln50_8_fu_1315_p2;
reg   [0:0] icmp_ln50_8_reg_3347;
wire   [15:0] grp_fu_1098_p2;
reg   [15:0] sdiv_ln55_9_reg_3351;
wire   [15:0] grp_fu_1110_p2;
reg   [15:0] sdiv_ln48_9_reg_3356;
wire   [15:0] grp_fu_1122_p2;
reg   [15:0] sdiv_ln55_10_reg_3361;
wire   [15:0] exp_decay_21_fu_1325_p2;
reg   [15:0] exp_decay_21_reg_3366;
wire   [15:0] delta_fu_1363_p3;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire   [30:0] mul_ln51_8_fu_1376_p2;
reg   [30:0] mul_ln51_8_reg_3382;
reg   [15:0] tmp_119_cast_reg_3387;
wire   [8:0] trunc_ln51_8_fu_1391_p1;
reg   [8:0] trunc_ln51_8_reg_3394;
wire   [15:0] exp_decay_20_fu_1398_p2;
reg   [15:0] exp_decay_20_reg_3399;
wire   [0:0] icmp_ln57_9_fu_1404_p2;
reg   [0:0] icmp_ln57_9_reg_3404;
wire   [15:0] exp_decay_19_fu_1413_p2;
reg   [15:0] exp_decay_19_reg_3408;
wire   [0:0] icmp_ln50_9_fu_1419_p2;
reg   [0:0] icmp_ln50_9_reg_3413;
wire   [15:0] exp_decay_22_fu_1428_p2;
reg   [15:0] exp_decay_22_reg_3417;
wire   [0:0] icmp_ln57_10_fu_1434_p2;
reg   [0:0] icmp_ln57_10_reg_3422;
wire   [0:0] icmp_ln50_10_fu_1440_p2;
reg   [0:0] icmp_ln50_10_reg_3426;
wire   [15:0] grp_fu_1146_p2;
reg   [15:0] sdiv_ln55_11_reg_3430;
wire   [15:0] exp_decay_23_fu_1449_p2;
reg   [15:0] exp_decay_23_reg_3435;
wire   [15:0] grp_fu_1170_p2;
reg   [15:0] sdiv_ln55_12_reg_3441;
wire   [15:0] exp_decay_25_fu_1459_p2;
reg   [15:0] exp_decay_25_reg_3446;
wire   [15:0] delta_34_fu_1497_p3;
wire   [30:0] mul_ln51_9_fu_1510_p2;
reg   [30:0] mul_ln51_9_reg_3462;
reg   [15:0] tmp_124_cast_reg_3467;
wire   [8:0] trunc_ln51_9_fu_1525_p1;
reg   [8:0] trunc_ln51_9_reg_3474;
wire   [15:0] exp_decay_24_fu_1532_p2;
reg   [15:0] exp_decay_24_reg_3479;
wire   [0:0] icmp_ln57_11_fu_1538_p2;
reg   [0:0] icmp_ln57_11_reg_3484;
wire   [0:0] icmp_ln50_11_fu_1544_p2;
reg   [0:0] icmp_ln50_11_reg_3488;
wire   [15:0] exp_decay_26_fu_1552_p2;
reg   [15:0] exp_decay_26_reg_3492;
wire   [0:0] icmp_ln57_12_fu_1558_p2;
reg   [0:0] icmp_ln57_12_reg_3497;
wire   [0:0] icmp_ln50_12_fu_1564_p2;
reg   [0:0] icmp_ln50_12_reg_3501;
wire   [15:0] grp_fu_1194_p2;
reg   [15:0] sdiv_ln55_13_reg_3505;
wire   [15:0] exp_decay_27_fu_1573_p2;
reg   [15:0] exp_decay_27_reg_3510;
wire   [15:0] grp_fu_1218_p2;
reg   [15:0] sdiv_ln55_14_reg_3516;
wire   [15:0] exp_decay_29_fu_1583_p2;
reg   [15:0] exp_decay_29_reg_3521;
wire   [15:0] delta_37_fu_1677_p3;
wire   [30:0] mul_ln51_10_fu_1690_p2;
reg   [30:0] mul_ln51_10_reg_3537;
reg   [15:0] tmp_129_cast_reg_3542;
wire   [8:0] trunc_ln51_10_fu_1705_p1;
reg   [8:0] trunc_ln51_10_reg_3549;
wire   [15:0] exp_decay_28_fu_1712_p2;
reg   [15:0] exp_decay_28_reg_3554;
wire   [0:0] icmp_ln57_13_fu_1718_p2;
reg   [0:0] icmp_ln57_13_reg_3559;
wire   [0:0] icmp_ln50_13_fu_1724_p2;
reg   [0:0] icmp_ln50_13_reg_3563;
wire   [15:0] exp_decay_30_fu_1732_p2;
reg   [15:0] exp_decay_30_reg_3567;
wire   [0:0] icmp_ln57_14_fu_1738_p2;
reg   [0:0] icmp_ln57_14_reg_3572;
wire   [0:0] icmp_ln50_14_fu_1744_p2;
reg   [0:0] icmp_ln50_14_reg_3576;
wire   [0:0] icmp_ln143_fu_1749_p2;
wire   [15:0] delta_40_fu_1843_p3;
wire   [30:0] mul_ln51_11_fu_1856_p2;
reg   [30:0] mul_ln51_11_reg_3594;
reg   [15:0] tmp_134_cast_reg_3599;
wire   [8:0] trunc_ln51_11_fu_1871_p1;
reg   [8:0] trunc_ln51_11_reg_3606;
wire   [0:0] icmp_ln143_1_fu_1893_p2;
wire   [15:0] delta_43_fu_1987_p3;
wire   [30:0] mul_ln51_12_fu_2000_p2;
reg   [30:0] mul_ln51_12_reg_3628;
reg   [15:0] tmp_139_cast_reg_3633;
wire   [8:0] trunc_ln51_12_fu_2015_p1;
reg   [8:0] trunc_ln51_12_reg_3640;
wire   [0:0] icmp_ln143_2_fu_2051_p2;
wire   [15:0] delta_46_fu_2145_p3;
wire   [30:0] mul_ln51_13_fu_2158_p2;
reg   [30:0] mul_ln51_13_reg_3662;
reg   [15:0] tmp_144_cast_reg_3667;
wire   [8:0] trunc_ln51_13_fu_2173_p1;
reg   [8:0] trunc_ln51_13_reg_3674;
wire   [0:0] icmp_ln143_3_fu_2200_p2;
wire   [15:0] delta_49_fu_2294_p3;
wire   [30:0] mul_ln51_14_fu_2307_p2;
reg   [30:0] mul_ln51_14_reg_3696;
reg   [15:0] tmp_149_cast_reg_3701;
wire   [8:0] trunc_ln51_14_fu_2322_p1;
reg   [8:0] trunc_ln51_14_reg_3708;
wire   [0:0] icmp_ln143_4_fu_2349_p2;
wire   [15:0] delta_52_fu_2443_p3;
wire   [0:0] icmp_ln143_5_fu_2472_p2;
wire   [0:0] icmp_ln143_6_fu_2567_p2;
wire   [0:0] icmp_ln143_7_fu_2651_p2;
reg    ap_predicate_op1070_write_state43;
reg    ap_block_state43_pp0_stage2_iter5_grp8;
wire   [15:0] delta_32_fu_1636_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_55_reg_319;
reg    ap_predicate_pred1092_state34;
wire   [15:0] ap_phi_reg_pp0_iter2_delta_55_reg_319;
reg   [15:0] ap_phi_reg_pp0_iter3_delta_55_reg_319;
wire   [15:0] delta_35_fu_1802_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_56_reg_345;
reg    ap_predicate_pred1184_state35;
wire   [15:0] ap_phi_reg_pp0_iter2_delta_56_reg_345;
reg   [15:0] ap_phi_reg_pp0_iter3_delta_56_reg_345;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_pred1205_state33;
wire   [15:0] delta_38_fu_1946_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_57_reg_371;
reg    ap_predicate_pred1262_state36;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_57_reg_371;
reg    ap_predicate_pred1283_state34;
wire   [15:0] delta_41_fu_2104_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_58_reg_397;
reg    ap_predicate_op874_write_state36;
reg    ap_block_state36_pp0_stage3_iter4_grp1;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_pred1335_state37;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_58_reg_397;
reg    ap_predicate_pred1360_state35;
wire   [15:0] delta_44_fu_2253_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_59_reg_423;
reg    ap_predicate_op912_write_state37;
reg    ap_block_state37_pp0_stage4_iter4_grp2;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_pred1417_state38;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_59_reg_423;
reg    ap_predicate_pred1440_state36;
wire   [15:0] delta_47_fu_2402_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_60_reg_449;
reg    ap_predicate_op950_write_state38;
reg    ap_block_state38_pp0_stage5_iter4_grp3;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_pred1499_state39;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_60_reg_449;
reg    ap_predicate_pred1522_state37;
wire   [15:0] delta_50_fu_2525_p3;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_61_reg_475;
reg    ap_predicate_op988_write_state39;
reg    ap_block_state39_pp0_stage6_iter4_grp4;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_pred1581_state40;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_61_reg_475;
reg    ap_predicate_pred1604_state38;
wire   [15:0] delta_53_fu_2620_p3;
reg   [15:0] ap_phi_reg_pp0_iter5_delta_62_reg_501;
reg    ap_predicate_pred1668_state41;
wire   [15:0] ap_phi_reg_pp0_iter3_delta_62_reg_501;
reg   [15:0] ap_phi_reg_pp0_iter4_delta_62_reg_501;
reg    ap_predicate_pred1680_state39;
wire   [63:0] zext_ln134_fu_592_p1;
reg   [6:0] pre_id_fu_148;
wire   [6:0] pre_id_3_fu_604_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_pre_id_2;
wire   [63:0] p_s_fu_1882_p5;
reg    ap_block_pp0_stage3_01001_grp1;
wire   [63:0] p_7_fu_2040_p5;
reg    ap_block_pp0_stage4_01001_grp2;
wire   [63:0] p_8_fu_2189_p5;
reg    ap_block_pp0_stage5_01001_grp3;
wire   [63:0] p_9_fu_2338_p5;
reg    ap_block_pp0_stage6_01001_grp4;
wire   [63:0] p_10_fu_2461_p5;
reg    ap_block_pp0_stage7_01001_grp5;
wire   [63:0] p_11_fu_2556_p5;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] p_12_fu_2640_p5;
reg    ap_block_pp0_stage1_01001_grp7;
wire   [63:0] p_0_fu_2668_p5;
reg    ap_block_pp0_stage2_01001_grp8;
reg    ap_block_pp0_stage3_11001_grp1;
reg    ap_block_pp0_stage4_11001_grp2;
reg    ap_block_pp0_stage5_11001_grp3;
reg    ap_block_pp0_stage6_11001_grp4;
reg    ap_block_pp0_stage7_11001_grp5;
reg    ap_block_pp0_stage2_11001_grp8;
reg    p_ZL15pre_spike_times_0_ce0_local;
reg    p_ZL15pre_spike_times_1_ce0_local;
reg    p_ZL15pre_spike_times_2_ce0_local;
reg    p_ZL15pre_spike_times_3_ce0_local;
reg    p_ZL15pre_spike_times_4_ce0_local;
reg    p_ZL15pre_spike_times_5_ce0_local;
reg    p_ZL15pre_spike_times_6_ce0_local;
reg    p_ZL15pre_spike_times_7_ce0_local;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage1_grp0;
wire    ap_block_pp0_stage2_grp0;
wire   [0:0] icmp_ln46_fu_703_p2;
wire   [0:0] icmp_ln46_16_fu_708_p2;
wire  signed [32:0] sext_ln53_fu_725_p1;
wire   [32:0] sub_ln53_fu_728_p2;
wire   [7:0] trunc_ln55_fu_739_p1;
wire   [23:0] grp_fu_750_p0;
wire  signed [15:0] grp_fu_750_p1;
wire   [7:0] trunc_ln48_fu_755_p1;
wire   [23:0] grp_fu_766_p0;
wire  signed [15:0] grp_fu_766_p1;
wire   [0:0] icmp_ln46_17_fu_771_p2;
wire   [0:0] icmp_ln46_18_fu_776_p2;
wire  signed [32:0] sext_ln53_8_fu_793_p1;
wire   [32:0] sub_ln53_8_fu_796_p2;
wire   [7:0] trunc_ln55_17_fu_807_p1;
wire   [23:0] grp_fu_818_p0;
wire  signed [15:0] grp_fu_818_p1;
wire   [7:0] trunc_ln48_17_fu_823_p1;
wire   [23:0] grp_fu_834_p0;
wire  signed [15:0] grp_fu_834_p1;
wire   [0:0] icmp_ln46_19_fu_839_p2;
wire   [0:0] icmp_ln46_20_fu_844_p2;
wire  signed [32:0] sext_ln53_9_fu_861_p1;
wire   [32:0] sub_ln53_9_fu_864_p2;
wire   [0:0] icmp_ln46_21_fu_881_p2;
wire   [0:0] icmp_ln46_22_fu_886_p2;
wire  signed [32:0] sext_ln53_10_fu_903_p1;
wire   [32:0] sub_ln53_10_fu_906_p2;
wire   [0:0] icmp_ln46_23_fu_923_p2;
wire   [0:0] icmp_ln46_24_fu_928_p2;
wire  signed [32:0] sext_ln53_11_fu_945_p1;
wire   [32:0] sub_ln53_11_fu_948_p2;
wire   [0:0] icmp_ln46_25_fu_965_p2;
wire   [0:0] icmp_ln46_26_fu_970_p2;
wire  signed [32:0] sext_ln53_12_fu_987_p1;
wire   [32:0] sub_ln53_12_fu_990_p2;
wire   [0:0] icmp_ln46_27_fu_1007_p2;
wire   [0:0] icmp_ln46_28_fu_1012_p2;
wire  signed [32:0] sext_ln53_13_fu_1029_p1;
wire   [32:0] sub_ln53_13_fu_1032_p2;
wire   [0:0] icmp_ln46_29_fu_1049_p2;
wire   [0:0] icmp_ln46_30_fu_1054_p2;
wire  signed [32:0] sext_ln53_14_fu_1071_p1;
wire   [32:0] sub_ln53_14_fu_1074_p2;
wire    ap_block_pp0_stage3_grp0;
wire   [23:0] grp_fu_1098_p0;
wire  signed [15:0] grp_fu_1098_p1;
wire   [23:0] grp_fu_1110_p0;
wire  signed [15:0] grp_fu_1110_p1;
wire   [23:0] grp_fu_1122_p0;
wire  signed [15:0] grp_fu_1122_p1;
wire   [23:0] grp_fu_1134_p0;
wire  signed [15:0] grp_fu_1134_p1;
wire    ap_block_pp0_stage4_grp0;
wire   [23:0] grp_fu_1146_p0;
wire  signed [15:0] grp_fu_1146_p1;
wire   [23:0] grp_fu_1158_p0;
wire  signed [15:0] grp_fu_1158_p1;
wire   [23:0] grp_fu_1170_p0;
wire  signed [15:0] grp_fu_1170_p1;
wire   [23:0] grp_fu_1182_p0;
wire  signed [15:0] grp_fu_1182_p1;
wire    ap_block_pp0_stage5_grp0;
wire   [23:0] grp_fu_1194_p0;
wire  signed [15:0] grp_fu_1194_p1;
wire   [23:0] grp_fu_1206_p0;
wire  signed [15:0] grp_fu_1206_p1;
wire   [23:0] grp_fu_1218_p0;
wire  signed [15:0] grp_fu_1218_p1;
wire   [23:0] grp_fu_1230_p0;
wire  signed [15:0] grp_fu_1230_p1;
wire   [15:0] grp_fu_766_p2;
wire   [15:0] dt_ratio_fu_1235_p1;
wire    ap_block_pp0_stage6_grp0;
wire   [15:0] dt_ratio_16_fu_1245_p1;
wire   [15:0] exp_decay_16_fu_1248_p2;
wire   [15:0] mul_ln51_fu_1272_p0;
wire  signed [15:0] mul_ln51_fu_1272_p1;
wire   [15:0] dt_ratio_18_fu_1291_p1;
wire   [15:0] dt_ratio_17_fu_1306_p1;
wire   [15:0] grp_fu_1134_p2;
wire   [15:0] dt_ratio_21_fu_1321_p1;
wire    ap_block_pp0_stage7_grp0;
wire   [15:0] tmp_s_fu_1338_p3;
wire   [0:0] icmp_ln51_fu_1345_p2;
wire   [15:0] add_ln51_fu_1351_p2;
wire   [0:0] tmp_60_fu_1331_p3;
wire   [15:0] select_ln51_fu_1356_p3;
wire   [15:0] mul_ln51_8_fu_1376_p0;
wire  signed [15:0] mul_ln51_8_fu_1376_p1;
wire   [15:0] dt_ratio_20_fu_1395_p1;
wire   [15:0] dt_ratio_19_fu_1410_p1;
wire   [15:0] dt_ratio_22_fu_1425_p1;
wire   [15:0] grp_fu_1158_p2;
wire   [15:0] dt_ratio_23_fu_1445_p1;
wire   [15:0] grp_fu_1182_p2;
wire   [15:0] dt_ratio_25_fu_1455_p1;
wire   [15:0] tmp_66_fu_1472_p3;
wire   [0:0] icmp_ln51_8_fu_1479_p2;
wire   [15:0] add_ln51_8_fu_1485_p2;
wire   [0:0] tmp_65_fu_1465_p3;
wire   [15:0] select_ln51_8_fu_1490_p3;
wire   [15:0] mul_ln51_9_fu_1510_p0;
wire  signed [15:0] mul_ln51_9_fu_1510_p1;
wire   [15:0] dt_ratio_24_fu_1529_p1;
wire   [15:0] dt_ratio_26_fu_1549_p1;
wire   [15:0] grp_fu_1206_p2;
wire   [15:0] dt_ratio_27_fu_1569_p1;
wire   [15:0] grp_fu_1230_p2;
wire   [15:0] dt_ratio_29_fu_1579_p1;
wire  signed [30:0] tmp_116_cast_fu_1589_p1;
wire   [30:0] grp_fu_2679_p3;
wire  signed [30:0] tmp_61_fu_1598_p1;
wire  signed [30:0] trunc_ln58_fu_1605_p0;
wire   [8:0] trunc_ln58_fu_1605_p1;
wire   [15:0] tmp_62_fu_1608_p3;
wire   [15:0] tmp_116_cast_fu_1589_p4;
wire   [0:0] icmp_ln58_fu_1616_p2;
wire   [15:0] add_ln58_fu_1622_p2;
wire   [0:0] tmp_61_fu_1598_p3;
wire   [15:0] select_ln58_fu_1628_p3;
wire   [15:0] tmp_73_fu_1652_p3;
wire   [0:0] icmp_ln51_9_fu_1659_p2;
wire   [15:0] add_ln51_9_fu_1665_p2;
wire   [0:0] tmp_72_fu_1645_p3;
wire   [15:0] select_ln51_9_fu_1670_p3;
wire   [15:0] mul_ln51_10_fu_1690_p0;
wire  signed [15:0] mul_ln51_10_fu_1690_p1;
wire   [15:0] dt_ratio_28_fu_1709_p1;
wire   [15:0] dt_ratio_30_fu_1729_p1;
wire  signed [30:0] tmp_121_cast_fu_1755_p1;
wire   [30:0] grp_fu_2689_p3;
wire  signed [30:0] tmp_67_fu_1764_p1;
wire  signed [30:0] trunc_ln58_8_fu_1771_p0;
wire   [8:0] trunc_ln58_8_fu_1771_p1;
wire   [15:0] tmp_68_fu_1774_p3;
wire   [15:0] tmp_121_cast_fu_1755_p4;
wire   [0:0] icmp_ln58_8_fu_1782_p2;
wire   [15:0] add_ln58_8_fu_1788_p2;
wire   [0:0] tmp_67_fu_1764_p3;
wire   [15:0] select_ln58_8_fu_1794_p3;
wire   [15:0] tmp_80_fu_1818_p3;
wire   [0:0] icmp_ln51_10_fu_1825_p2;
wire   [15:0] add_ln51_10_fu_1831_p2;
wire   [0:0] tmp_79_fu_1811_p3;
wire   [15:0] select_ln51_10_fu_1836_p3;
wire   [15:0] mul_ln51_11_fu_1856_p0;
wire  signed [15:0] mul_ln51_11_fu_1856_p1;
wire   [5:0] update_pre_id_fu_1875_p1;
wire   [7:0] zext_ln145_fu_1878_p1;
wire  signed [30:0] tmp_126_cast_fu_1899_p1;
wire   [30:0] grp_fu_2699_p3;
wire  signed [30:0] tmp_74_fu_1908_p1;
wire  signed [30:0] trunc_ln58_9_fu_1915_p0;
wire   [8:0] trunc_ln58_9_fu_1915_p1;
wire   [15:0] tmp_75_fu_1918_p3;
wire   [15:0] tmp_126_cast_fu_1899_p4;
wire   [0:0] icmp_ln58_9_fu_1926_p2;
wire   [15:0] add_ln58_9_fu_1932_p2;
wire   [0:0] tmp_74_fu_1908_p3;
wire   [15:0] select_ln58_9_fu_1938_p3;
wire   [15:0] tmp_87_fu_1962_p3;
wire   [0:0] icmp_ln51_11_fu_1969_p2;
wire   [15:0] add_ln51_11_fu_1975_p2;
wire   [0:0] tmp_86_fu_1955_p3;
wire   [15:0] select_ln51_11_fu_1980_p3;
wire   [15:0] mul_ln51_12_fu_2000_p0;
wire  signed [15:0] mul_ln51_12_fu_2000_p1;
wire   [4:0] tmp_70_fu_2019_p4;
wire   [5:0] or_ln_fu_2028_p3;
wire   [7:0] zext_ln151_fu_2036_p1;
wire  signed [30:0] tmp_131_cast_fu_2057_p1;
wire   [30:0] grp_fu_2709_p3;
wire  signed [30:0] tmp_81_fu_2066_p1;
wire  signed [30:0] trunc_ln58_10_fu_2073_p0;
wire   [8:0] trunc_ln58_10_fu_2073_p1;
wire   [15:0] tmp_82_fu_2076_p3;
wire   [15:0] tmp_131_cast_fu_2057_p4;
wire   [0:0] icmp_ln58_10_fu_2084_p2;
wire   [15:0] add_ln58_10_fu_2090_p2;
wire   [0:0] tmp_81_fu_2066_p3;
wire   [15:0] select_ln58_10_fu_2096_p3;
wire   [15:0] tmp_93_fu_2120_p3;
wire   [0:0] icmp_ln51_12_fu_2127_p2;
wire   [15:0] add_ln51_12_fu_2133_p2;
wire   [0:0] tmp_92_fu_2113_p3;
wire   [15:0] select_ln51_12_fu_2138_p3;
wire   [15:0] mul_ln51_13_fu_2158_p0;
wire  signed [15:0] mul_ln51_13_fu_2158_p1;
wire   [3:0] grp_fu_527_p4;
wire   [5:0] or_ln151_1_fu_2177_p3;
wire   [7:0] zext_ln151_1_fu_2185_p1;
wire  signed [30:0] tmp_136_cast_fu_2206_p1;
wire   [30:0] grp_fu_2719_p3;
wire  signed [30:0] tmp_88_fu_2215_p1;
wire  signed [30:0] trunc_ln58_11_fu_2222_p0;
wire   [8:0] trunc_ln58_11_fu_2222_p1;
wire   [15:0] tmp_89_fu_2225_p3;
wire   [15:0] tmp_136_cast_fu_2206_p4;
wire   [0:0] icmp_ln58_11_fu_2233_p2;
wire   [15:0] add_ln58_11_fu_2239_p2;
wire   [0:0] tmp_88_fu_2215_p3;
wire   [15:0] select_ln58_11_fu_2245_p3;
wire   [15:0] tmp_100_fu_2269_p3;
wire   [0:0] icmp_ln51_13_fu_2276_p2;
wire   [15:0] add_ln51_13_fu_2282_p2;
wire   [0:0] tmp_99_fu_2262_p3;
wire   [15:0] select_ln51_13_fu_2287_p3;
wire   [15:0] mul_ln51_14_fu_2307_p0;
wire  signed [15:0] mul_ln51_14_fu_2307_p1;
wire   [5:0] or_ln151_3_fu_2326_p3;
wire   [7:0] zext_ln151_2_fu_2334_p1;
wire  signed [30:0] tmp_141_cast_fu_2355_p1;
wire   [30:0] grp_fu_2729_p3;
wire  signed [30:0] tmp_94_fu_2364_p1;
wire  signed [30:0] trunc_ln58_12_fu_2371_p0;
wire   [8:0] trunc_ln58_12_fu_2371_p1;
wire   [15:0] tmp_95_fu_2374_p3;
wire   [15:0] tmp_141_cast_fu_2355_p4;
wire   [0:0] icmp_ln58_12_fu_2382_p2;
wire   [15:0] add_ln58_12_fu_2388_p2;
wire   [0:0] tmp_94_fu_2364_p3;
wire   [15:0] select_ln58_12_fu_2394_p3;
wire   [15:0] tmp_106_fu_2418_p3;
wire   [0:0] icmp_ln51_14_fu_2425_p2;
wire   [15:0] add_ln51_14_fu_2431_p2;
wire   [0:0] tmp_105_fu_2411_p3;
wire   [15:0] select_ln51_14_fu_2436_p3;
wire   [5:0] or_ln151_4_fu_2450_p3;
wire   [7:0] zext_ln151_3_fu_2457_p1;
wire  signed [30:0] tmp_146_cast_fu_2478_p1;
wire   [30:0] grp_fu_2739_p3;
wire  signed [30:0] tmp_101_fu_2487_p1;
wire  signed [30:0] trunc_ln58_13_fu_2494_p0;
wire   [8:0] trunc_ln58_13_fu_2494_p1;
wire   [15:0] tmp_102_fu_2497_p3;
wire   [15:0] tmp_146_cast_fu_2478_p4;
wire   [0:0] icmp_ln58_13_fu_2505_p2;
wire   [15:0] add_ln58_13_fu_2511_p2;
wire   [0:0] tmp_101_fu_2487_p3;
wire   [15:0] select_ln58_13_fu_2517_p3;
wire   [0:0] tmp_97_fu_2534_p3;
wire   [5:0] or_ln151_7_fu_2541_p5;
wire   [7:0] zext_ln151_4_fu_2552_p1;
wire  signed [30:0] tmp_151_cast_fu_2573_p1;
wire   [30:0] grp_fu_2749_p3;
wire  signed [30:0] tmp_107_fu_2582_p1;
wire  signed [30:0] trunc_ln58_14_fu_2589_p0;
wire   [8:0] trunc_ln58_14_fu_2589_p1;
wire   [15:0] tmp_108_fu_2592_p3;
wire   [15:0] tmp_151_cast_fu_2573_p4;
wire   [0:0] icmp_ln58_14_fu_2600_p2;
wire   [15:0] add_ln58_14_fu_2606_p2;
wire   [0:0] tmp_107_fu_2582_p3;
wire   [15:0] select_ln58_14_fu_2612_p3;
wire   [5:0] or_ln151_s_fu_2629_p3;
wire   [7:0] zext_ln151_5_fu_2636_p1;
wire   [5:0] or_ln151_2_fu_2657_p3;
wire   [7:0] zext_ln151_6_fu_2664_p1;
wire  signed [15:0] grp_fu_2679_p0;
wire   [15:0] grp_fu_2679_p1;
wire   [0:0] grp_fu_2679_p2;
wire  signed [15:0] grp_fu_2689_p0;
wire   [15:0] grp_fu_2689_p1;
wire   [0:0] grp_fu_2689_p2;
wire  signed [15:0] grp_fu_2699_p0;
wire   [15:0] grp_fu_2699_p1;
wire   [0:0] grp_fu_2699_p2;
wire  signed [15:0] grp_fu_2709_p0;
wire   [15:0] grp_fu_2709_p1;
wire   [0:0] grp_fu_2709_p2;
wire  signed [15:0] grp_fu_2719_p0;
wire   [15:0] grp_fu_2719_p1;
wire   [0:0] grp_fu_2719_p2;
wire  signed [15:0] grp_fu_2729_p0;
wire   [15:0] grp_fu_2729_p1;
wire   [0:0] grp_fu_2729_p2;
wire  signed [15:0] grp_fu_2739_p0;
wire   [15:0] grp_fu_2739_p1;
wire   [0:0] grp_fu_2739_p2;
wire  signed [15:0] grp_fu_2749_p0;
wire   [15:0] grp_fu_2749_p1;
wire   [0:0] grp_fu_2749_p2;
reg    grp_fu_750_ce;
reg    grp_fu_766_ce;
reg    grp_fu_818_ce;
reg    grp_fu_834_ce;
reg    grp_fu_1098_ce;
reg    grp_fu_1110_ce;
reg    grp_fu_1122_ce;
reg    grp_fu_1134_ce;
reg    grp_fu_1146_ce;
reg    grp_fu_1158_ce;
reg    grp_fu_1170_ce;
reg    grp_fu_1182_ce;
reg    grp_fu_1194_ce;
reg    grp_fu_1206_ce;
reg    grp_fu_1218_ce;
reg    grp_fu_1230_ce;
reg    ap_predicate_pred1090_state31;
reg    ap_predicate_pred1238_state31;
reg    ap_predicate_pred1311_state32;
reg    ap_predicate_pred1392_state32;
reg    ap_predicate_pred1474_state33;
reg    ap_predicate_pred1555_state33;
reg    ap_predicate_pred1637_state34;
reg    ap_predicate_pred1711_state34;
reg    grp_fu_2679_ce;
reg    grp_fu_2689_ce;
reg    grp_fu_2699_ce;
reg    grp_fu_2709_ce;
reg    grp_fu_2719_ce;
reg    grp_fu_2729_ce;
reg    grp_fu_2739_ce;
reg    grp_fu_2749_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage2;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [30:0] grp_fu_2679_p10;
wire   [30:0] grp_fu_2689_p10;
wire   [30:0] grp_fu_2699_p10;
wire   [30:0] grp_fu_2709_p10;
wire   [30:0] grp_fu_2719_p10;
wire   [30:0] grp_fu_2729_p10;
wire   [30:0] grp_fu_2739_p10;
wire   [30:0] grp_fu_2749_p10;
wire   [30:0] mul_ln51_10_fu_1690_p00;
wire   [30:0] mul_ln51_11_fu_1856_p00;
wire   [30:0] mul_ln51_12_fu_2000_p00;
wire   [30:0] mul_ln51_13_fu_2158_p00;
wire   [30:0] mul_ln51_14_fu_2307_p00;
wire   [30:0] mul_ln51_8_fu_1376_p00;
wire   [30:0] mul_ln51_9_fu_1510_p00;
wire   [30:0] mul_ln51_fu_1272_p00;
reg    ap_condition_1126;
reg    ap_condition_1122;
reg    ap_condition_1657;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 pre_id_fu_148 = 7'd0;
#0 ap_done_reg = 1'b0;
end

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_750_p0),
    .din1(grp_fu_750_p1),
    .ce(grp_fu_750_ce),
    .dout(grp_fu_750_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_766_p0),
    .din1(grp_fu_766_p1),
    .ce(grp_fu_766_ce),
    .dout(grp_fu_766_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_818_p0),
    .din1(grp_fu_818_p1),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_834_p0),
    .din1(grp_fu_834_p1),
    .ce(grp_fu_834_ce),
    .dout(grp_fu_834_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1098_p0),
    .din1(grp_fu_1098_p1),
    .ce(grp_fu_1098_ce),
    .dout(grp_fu_1098_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1110_p0),
    .din1(grp_fu_1110_p1),
    .ce(grp_fu_1110_ce),
    .dout(grp_fu_1110_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1122_p0),
    .din1(grp_fu_1122_p1),
    .ce(grp_fu_1122_ce),
    .dout(grp_fu_1122_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1134_p0),
    .din1(grp_fu_1134_p1),
    .ce(grp_fu_1134_ce),
    .dout(grp_fu_1134_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1146_p0),
    .din1(grp_fu_1146_p1),
    .ce(grp_fu_1146_ce),
    .dout(grp_fu_1146_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1158_p0),
    .din1(grp_fu_1158_p1),
    .ce(grp_fu_1158_ce),
    .dout(grp_fu_1158_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1170_p0),
    .din1(grp_fu_1170_p1),
    .ce(grp_fu_1170_ce),
    .dout(grp_fu_1170_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1182_p0),
    .din1(grp_fu_1182_p1),
    .ce(grp_fu_1182_ce),
    .dout(grp_fu_1182_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1194_p0),
    .din1(grp_fu_1194_p1),
    .ce(grp_fu_1194_ce),
    .dout(grp_fu_1194_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1206_p0),
    .din1(grp_fu_1206_p1),
    .ce(grp_fu_1206_ce),
    .dout(grp_fu_1206_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1218_p0),
    .din1(grp_fu_1218_p1),
    .ce(grp_fu_1218_ce),
    .dout(grp_fu_1218_p2)
);

snn_top_hls_sdiv_24ns_16s_16_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 28 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
sdiv_24ns_16s_16_28_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1230_p0),
    .din1(grp_fu_1230_p1),
    .ce(grp_fu_1230_ce),
    .dout(grp_fu_1230_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U121(
    .din0(mul_ln51_fu_1272_p0),
    .din1(mul_ln51_fu_1272_p1),
    .dout(mul_ln51_fu_1272_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U122(
    .din0(mul_ln51_8_fu_1376_p0),
    .din1(mul_ln51_8_fu_1376_p1),
    .dout(mul_ln51_8_fu_1376_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U123(
    .din0(mul_ln51_9_fu_1510_p0),
    .din1(mul_ln51_9_fu_1510_p1),
    .dout(mul_ln51_9_fu_1510_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U124(
    .din0(mul_ln51_10_fu_1690_p0),
    .din1(mul_ln51_10_fu_1690_p1),
    .dout(mul_ln51_10_fu_1690_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U125(
    .din0(mul_ln51_11_fu_1856_p0),
    .din1(mul_ln51_11_fu_1856_p1),
    .dout(mul_ln51_11_fu_1856_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U126(
    .din0(mul_ln51_12_fu_2000_p0),
    .din1(mul_ln51_12_fu_2000_p1),
    .dout(mul_ln51_12_fu_2000_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U127(
    .din0(mul_ln51_13_fu_2158_p0),
    .din1(mul_ln51_13_fu_2158_p1),
    .dout(mul_ln51_13_fu_2158_p2)
);

snn_top_hls_mul_16ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16ns_16s_31_1_1_U128(
    .din0(mul_ln51_14_fu_2307_p0),
    .din1(mul_ln51_14_fu_2307_p1),
    .dout(mul_ln51_14_fu_2307_p2)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2679_p0),
    .din1(grp_fu_2679_p1),
    .din2(grp_fu_2679_p2),
    .ce(grp_fu_2679_ce),
    .dout(grp_fu_2679_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2689_p0),
    .din1(grp_fu_2689_p1),
    .din2(grp_fu_2689_p2),
    .ce(grp_fu_2689_ce),
    .dout(grp_fu_2689_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2699_p0),
    .din1(grp_fu_2699_p1),
    .din2(grp_fu_2699_p2),
    .ce(grp_fu_2699_ce),
    .dout(grp_fu_2699_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2709_p0),
    .din1(grp_fu_2709_p1),
    .din2(grp_fu_2709_p2),
    .ce(grp_fu_2709_ce),
    .dout(grp_fu_2709_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2719_p0),
    .din1(grp_fu_2719_p1),
    .din2(grp_fu_2719_p2),
    .ce(grp_fu_2719_ce),
    .dout(grp_fu_2719_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2729_p0),
    .din1(grp_fu_2729_p1),
    .din2(grp_fu_2729_p2),
    .ce(grp_fu_2729_ce),
    .dout(grp_fu_2729_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2739_p0),
    .din1(grp_fu_2739_p1),
    .din2(grp_fu_2739_p2),
    .ce(grp_fu_2739_ce),
    .dout(grp_fu_2739_p3)
);

snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 31 ))
mac_mulsub_16s_16ns_1ns_31_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2749_p0),
    .din1(grp_fu_2749_p1),
    .din2(grp_fu_2749_p2),
    .ce(grp_fu_2749_ce),
    .dout(grp_fu_2749_p3)
);

snn_top_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1122)) begin
        if ((1'b1 == ap_condition_1126)) begin
            ap_phi_reg_pp0_iter4_delta_55_reg_319 <= delta_fu_1363_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_delta_55_reg_319 <= ap_phi_reg_pp0_iter3_delta_55_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_pred1205_state33 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_56_reg_345 <= delta_34_fu_1497_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_56_reg_345 <= ap_phi_reg_pp0_iter3_delta_56_reg_345;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_9_fu_1419_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'd1 == and_ln46_9_reg_3090_pp0_iter3_reg) & (icmp_ln139_2_reg_2962_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln57_9_fu_1404_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'd0 == and_ln46_9_reg_3090_pp0_iter3_reg) & (icmp_ln53_9_reg_3098_pp0_iter3_reg == 1'd1) & (tmp_71_reg_3094_pp0_iter3_reg == 1'd1) & (icmp_ln139_2_reg_2962_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        ap_phi_reg_pp0_iter4_delta_57_reg_371 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1283_state34 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_57_reg_371 <= delta_37_fu_1677_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_57_reg_371 <= ap_phi_reg_pp0_iter3_delta_57_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_10_fu_1440_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'd1 == and_ln46_10_reg_3112_pp0_iter3_reg) & (icmp_ln139_3_reg_2976_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln57_10_fu_1434_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln53_10_reg_3120_pp0_iter3_reg == 1'd1) & (tmp_78_reg_3116_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_10_reg_3112_pp0_iter3_reg) & (icmp_ln139_3_reg_2976_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        ap_phi_reg_pp0_iter4_delta_58_reg_397 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred1360_state35 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_58_reg_397 <= delta_40_fu_1843_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_58_reg_397 <= ap_phi_reg_pp0_iter3_delta_58_reg_397;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_11_fu_1544_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'd1 == and_ln46_11_reg_3134_pp0_iter3_reg) & (icmp_ln139_4_reg_2990_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln57_11_fu_1538_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (icmp_ln53_11_reg_3142_pp0_iter3_reg == 1'd1) & (tmp_85_reg_3138_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_11_reg_3134_pp0_iter3_reg) & (icmp_ln139_4_reg_2990_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter4_delta_59_reg_423 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1440_state36 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_59_reg_423 <= delta_43_fu_1987_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_59_reg_423 <= ap_phi_reg_pp0_iter3_delta_59_reg_423;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_12_fu_1564_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'd1 == and_ln46_12_reg_3156_pp0_iter3_reg) & (icmp_ln139_5_reg_3004_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln57_12_fu_1558_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (icmp_ln53_12_reg_3164_pp0_iter3_reg == 1'd1) & (tmp_91_reg_3160_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_12_reg_3156_pp0_iter3_reg) & (icmp_ln139_5_reg_3004_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter4_delta_60_reg_449 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_pred1522_state37 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_60_reg_449 <= delta_46_fu_2145_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_60_reg_449 <= ap_phi_reg_pp0_iter3_delta_60_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln50_13_fu_1724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'd1 == and_ln46_13_reg_3178_pp0_iter3_reg) & (icmp_ln139_6_reg_3018_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln57_13_fu_1718_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln53_13_reg_3186_pp0_iter3_reg == 1'd1) & (tmp_98_reg_3182_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_13_reg_3178_pp0_iter3_reg) & (icmp_ln139_6_reg_3018_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter4_delta_61_reg_475 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1604_state38 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_61_reg_475 <= delta_49_fu_2294_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_61_reg_475 <= ap_phi_reg_pp0_iter3_delta_61_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'd1 == and_ln46_14_reg_3200_pp0_iter3_reg) & (icmp_ln139_7_reg_3032_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln50_14_fu_1744_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln53_14_reg_3208_pp0_iter3_reg == 1'd1) & (tmp_104_reg_3204_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_14_reg_3200_pp0_iter3_reg) & (icmp_ln139_7_reg_3032_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln57_14_fu_1738_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter4_delta_62_reg_501 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_pred1680_state39 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_delta_62_reg_501 <= delta_52_fu_2443_p3;
    end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_delta_62_reg_501 <= ap_phi_reg_pp0_iter3_delta_62_reg_501;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1092_state34 == 1'b1))) begin
        delta_55_reg_319 <= delta_32_fu_1636_p3;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delta_55_reg_319 <= ap_phi_reg_pp0_iter4_delta_55_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred1184_state35 == 1'b1))) begin
        delta_56_reg_345 <= delta_35_fu_1802_p3;
    end else if ((((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        delta_56_reg_345 <= ap_phi_reg_pp0_iter4_delta_56_reg_345;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1262_state36 == 1'b1))) begin
        delta_57_reg_371 <= delta_38_fu_1946_p3;
    end else if ((((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        delta_57_reg_371 <= ap_phi_reg_pp0_iter4_delta_57_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_pred1335_state37 == 1'b1))) begin
        delta_58_reg_397 <= delta_41_fu_2104_p3;
    end else if ((((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        delta_58_reg_397 <= ap_phi_reg_pp0_iter4_delta_58_reg_397;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1417_state38 == 1'b1))) begin
        delta_59_reg_423 <= delta_44_fu_2253_p3;
    end else if ((((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        delta_59_reg_423 <= ap_phi_reg_pp0_iter4_delta_59_reg_423;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_pred1499_state39 == 1'b1))) begin
        delta_60_reg_449 <= delta_47_fu_2402_p3;
    end else if ((((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        delta_60_reg_449 <= ap_phi_reg_pp0_iter4_delta_60_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_pred1581_state40 == 1'b1))) begin
        delta_61_reg_475 <= delta_50_fu_2525_p3;
    end else if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        delta_61_reg_475 <= ap_phi_reg_pp0_iter4_delta_61_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1657)) begin
        if ((ap_predicate_pred1668_state41 == 1'b1)) begin
            delta_62_reg_501 <= delta_53_fu_2620_p3;
        end else if ((1'b1 == 1'b1)) begin
            delta_62_reg_501 <= ap_phi_reg_pp0_iter5_delta_62_reg_501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_574_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            pre_id_fu_148 <= pre_id_3_fu_604_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            pre_id_fu_148 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln46_10_reg_3112 <= and_ln46_10_fu_890_p2;
        and_ln46_10_reg_3112_pp0_iter1_reg <= and_ln46_10_reg_3112;
        and_ln46_10_reg_3112_pp0_iter2_reg <= and_ln46_10_reg_3112_pp0_iter1_reg;
        and_ln46_10_reg_3112_pp0_iter3_reg <= and_ln46_10_reg_3112_pp0_iter2_reg;
        and_ln46_10_reg_3112_pp0_iter4_reg <= and_ln46_10_reg_3112_pp0_iter3_reg;
        and_ln46_11_reg_3134 <= and_ln46_11_fu_932_p2;
        and_ln46_11_reg_3134_pp0_iter1_reg <= and_ln46_11_reg_3134;
        and_ln46_11_reg_3134_pp0_iter2_reg <= and_ln46_11_reg_3134_pp0_iter1_reg;
        and_ln46_11_reg_3134_pp0_iter3_reg <= and_ln46_11_reg_3134_pp0_iter2_reg;
        and_ln46_11_reg_3134_pp0_iter4_reg <= and_ln46_11_reg_3134_pp0_iter3_reg;
        and_ln46_12_reg_3156 <= and_ln46_12_fu_974_p2;
        and_ln46_12_reg_3156_pp0_iter1_reg <= and_ln46_12_reg_3156;
        and_ln46_12_reg_3156_pp0_iter2_reg <= and_ln46_12_reg_3156_pp0_iter1_reg;
        and_ln46_12_reg_3156_pp0_iter3_reg <= and_ln46_12_reg_3156_pp0_iter2_reg;
        and_ln46_12_reg_3156_pp0_iter4_reg <= and_ln46_12_reg_3156_pp0_iter3_reg;
        and_ln46_13_reg_3178 <= and_ln46_13_fu_1016_p2;
        and_ln46_13_reg_3178_pp0_iter1_reg <= and_ln46_13_reg_3178;
        and_ln46_13_reg_3178_pp0_iter2_reg <= and_ln46_13_reg_3178_pp0_iter1_reg;
        and_ln46_13_reg_3178_pp0_iter3_reg <= and_ln46_13_reg_3178_pp0_iter2_reg;
        and_ln46_13_reg_3178_pp0_iter4_reg <= and_ln46_13_reg_3178_pp0_iter3_reg;
        and_ln46_14_reg_3200 <= and_ln46_14_fu_1058_p2;
        and_ln46_14_reg_3200_pp0_iter1_reg <= and_ln46_14_reg_3200;
        and_ln46_14_reg_3200_pp0_iter2_reg <= and_ln46_14_reg_3200_pp0_iter1_reg;
        and_ln46_14_reg_3200_pp0_iter3_reg <= and_ln46_14_reg_3200_pp0_iter2_reg;
        and_ln46_14_reg_3200_pp0_iter4_reg <= and_ln46_14_reg_3200_pp0_iter3_reg;
        and_ln46_8_reg_3068 <= and_ln46_8_fu_780_p2;
        and_ln46_8_reg_3068_pp0_iter1_reg <= and_ln46_8_reg_3068;
        and_ln46_8_reg_3068_pp0_iter2_reg <= and_ln46_8_reg_3068_pp0_iter1_reg;
        and_ln46_8_reg_3068_pp0_iter3_reg <= and_ln46_8_reg_3068_pp0_iter2_reg;
        and_ln46_9_reg_3090 <= and_ln46_9_fu_848_p2;
        and_ln46_9_reg_3090_pp0_iter1_reg <= and_ln46_9_reg_3090;
        and_ln46_9_reg_3090_pp0_iter2_reg <= and_ln46_9_reg_3090_pp0_iter1_reg;
        and_ln46_9_reg_3090_pp0_iter3_reg <= and_ln46_9_reg_3090_pp0_iter2_reg;
        and_ln46_reg_3046 <= and_ln46_fu_712_p2;
        and_ln46_reg_3046_pp0_iter1_reg <= and_ln46_reg_3046;
        and_ln46_reg_3046_pp0_iter2_reg <= and_ln46_reg_3046_pp0_iter1_reg;
        and_ln46_reg_3046_pp0_iter3_reg <= and_ln46_reg_3046_pp0_iter2_reg;
        ap_predicate_pred1262_state36 <= ((icmp_ln57_9_reg_3404 == 1'd1) & (1'd0 == and_ln46_9_reg_3090_pp0_iter3_reg) & (icmp_ln53_9_reg_3098_pp0_iter3_reg == 1'd1) & (tmp_71_reg_3094_pp0_iter3_reg == 1'd1) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln139_2_reg_2962_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1440_state36 <= ((icmp_ln50_11_reg_3488 == 1'd1) & (1'd1 == and_ln46_11_reg_3134_pp0_iter3_reg) & (icmp_ln139_4_reg_2990_pp0_iter4_reg == 1'd0) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        icmp_ln143_reg_3580 <= icmp_ln143_fu_1749_p2;
        icmp_ln53_10_reg_3120 <= icmp_ln53_10_fu_912_p2;
        icmp_ln53_10_reg_3120_pp0_iter1_reg <= icmp_ln53_10_reg_3120;
        icmp_ln53_10_reg_3120_pp0_iter2_reg <= icmp_ln53_10_reg_3120_pp0_iter1_reg;
        icmp_ln53_10_reg_3120_pp0_iter3_reg <= icmp_ln53_10_reg_3120_pp0_iter2_reg;
        icmp_ln53_10_reg_3120_pp0_iter4_reg <= icmp_ln53_10_reg_3120_pp0_iter3_reg;
        icmp_ln53_11_reg_3142 <= icmp_ln53_11_fu_954_p2;
        icmp_ln53_11_reg_3142_pp0_iter1_reg <= icmp_ln53_11_reg_3142;
        icmp_ln53_11_reg_3142_pp0_iter2_reg <= icmp_ln53_11_reg_3142_pp0_iter1_reg;
        icmp_ln53_11_reg_3142_pp0_iter3_reg <= icmp_ln53_11_reg_3142_pp0_iter2_reg;
        icmp_ln53_11_reg_3142_pp0_iter4_reg <= icmp_ln53_11_reg_3142_pp0_iter3_reg;
        icmp_ln53_12_reg_3164 <= icmp_ln53_12_fu_996_p2;
        icmp_ln53_12_reg_3164_pp0_iter1_reg <= icmp_ln53_12_reg_3164;
        icmp_ln53_12_reg_3164_pp0_iter2_reg <= icmp_ln53_12_reg_3164_pp0_iter1_reg;
        icmp_ln53_12_reg_3164_pp0_iter3_reg <= icmp_ln53_12_reg_3164_pp0_iter2_reg;
        icmp_ln53_12_reg_3164_pp0_iter4_reg <= icmp_ln53_12_reg_3164_pp0_iter3_reg;
        icmp_ln53_13_reg_3186 <= icmp_ln53_13_fu_1038_p2;
        icmp_ln53_13_reg_3186_pp0_iter1_reg <= icmp_ln53_13_reg_3186;
        icmp_ln53_13_reg_3186_pp0_iter2_reg <= icmp_ln53_13_reg_3186_pp0_iter1_reg;
        icmp_ln53_13_reg_3186_pp0_iter3_reg <= icmp_ln53_13_reg_3186_pp0_iter2_reg;
        icmp_ln53_13_reg_3186_pp0_iter4_reg <= icmp_ln53_13_reg_3186_pp0_iter3_reg;
        icmp_ln53_14_reg_3208 <= icmp_ln53_14_fu_1080_p2;
        icmp_ln53_14_reg_3208_pp0_iter1_reg <= icmp_ln53_14_reg_3208;
        icmp_ln53_14_reg_3208_pp0_iter2_reg <= icmp_ln53_14_reg_3208_pp0_iter1_reg;
        icmp_ln53_14_reg_3208_pp0_iter3_reg <= icmp_ln53_14_reg_3208_pp0_iter2_reg;
        icmp_ln53_14_reg_3208_pp0_iter4_reg <= icmp_ln53_14_reg_3208_pp0_iter3_reg;
        icmp_ln53_8_reg_3076 <= icmp_ln53_8_fu_802_p2;
        icmp_ln53_8_reg_3076_pp0_iter1_reg <= icmp_ln53_8_reg_3076;
        icmp_ln53_8_reg_3076_pp0_iter2_reg <= icmp_ln53_8_reg_3076_pp0_iter1_reg;
        icmp_ln53_8_reg_3076_pp0_iter3_reg <= icmp_ln53_8_reg_3076_pp0_iter2_reg;
        icmp_ln53_9_reg_3098 <= icmp_ln53_9_fu_870_p2;
        icmp_ln53_9_reg_3098_pp0_iter1_reg <= icmp_ln53_9_reg_3098;
        icmp_ln53_9_reg_3098_pp0_iter2_reg <= icmp_ln53_9_reg_3098_pp0_iter1_reg;
        icmp_ln53_9_reg_3098_pp0_iter3_reg <= icmp_ln53_9_reg_3098_pp0_iter2_reg;
        icmp_ln53_reg_3054 <= icmp_ln53_fu_734_p2;
        icmp_ln53_reg_3054_pp0_iter1_reg <= icmp_ln53_reg_3054;
        icmp_ln53_reg_3054_pp0_iter2_reg <= icmp_ln53_reg_3054_pp0_iter1_reg;
        icmp_ln53_reg_3054_pp0_iter3_reg <= icmp_ln53_reg_3054_pp0_iter2_reg;
        mul_ln51_11_reg_3594 <= mul_ln51_11_fu_1856_p2;
        tmp_104_reg_3204 <= dt_14_reg_3036[32'd31];
        tmp_104_reg_3204_pp0_iter1_reg <= tmp_104_reg_3204;
        tmp_104_reg_3204_pp0_iter2_reg <= tmp_104_reg_3204_pp0_iter1_reg;
        tmp_104_reg_3204_pp0_iter3_reg <= tmp_104_reg_3204_pp0_iter2_reg;
        tmp_104_reg_3204_pp0_iter4_reg <= tmp_104_reg_3204_pp0_iter3_reg;
        tmp_134_cast_reg_3599 <= {{mul_ln51_11_fu_1856_p2[24:9]}};
        tmp_59_reg_3050 <= dt_reg_2938[32'd31];
        tmp_59_reg_3050_pp0_iter1_reg <= tmp_59_reg_3050;
        tmp_59_reg_3050_pp0_iter2_reg <= tmp_59_reg_3050_pp0_iter1_reg;
        tmp_59_reg_3050_pp0_iter3_reg <= tmp_59_reg_3050_pp0_iter2_reg;
        tmp_64_reg_3072 <= dt_8_reg_2952[32'd31];
        tmp_64_reg_3072_pp0_iter1_reg <= tmp_64_reg_3072;
        tmp_64_reg_3072_pp0_iter2_reg <= tmp_64_reg_3072_pp0_iter1_reg;
        tmp_64_reg_3072_pp0_iter3_reg <= tmp_64_reg_3072_pp0_iter2_reg;
        tmp_71_reg_3094 <= dt_9_reg_2966[32'd31];
        tmp_71_reg_3094_pp0_iter1_reg <= tmp_71_reg_3094;
        tmp_71_reg_3094_pp0_iter2_reg <= tmp_71_reg_3094_pp0_iter1_reg;
        tmp_71_reg_3094_pp0_iter3_reg <= tmp_71_reg_3094_pp0_iter2_reg;
        tmp_78_reg_3116 <= dt_10_reg_2980[32'd31];
        tmp_78_reg_3116_pp0_iter1_reg <= tmp_78_reg_3116;
        tmp_78_reg_3116_pp0_iter2_reg <= tmp_78_reg_3116_pp0_iter1_reg;
        tmp_78_reg_3116_pp0_iter3_reg <= tmp_78_reg_3116_pp0_iter2_reg;
        tmp_78_reg_3116_pp0_iter4_reg <= tmp_78_reg_3116_pp0_iter3_reg;
        tmp_85_reg_3138 <= dt_11_reg_2994[32'd31];
        tmp_85_reg_3138_pp0_iter1_reg <= tmp_85_reg_3138;
        tmp_85_reg_3138_pp0_iter2_reg <= tmp_85_reg_3138_pp0_iter1_reg;
        tmp_85_reg_3138_pp0_iter3_reg <= tmp_85_reg_3138_pp0_iter2_reg;
        tmp_85_reg_3138_pp0_iter4_reg <= tmp_85_reg_3138_pp0_iter3_reg;
        tmp_91_reg_3160 <= dt_12_reg_3008[32'd31];
        tmp_91_reg_3160_pp0_iter1_reg <= tmp_91_reg_3160;
        tmp_91_reg_3160_pp0_iter2_reg <= tmp_91_reg_3160_pp0_iter1_reg;
        tmp_91_reg_3160_pp0_iter3_reg <= tmp_91_reg_3160_pp0_iter2_reg;
        tmp_91_reg_3160_pp0_iter4_reg <= tmp_91_reg_3160_pp0_iter3_reg;
        tmp_98_reg_3182 <= dt_13_reg_3022[32'd31];
        tmp_98_reg_3182_pp0_iter1_reg <= tmp_98_reg_3182;
        tmp_98_reg_3182_pp0_iter2_reg <= tmp_98_reg_3182_pp0_iter1_reg;
        tmp_98_reg_3182_pp0_iter3_reg <= tmp_98_reg_3182_pp0_iter2_reg;
        tmp_98_reg_3182_pp0_iter4_reg <= tmp_98_reg_3182_pp0_iter3_reg;
        trunc_ln48_19_reg_3107 <= trunc_ln48_19_fu_878_p1;
        trunc_ln48_21_reg_3129 <= trunc_ln48_21_fu_920_p1;
        trunc_ln48_23_reg_3151 <= trunc_ln48_23_fu_962_p1;
        trunc_ln48_25_reg_3173 <= trunc_ln48_25_fu_1004_p1;
        trunc_ln48_27_reg_3195 <= trunc_ln48_27_fu_1046_p1;
        trunc_ln48_29_reg_3217 <= trunc_ln48_29_fu_1088_p1;
        trunc_ln51_11_reg_3606 <= trunc_ln51_11_fu_1871_p1;
        trunc_ln55_19_reg_3102 <= trunc_ln55_19_fu_875_p1;
        trunc_ln55_21_reg_3124 <= trunc_ln55_21_fu_917_p1;
        trunc_ln55_23_reg_3146 <= trunc_ln55_23_fu_959_p1;
        trunc_ln55_25_reg_3168 <= trunc_ln55_25_fu_1001_p1;
        trunc_ln55_27_reg_3190 <= trunc_ln55_27_fu_1043_p1;
        trunc_ln55_29_reg_3212 <= trunc_ln55_29_fu_1085_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter5_delta_62_reg_501 <= ap_phi_reg_pp0_iter4_delta_62_reg_501;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_predicate_pred1090_state31 <= ((1'd0 == and_ln46_reg_3046_pp0_iter3_reg) & (icmp_ln53_reg_3054_pp0_iter3_reg == 1'd1) & (tmp_59_reg_3050_pp0_iter3_reg == 1'd1) & (icmp_ln139_reg_2934_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1238_state31 <= ((1'd0 == and_ln46_8_reg_3068_pp0_iter3_reg) & (icmp_ln53_8_reg_3076_pp0_iter3_reg == 1'd1) & (tmp_64_reg_3072_pp0_iter3_reg == 1'd1) & (icmp_ln139_1_reg_2948_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1499_state39 <= ((icmp_ln57_12_reg_3497 == 1'd1) & (icmp_ln53_12_reg_3164_pp0_iter4_reg == 1'd1) & (tmp_91_reg_3160_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_12_reg_3156_pp0_iter4_reg) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln139_5_reg_3004_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1680_state39 <= ((1'd1 == and_ln46_14_reg_3200_pp0_iter4_reg) & (icmp_ln139_7_reg_3032_pp0_iter4_reg == 1'd0) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln50_14_reg_3576 == 1'd1));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_predicate_pred1092_state34 <= ((icmp_ln57_reg_3303 == 1'd1) & (1'd0 == and_ln46_reg_3046_pp0_iter3_reg) & (icmp_ln53_reg_3054_pp0_iter3_reg == 1'd1) & (tmp_59_reg_3050_pp0_iter3_reg == 1'd1) & (icmp_ln139_reg_2934_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1283_state34 <= ((icmp_ln50_9_reg_3413 == 1'd1) & (1'd1 == and_ln46_9_reg_3090_pp0_iter3_reg) & (icmp_ln139_2_reg_2962_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1637_state34 <= ((icmp_ln53_13_reg_3186_pp0_iter3_reg == 1'd1) & (tmp_98_reg_3182_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_13_reg_3178_pp0_iter3_reg) & (icmp_ln139_6_reg_3018_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1711_state34 <= ((icmp_ln53_14_reg_3208_pp0_iter3_reg == 1'd1) & (tmp_104_reg_3204_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_14_reg_3200_pp0_iter3_reg) & (icmp_ln139_7_reg_3032_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        icmp_ln41_reg_2870 <= icmp_ln41_fu_560_p2;
        lshr_ln6_reg_2886 <= {{ap_sig_allocacmp_pre_id_2[5:3]}};
        lshr_ln6_reg_2886_pp0_iter1_reg <= lshr_ln6_reg_2886;
        lshr_ln6_reg_2886_pp0_iter2_reg <= lshr_ln6_reg_2886_pp0_iter1_reg;
        lshr_ln6_reg_2886_pp0_iter3_reg <= lshr_ln6_reg_2886_pp0_iter2_reg;
        lshr_ln6_reg_2886_pp0_iter4_reg <= lshr_ln6_reg_2886_pp0_iter3_reg;
        lshr_ln6_reg_2886_pp0_iter5_reg <= lshr_ln6_reg_2886_pp0_iter4_reg;
        pre_id_2_reg_2874 <= ap_sig_allocacmp_pre_id_2;
        pre_id_2_reg_2874_pp0_iter1_reg <= pre_id_2_reg_2874;
        pre_id_2_reg_2874_pp0_iter2_reg <= pre_id_2_reg_2874_pp0_iter1_reg;
        pre_id_2_reg_2874_pp0_iter3_reg <= pre_id_2_reg_2874_pp0_iter2_reg;
        pre_id_2_reg_2874_pp0_iter4_reg <= pre_id_2_reg_2874_pp0_iter3_reg;
        tmp_reg_2882 <= ap_sig_allocacmp_pre_id_2[32'd6];
        tmp_reg_2882_pp0_iter1_reg <= tmp_reg_2882;
        tmp_reg_2882_pp0_iter2_reg <= tmp_reg_2882_pp0_iter1_reg;
        tmp_reg_2882_pp0_iter3_reg <= tmp_reg_2882_pp0_iter2_reg;
        tmp_reg_2882_pp0_iter4_reg <= tmp_reg_2882_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_predicate_pred1184_state35 <= ((icmp_ln57_8_reg_3338 == 1'd1) & (1'd0 == and_ln46_8_reg_3068_pp0_iter3_reg) & (icmp_ln53_8_reg_3076_pp0_iter3_reg == 1'd1) & (tmp_64_reg_3072_pp0_iter3_reg == 1'd1) & (icmp_ln139_1_reg_2948_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1360_state35 <= ((icmp_ln50_10_reg_3426 == 1'd1) & (1'd1 == and_ln46_10_reg_3112_pp0_iter3_reg) & (icmp_ln139_3_reg_2976_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        dt_10_reg_2980 <= dt_10_fu_654_p2;
        dt_11_reg_2994 <= dt_11_fu_665_p2;
        dt_12_reg_3008 <= dt_12_fu_676_p2;
        dt_14_reg_3036 <= dt_14_fu_698_p2;
        dt_8_reg_2952 <= dt_8_fu_632_p2;
        dt_9_reg_2966 <= dt_9_fu_643_p2;
        dt_reg_2938 <= dt_fu_621_p2;
        exp_decay_28_reg_3554 <= exp_decay_28_fu_1712_p2;
        exp_decay_30_reg_3567 <= exp_decay_30_fu_1732_p2;
        icmp_ln139_1_reg_2948 <= icmp_ln139_1_fu_626_p2;
        icmp_ln139_1_reg_2948_pp0_iter1_reg <= icmp_ln139_1_reg_2948;
        icmp_ln139_1_reg_2948_pp0_iter2_reg <= icmp_ln139_1_reg_2948_pp0_iter1_reg;
        icmp_ln139_1_reg_2948_pp0_iter3_reg <= icmp_ln139_1_reg_2948_pp0_iter2_reg;
        icmp_ln139_1_reg_2948_pp0_iter4_reg <= icmp_ln139_1_reg_2948_pp0_iter3_reg;
        icmp_ln139_2_reg_2962 <= icmp_ln139_2_fu_637_p2;
        icmp_ln139_2_reg_2962_pp0_iter1_reg <= icmp_ln139_2_reg_2962;
        icmp_ln139_2_reg_2962_pp0_iter2_reg <= icmp_ln139_2_reg_2962_pp0_iter1_reg;
        icmp_ln139_2_reg_2962_pp0_iter3_reg <= icmp_ln139_2_reg_2962_pp0_iter2_reg;
        icmp_ln139_2_reg_2962_pp0_iter4_reg <= icmp_ln139_2_reg_2962_pp0_iter3_reg;
        icmp_ln139_3_reg_2976 <= icmp_ln139_3_fu_648_p2;
        icmp_ln139_3_reg_2976_pp0_iter1_reg <= icmp_ln139_3_reg_2976;
        icmp_ln139_3_reg_2976_pp0_iter2_reg <= icmp_ln139_3_reg_2976_pp0_iter1_reg;
        icmp_ln139_3_reg_2976_pp0_iter3_reg <= icmp_ln139_3_reg_2976_pp0_iter2_reg;
        icmp_ln139_3_reg_2976_pp0_iter4_reg <= icmp_ln139_3_reg_2976_pp0_iter3_reg;
        icmp_ln139_4_reg_2990 <= icmp_ln139_4_fu_659_p2;
        icmp_ln139_4_reg_2990_pp0_iter1_reg <= icmp_ln139_4_reg_2990;
        icmp_ln139_4_reg_2990_pp0_iter2_reg <= icmp_ln139_4_reg_2990_pp0_iter1_reg;
        icmp_ln139_4_reg_2990_pp0_iter3_reg <= icmp_ln139_4_reg_2990_pp0_iter2_reg;
        icmp_ln139_4_reg_2990_pp0_iter4_reg <= icmp_ln139_4_reg_2990_pp0_iter3_reg;
        icmp_ln139_5_reg_3004 <= icmp_ln139_5_fu_670_p2;
        icmp_ln139_5_reg_3004_pp0_iter1_reg <= icmp_ln139_5_reg_3004;
        icmp_ln139_5_reg_3004_pp0_iter2_reg <= icmp_ln139_5_reg_3004_pp0_iter1_reg;
        icmp_ln139_5_reg_3004_pp0_iter3_reg <= icmp_ln139_5_reg_3004_pp0_iter2_reg;
        icmp_ln139_5_reg_3004_pp0_iter4_reg <= icmp_ln139_5_reg_3004_pp0_iter3_reg;
        icmp_ln139_7_reg_3032 <= icmp_ln139_7_fu_692_p2;
        icmp_ln139_7_reg_3032_pp0_iter1_reg <= icmp_ln139_7_reg_3032;
        icmp_ln139_7_reg_3032_pp0_iter2_reg <= icmp_ln139_7_reg_3032_pp0_iter1_reg;
        icmp_ln139_7_reg_3032_pp0_iter3_reg <= icmp_ln139_7_reg_3032_pp0_iter2_reg;
        icmp_ln139_7_reg_3032_pp0_iter4_reg <= icmp_ln139_7_reg_3032_pp0_iter3_reg;
        icmp_ln139_7_reg_3032_pp0_iter5_reg <= icmp_ln139_7_reg_3032_pp0_iter4_reg;
        icmp_ln139_reg_2934 <= icmp_ln139_fu_615_p2;
        icmp_ln139_reg_2934_pp0_iter1_reg <= icmp_ln139_reg_2934;
        icmp_ln139_reg_2934_pp0_iter2_reg <= icmp_ln139_reg_2934_pp0_iter1_reg;
        icmp_ln139_reg_2934_pp0_iter3_reg <= icmp_ln139_reg_2934_pp0_iter2_reg;
        icmp_ln139_reg_2934_pp0_iter4_reg <= icmp_ln139_reg_2934_pp0_iter3_reg;
        icmp_ln143_7_reg_3742 <= icmp_ln143_7_fu_2651_p2;
        icmp_ln50_13_reg_3563 <= icmp_ln50_13_fu_1724_p2;
        icmp_ln50_14_reg_3576 <= icmp_ln50_14_fu_1744_p2;
        icmp_ln57_13_reg_3559 <= icmp_ln57_13_fu_1718_p2;
        icmp_ln57_14_reg_3572 <= icmp_ln57_14_fu_1738_p2;
        mul_ln51_10_reg_3537 <= mul_ln51_10_fu_1690_p2;
        tmp_129_cast_reg_3542 <= {{mul_ln51_10_fu_1690_p2[24:9]}};
        trunc_ln51_10_reg_3549 <= trunc_ln51_10_fu_1705_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_predicate_pred1205_state33 <= ((icmp_ln50_8_reg_3347 == 1'd1) & (1'd1 == and_ln46_8_reg_3068_pp0_iter3_reg) & (icmp_ln139_1_reg_2948_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1474_state33 <= ((icmp_ln53_11_reg_3142_pp0_iter3_reg == 1'd1) & (tmp_85_reg_3138_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_11_reg_3134_pp0_iter3_reg) & (icmp_ln139_4_reg_2990_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1555_state33 <= ((icmp_ln53_12_reg_3164_pp0_iter3_reg == 1'd1) & (tmp_91_reg_3160_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_12_reg_3156_pp0_iter3_reg) & (icmp_ln139_5_reg_3004_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1668_state41 <= ((icmp_ln53_14_reg_3208_pp0_iter4_reg == 1'd1) & (tmp_104_reg_3204_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_14_reg_3200_pp0_iter4_reg) & (icmp_ln139_7_reg_3032_pp0_iter4_reg == 1'd0) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln57_14_reg_3572 == 1'd1));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_predicate_pred1311_state32 <= ((1'd0 == and_ln46_9_reg_3090_pp0_iter3_reg) & (icmp_ln53_9_reg_3098_pp0_iter3_reg == 1'd1) & (tmp_71_reg_3094_pp0_iter3_reg == 1'd1) & (icmp_ln139_2_reg_2962_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1392_state32 <= ((icmp_ln53_10_reg_3120_pp0_iter3_reg == 1'd1) & (tmp_78_reg_3116_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln46_10_reg_3112_pp0_iter3_reg) & (icmp_ln139_3_reg_2976_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1581_state40 <= ((icmp_ln57_13_reg_3559 == 1'd1) & (icmp_ln53_13_reg_3186_pp0_iter4_reg == 1'd1) & (tmp_98_reg_3182_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_13_reg_3178_pp0_iter4_reg) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln139_6_reg_3018_pp0_iter4_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_predicate_pred1335_state37 <= ((icmp_ln57_10_reg_3422 == 1'd1) & (icmp_ln53_10_reg_3120_pp0_iter4_reg == 1'd1) & (tmp_78_reg_3116_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_10_reg_3112_pp0_iter4_reg) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln139_3_reg_2976_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1522_state37 <= ((icmp_ln50_12_reg_3501 == 1'd1) & (1'd1 == and_ln46_12_reg_3156_pp0_iter4_reg) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln139_5_reg_3004_pp0_iter4_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_predicate_pred1417_state38 <= ((icmp_ln57_11_reg_3484 == 1'd1) & (icmp_ln53_11_reg_3142_pp0_iter4_reg == 1'd1) & (tmp_85_reg_3138_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln46_11_reg_3134_pp0_iter4_reg) & (icmp_ln139_4_reg_2990_pp0_iter4_reg == 1'd0) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
        ap_predicate_pred1604_state38 <= ((icmp_ln50_13_reg_3563 == 1'd1) & (1'd1 == and_ln46_13_reg_3178_pp0_iter4_reg) & (tmp_reg_2882_pp0_iter4_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0) & (icmp_ln139_6_reg_3018_pp0_iter4_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp7) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dt_13_reg_3022 <= dt_13_fu_687_p2;
        icmp_ln139_6_reg_3018 <= icmp_ln139_6_fu_681_p2;
        icmp_ln139_6_reg_3018_pp0_iter1_reg <= icmp_ln139_6_reg_3018;
        icmp_ln139_6_reg_3018_pp0_iter2_reg <= icmp_ln139_6_reg_3018_pp0_iter1_reg;
        icmp_ln139_6_reg_3018_pp0_iter3_reg <= icmp_ln139_6_reg_3018_pp0_iter2_reg;
        icmp_ln139_6_reg_3018_pp0_iter4_reg <= icmp_ln139_6_reg_3018_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        exp_decay_17_reg_3342 <= exp_decay_17_fu_1309_p2;
        exp_decay_18_reg_3333 <= exp_decay_18_fu_1294_p2;
        exp_decay_21_reg_3366 <= exp_decay_21_fu_1325_p2;
        icmp_ln143_4_reg_3716 <= icmp_ln143_4_fu_2349_p2;
        icmp_ln50_8_reg_3347 <= icmp_ln50_8_fu_1315_p2;
        icmp_ln50_reg_3312 <= icmp_ln50_fu_1264_p2;
        icmp_ln57_8_reg_3338 <= icmp_ln57_8_fu_1300_p2;
        icmp_ln57_reg_3303 <= icmp_ln57_fu_1254_p2;
        mul_ln51_reg_3316 <= mul_ln51_fu_1272_p2;
        sdiv_ln48_9_reg_3356 <= grp_fu_1110_p2;
        sdiv_ln55_10_reg_3361 <= grp_fu_1122_p2;
        sdiv_ln55_9_reg_3351 <= grp_fu_1098_p2;
        tmp_115_cast_reg_3321 <= {{mul_ln51_fu_1272_p2[24:9]}};
        trunc_ln51_reg_3328 <= trunc_ln51_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        exp_decay_19_reg_3408 <= exp_decay_19_fu_1413_p2;
        exp_decay_20_reg_3399 <= exp_decay_20_fu_1398_p2;
        exp_decay_22_reg_3417 <= exp_decay_22_fu_1428_p2;
        exp_decay_23_reg_3435 <= exp_decay_23_fu_1449_p2;
        exp_decay_25_reg_3446 <= exp_decay_25_fu_1459_p2;
        icmp_ln143_5_reg_3728 <= icmp_ln143_5_fu_2472_p2;
        icmp_ln50_10_reg_3426 <= icmp_ln50_10_fu_1440_p2;
        icmp_ln50_9_reg_3413 <= icmp_ln50_9_fu_1419_p2;
        icmp_ln57_10_reg_3422 <= icmp_ln57_10_fu_1434_p2;
        icmp_ln57_9_reg_3404 <= icmp_ln57_9_fu_1404_p2;
        mul_ln51_8_reg_3382 <= mul_ln51_8_fu_1376_p2;
        sdiv_ln55_11_reg_3430 <= grp_fu_1146_p2;
        sdiv_ln55_12_reg_3441 <= grp_fu_1170_p2;
        tmp_119_cast_reg_3387 <= {{mul_ln51_8_fu_1376_p2[24:9]}};
        trunc_ln51_8_reg_3394 <= trunc_ln51_8_fu_1391_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_decay_24_reg_3479 <= exp_decay_24_fu_1532_p2;
        exp_decay_26_reg_3492 <= exp_decay_26_fu_1552_p2;
        exp_decay_27_reg_3510 <= exp_decay_27_fu_1573_p2;
        exp_decay_29_reg_3521 <= exp_decay_29_fu_1583_p2;
        icmp_ln143_6_reg_3735 <= icmp_ln143_6_fu_2567_p2;
        icmp_ln50_11_reg_3488 <= icmp_ln50_11_fu_1544_p2;
        icmp_ln50_12_reg_3501 <= icmp_ln50_12_fu_1564_p2;
        icmp_ln57_11_reg_3484 <= icmp_ln57_11_fu_1538_p2;
        icmp_ln57_12_reg_3497 <= icmp_ln57_12_fu_1558_p2;
        mul_ln51_9_reg_3462 <= mul_ln51_9_fu_1510_p2;
        sdiv_ln55_13_reg_3505 <= grp_fu_1194_p2;
        sdiv_ln55_14_reg_3516 <= grp_fu_1218_p2;
        sext_ln134_cast_reg_2798 <= sext_ln134_cast_fu_536_p1;
        sext_ln151_cast_reg_2822 <= sext_ln151_cast_fu_544_p1;
        sext_ln55_cast_reg_2846 <= sext_ln55_cast_fu_552_p1;
        sext_ln58_cast_reg_2810 <= sext_ln58_cast_fu_540_p1;
        tmp_124_cast_reg_3467 <= {{mul_ln51_9_fu_1510_p2[24:9]}};
        trunc_ln51_9_reg_3474 <= trunc_ln51_9_fu_1525_p1;
        zext_ln46_cast_reg_2834[15 : 0] <= zext_ln46_cast_fu_548_p1[15 : 0];
        zext_ln53_reg_2858[15 : 0] <= zext_ln53_fu_556_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        exp_decay_reg_3287 <= exp_decay_fu_1239_p2;
        icmp_ln143_3_reg_3682 <= icmp_ln143_3_fu_2200_p2;
        mul_ln51_14_reg_3696 <= mul_ln51_14_fu_2307_p2;
        sdiv_ln48_8_reg_3298 <= grp_fu_834_p2;
        sdiv_ln55_8_reg_3293 <= grp_fu_818_p2;
        sdiv_ln55_reg_3282 <= grp_fu_750_p2;
        tmp_149_cast_reg_3701 <= {{mul_ln51_14_fu_2307_p2[24:9]}};
        trunc_ln51_14_reg_3708 <= trunc_ln51_14_fu_2322_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln143_1_reg_3614 <= icmp_ln143_1_fu_1893_p2;
        mul_ln51_12_reg_3628 <= mul_ln51_12_fu_2000_p2;
        tmp_139_cast_reg_3633 <= {{mul_ln51_12_fu_2000_p2[24:9]}};
        trunc_ln51_12_reg_3640 <= trunc_ln51_12_fu_2015_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln143_2_reg_3648 <= icmp_ln143_2_fu_2051_p2;
        mul_ln51_13_reg_3662 <= mul_ln51_13_fu_2158_p2;
        tmp_144_cast_reg_3667 <= {{mul_ln51_13_fu_2158_p2[24:9]}};
        trunc_ln51_13_reg_3674 <= trunc_ln51_13_fu_2173_p1;
    end
end

always @ (*) begin
    if (((tmp_reg_2882 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_reg_2882_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter4_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_pre_id_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_pre_id_2 = pre_id_fu_148;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1098_ce = 1'b1;
    end else begin
        grp_fu_1098_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1110_ce = 1'b1;
    end else begin
        grp_fu_1110_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1122_ce = 1'b1;
    end else begin
        grp_fu_1122_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1134_ce = 1'b1;
    end else begin
        grp_fu_1134_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1146_ce = 1'b1;
    end else begin
        grp_fu_1146_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1158_ce = 1'b1;
    end else begin
        grp_fu_1158_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1170_ce = 1'b1;
    end else begin
        grp_fu_1170_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1182_ce = 1'b1;
    end else begin
        grp_fu_1182_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1194_ce = 1'b1;
    end else begin
        grp_fu_1194_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1206_ce = 1'b1;
    end else begin
        grp_fu_1206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1218_ce = 1'b1;
    end else begin
        grp_fu_1218_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1230_ce = 1'b1;
    end else begin
        grp_fu_1230_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2679_ce = 1'b1;
    end else begin
        grp_fu_2679_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2689_ce = 1'b1;
    end else begin
        grp_fu_2689_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2699_ce = 1'b1;
    end else begin
        grp_fu_2699_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2709_ce = 1'b1;
    end else begin
        grp_fu_2709_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2719_ce = 1'b1;
    end else begin
        grp_fu_2719_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2729_ce = 1'b1;
    end else begin
        grp_fu_2729_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2739_ce = 1'b1;
    end else begin
        grp_fu_2739_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2749_ce = 1'b1;
    end else begin
        grp_fu_2749_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_750_ce = 1'b1;
    end else begin
        grp_fu_750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_766_ce = 1'b1;
    end else begin
        grp_fu_766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_818_ce = 1'b1;
    end else begin
        grp_fu_818_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_834_ce = 1'b1;
    end else begin
        grp_fu_834_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_0_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_1_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_2_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_3_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_4_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_5_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_6_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL15pre_spike_times_7_ce0_local = 1'b1;
    end else begin
        p_ZL15pre_spike_times_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_grp8) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln143_7_reg_3742 == 1'd0) & (icmp_ln139_7_reg_3032_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_grp7) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln143_6_reg_3735 == 1'd0) & (icmp_ln139_6_reg_3018_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln143_5_reg_3728 == 1'd0) & (icmp_ln139_5_reg_3004_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_grp5) & (ap_predicate_op1017_write_state40 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_grp4) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln143_3_reg_3682 == 1'd0) & (icmp_ln139_3_reg_2976_pp0_iter4_reg == 1'd0) & (1'b1 
    == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_grp3) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln143_2_reg_3648 == 1'd0) & (icmp_ln139_2_reg_2962_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_grp2) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln143_1_reg_3614 == 1'd0) & (icmp_ln139_1_reg_2948_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_grp1) & (grp_nbwritereq_fu_200_p3 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln143_reg_3580 == 1'd0) & (icmp_ln139_reg_2934_pp0_iter4_reg == 1'd0)))) begin
        weight_update_fifo_blk_n = weight_update_fifo_full_n;
    end else begin
        weight_update_fifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_01001_grp8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op1070_write_state43 == 1'b1))) begin
        weight_update_fifo_din = p_0_fu_2668_p5;
    end else if (((1'b0 == ap_block_pp0_stage1_01001_grp7) & (ap_predicate_op1060_write_state42 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weight_update_fifo_din = p_12_fu_2640_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op1040_write_state41 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_update_fifo_din = p_11_fu_2556_p5;
    end else if (((1'b0 == ap_block_pp0_stage7_01001_grp5) & (ap_predicate_op1017_write_state40 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        weight_update_fifo_din = p_10_fu_2461_p5;
    end else if (((1'b0 == ap_block_pp0_stage6_01001_grp4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op988_write_state39 == 1'b1))) begin
        weight_update_fifo_din = p_9_fu_2338_p5;
    end else if (((1'b0 == ap_block_pp0_stage5_01001_grp3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op950_write_state38 == 1'b1))) begin
        weight_update_fifo_din = p_8_fu_2189_p5;
    end else if (((1'b0 == ap_block_pp0_stage4_01001_grp2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op912_write_state37 == 1'b1))) begin
        weight_update_fifo_din = p_7_fu_2040_p5;
    end else if (((1'b0 == ap_block_pp0_stage3_01001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op874_write_state36 == 1'b1))) begin
        weight_update_fifo_din = p_s_fu_1882_p5;
    end else begin
        weight_update_fifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_grp7) & (ap_predicate_op1060_write_state42 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op1040_write_state41 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_grp8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op1070_write_state43 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001_grp5) & (ap_predicate_op1017_write_state40 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_grp4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op988_write_state39 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001_grp3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op950_write_state38 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001_grp2) & (ap_enable_reg_pp0_iter4 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op912_write_state37 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op874_write_state36 == 1'b1)))) begin
        weight_update_fifo_write = 1'b1;
    end else begin
        weight_update_fifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_10_fu_1831_p2 = (tmp_129_cast_reg_3542 + 16'd1);

assign add_ln51_11_fu_1975_p2 = (tmp_134_cast_reg_3599 + 16'd1);

assign add_ln51_12_fu_2133_p2 = (tmp_139_cast_reg_3633 + 16'd1);

assign add_ln51_13_fu_2282_p2 = (tmp_144_cast_reg_3667 + 16'd1);

assign add_ln51_14_fu_2431_p2 = (tmp_149_cast_reg_3701 + 16'd1);

assign add_ln51_8_fu_1485_p2 = (tmp_119_cast_reg_3387 + 16'd1);

assign add_ln51_9_fu_1665_p2 = (tmp_124_cast_reg_3467 + 16'd1);

assign add_ln51_fu_1351_p2 = (tmp_115_cast_reg_3321 + 16'd1);

assign add_ln58_10_fu_2090_p2 = (tmp_131_cast_fu_2057_p4 + 16'd1);

assign add_ln58_11_fu_2239_p2 = (tmp_136_cast_fu_2206_p4 + 16'd1);

assign add_ln58_12_fu_2388_p2 = (tmp_141_cast_fu_2355_p4 + 16'd1);

assign add_ln58_13_fu_2511_p2 = (tmp_146_cast_fu_2478_p4 + 16'd1);

assign add_ln58_14_fu_2606_p2 = (tmp_151_cast_fu_2573_p4 + 16'd1);

assign add_ln58_8_fu_1788_p2 = (tmp_121_cast_fu_1755_p4 + 16'd1);

assign add_ln58_9_fu_1932_p2 = (tmp_126_cast_fu_1899_p4 + 16'd1);

assign add_ln58_fu_1622_p2 = (tmp_116_cast_fu_1589_p4 + 16'd1);

assign and_ln46_10_fu_890_p2 = (icmp_ln46_22_fu_886_p2 & icmp_ln46_21_fu_881_p2);

assign and_ln46_11_fu_932_p2 = (icmp_ln46_24_fu_928_p2 & icmp_ln46_23_fu_923_p2);

assign and_ln46_12_fu_974_p2 = (icmp_ln46_26_fu_970_p2 & icmp_ln46_25_fu_965_p2);

assign and_ln46_13_fu_1016_p2 = (icmp_ln46_28_fu_1012_p2 & icmp_ln46_27_fu_1007_p2);

assign and_ln46_14_fu_1058_p2 = (icmp_ln46_30_fu_1054_p2 & icmp_ln46_29_fu_1049_p2);

assign and_ln46_8_fu_780_p2 = (icmp_ln46_18_fu_776_p2 & icmp_ln46_17_fu_771_p2);

assign and_ln46_9_fu_848_p2 = (icmp_ln46_20_fu_844_p2 & icmp_ln46_19_fu_839_p2);

assign and_ln46_fu_712_p2 = (icmp_ln46_fu_703_p2 & icmp_ln46_16_fu_708_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter5));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter5));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage0_iter5));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001_grp7 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter5_grp7));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp7 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter5_grp7));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage1_iter5_grp7));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001_grp8 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter5_grp8));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp8 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter5_grp8));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage2_iter5_grp8));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage3_iter4_grp1));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001_grp2 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp2 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage4_iter4_grp2));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001_grp3 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp3 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter4_grp3));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001_grp4 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp4 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage6_iter4_grp4));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001_grp5 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp5 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage7_iter4_grp5));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage3_iter4_grp1 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op874_write_state36 == 1'b1));
end

always @ (*) begin
    ap_block_state37_pp0_stage4_iter4_grp2 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op912_write_state37 == 1'b1));
end

always @ (*) begin
    ap_block_state38_pp0_stage5_iter4_grp3 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op950_write_state38 == 1'b1));
end

always @ (*) begin
    ap_block_state39_pp0_stage6_iter4_grp4 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op988_write_state39 == 1'b1));
end

always @ (*) begin
    ap_block_state40_pp0_stage7_iter4_grp5 = ((ap_predicate_op1017_write_state40 == 1'b1) & (weight_update_fifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state41_pp0_stage0_iter5 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op1040_write_state41 == 1'b1));
end

always @ (*) begin
    ap_block_state42_pp0_stage1_iter5_grp7 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op1060_write_state42 == 1'b1));
end

always @ (*) begin
    ap_block_state43_pp0_stage2_iter5_grp8 = ((weight_update_fifo_full_n == 1'b0) & (ap_predicate_op1070_write_state43 == 1'b1));
end

always @ (*) begin
    ap_condition_1122 = ((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1126 = ((icmp_ln50_reg_3312 == 1'd1) & (1'd1 == and_ln46_reg_3046_pp0_iter3_reg) & (icmp_ln139_reg_2934_pp0_iter3_reg == 1'd0) & (tmp_reg_2882_pp0_iter3_reg == 1'd0) & (icmp_ln41_reg_2870 == 1'd0));
end

always @ (*) begin
    ap_condition_1657 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign ap_phi_reg_pp0_iter2_delta_55_reg_319 = 16'd0;

assign ap_phi_reg_pp0_iter2_delta_56_reg_345 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_57_reg_371 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_58_reg_397 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_59_reg_423 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_60_reg_449 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_61_reg_475 = 16'd0;

assign ap_phi_reg_pp0_iter3_delta_62_reg_501 = 16'd0;

always @ (*) begin
    ap_predicate_op1017_write_state40 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_4_reg_3716 == 1'd0) & (icmp_ln139_4_reg_2990_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1040_write_state41 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_5_reg_3728 == 1'd0) & (icmp_ln139_5_reg_3004_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1060_write_state42 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_6_reg_3735 == 1'd0) & (icmp_ln139_6_reg_3018_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1070_write_state43 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_7_reg_3742 == 1'd0) & (icmp_ln139_7_reg_3032_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op874_write_state36 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_reg_3580 == 1'd0) & (icmp_ln139_reg_2934_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op912_write_state37 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_1_reg_3614 == 1'd0) & (icmp_ln139_1_reg_2948_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op950_write_state38 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_2_reg_3648 == 1'd0) & (icmp_ln139_2_reg_2962_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op988_write_state39 = ((grp_nbwritereq_fu_200_p3 == 1'd1) & (icmp_ln143_3_reg_3682 == 1'd0) & (icmp_ln139_3_reg_2976_pp0_iter4_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign delta_32_fu_1636_p3 = ((tmp_61_fu_1598_p3[0:0] == 1'b1) ? select_ln58_fu_1628_p3 : tmp_116_cast_fu_1589_p4);

assign delta_34_fu_1497_p3 = ((tmp_65_fu_1465_p3[0:0] == 1'b1) ? select_ln51_8_fu_1490_p3 : tmp_119_cast_reg_3387);

assign delta_35_fu_1802_p3 = ((tmp_67_fu_1764_p3[0:0] == 1'b1) ? select_ln58_8_fu_1794_p3 : tmp_121_cast_fu_1755_p4);

assign delta_37_fu_1677_p3 = ((tmp_72_fu_1645_p3[0:0] == 1'b1) ? select_ln51_9_fu_1670_p3 : tmp_124_cast_reg_3467);

assign delta_38_fu_1946_p3 = ((tmp_74_fu_1908_p3[0:0] == 1'b1) ? select_ln58_9_fu_1938_p3 : tmp_126_cast_fu_1899_p4);

assign delta_40_fu_1843_p3 = ((tmp_79_fu_1811_p3[0:0] == 1'b1) ? select_ln51_10_fu_1836_p3 : tmp_129_cast_reg_3542);

assign delta_41_fu_2104_p3 = ((tmp_81_fu_2066_p3[0:0] == 1'b1) ? select_ln58_10_fu_2096_p3 : tmp_131_cast_fu_2057_p4);

assign delta_43_fu_1987_p3 = ((tmp_86_fu_1955_p3[0:0] == 1'b1) ? select_ln51_11_fu_1980_p3 : tmp_134_cast_reg_3599);

assign delta_44_fu_2253_p3 = ((tmp_88_fu_2215_p3[0:0] == 1'b1) ? select_ln58_11_fu_2245_p3 : tmp_136_cast_fu_2206_p4);

assign delta_46_fu_2145_p3 = ((tmp_92_fu_2113_p3[0:0] == 1'b1) ? select_ln51_12_fu_2138_p3 : tmp_139_cast_reg_3633);

assign delta_47_fu_2402_p3 = ((tmp_94_fu_2364_p3[0:0] == 1'b1) ? select_ln58_12_fu_2394_p3 : tmp_141_cast_fu_2355_p4);

assign delta_49_fu_2294_p3 = ((tmp_99_fu_2262_p3[0:0] == 1'b1) ? select_ln51_13_fu_2287_p3 : tmp_144_cast_reg_3667);

assign delta_50_fu_2525_p3 = ((tmp_101_fu_2487_p3[0:0] == 1'b1) ? select_ln58_13_fu_2517_p3 : tmp_146_cast_fu_2478_p4);

assign delta_52_fu_2443_p3 = ((tmp_105_fu_2411_p3[0:0] == 1'b1) ? select_ln51_14_fu_2436_p3 : tmp_149_cast_reg_3701);

assign delta_53_fu_2620_p3 = ((tmp_107_fu_2582_p3[0:0] == 1'b1) ? select_ln58_14_fu_2612_p3 : tmp_151_cast_fu_2573_p4);

assign delta_fu_1363_p3 = ((tmp_60_fu_1331_p3[0:0] == 1'b1) ? select_ln51_fu_1356_p3 : tmp_115_cast_reg_3321);

assign dt_10_fu_654_p2 = (current_time - p_ZL15pre_spike_times_3_q0);

assign dt_11_fu_665_p2 = (current_time - p_ZL15pre_spike_times_4_q0);

assign dt_12_fu_676_p2 = (current_time - p_ZL15pre_spike_times_5_q0);

assign dt_13_fu_687_p2 = (current_time - p_ZL15pre_spike_times_6_q0);

assign dt_14_fu_698_p2 = (current_time - p_ZL15pre_spike_times_7_q0);

assign dt_8_fu_632_p2 = (current_time - p_ZL15pre_spike_times_1_q0);

assign dt_9_fu_643_p2 = (current_time - p_ZL15pre_spike_times_2_q0);

assign dt_fu_621_p2 = (current_time - p_ZL15pre_spike_times_0_q0);

assign dt_ratio_16_fu_1245_p1 = sdiv_ln55_reg_3282[15:0];

assign dt_ratio_17_fu_1306_p1 = sdiv_ln48_8_reg_3298[15:0];

assign dt_ratio_18_fu_1291_p1 = sdiv_ln55_8_reg_3293[15:0];

assign dt_ratio_19_fu_1410_p1 = sdiv_ln48_9_reg_3356[15:0];

assign dt_ratio_20_fu_1395_p1 = sdiv_ln55_9_reg_3351[15:0];

assign dt_ratio_21_fu_1321_p1 = grp_fu_1134_p2[15:0];

assign dt_ratio_22_fu_1425_p1 = sdiv_ln55_10_reg_3361[15:0];

assign dt_ratio_23_fu_1445_p1 = grp_fu_1158_p2[15:0];

assign dt_ratio_24_fu_1529_p1 = sdiv_ln55_11_reg_3430[15:0];

assign dt_ratio_25_fu_1455_p1 = grp_fu_1182_p2[15:0];

assign dt_ratio_26_fu_1549_p1 = sdiv_ln55_12_reg_3441[15:0];

assign dt_ratio_27_fu_1569_p1 = grp_fu_1206_p2[15:0];

assign dt_ratio_28_fu_1709_p1 = sdiv_ln55_13_reg_3505[15:0];

assign dt_ratio_29_fu_1579_p1 = grp_fu_1230_p2[15:0];

assign dt_ratio_30_fu_1729_p1 = sdiv_ln55_14_reg_3516[15:0];

assign dt_ratio_fu_1235_p1 = grp_fu_766_p2[15:0];

assign exp_decay_16_fu_1248_p2 = (dt_ratio_16_fu_1245_p1 + 16'd256);

assign exp_decay_17_fu_1309_p2 = (16'd256 - dt_ratio_17_fu_1306_p1);

assign exp_decay_18_fu_1294_p2 = (dt_ratio_18_fu_1291_p1 + 16'd256);

assign exp_decay_19_fu_1413_p2 = (16'd256 - dt_ratio_19_fu_1410_p1);

assign exp_decay_20_fu_1398_p2 = (dt_ratio_20_fu_1395_p1 + 16'd256);

assign exp_decay_21_fu_1325_p2 = (16'd256 - dt_ratio_21_fu_1321_p1);

assign exp_decay_22_fu_1428_p2 = (dt_ratio_22_fu_1425_p1 + 16'd256);

assign exp_decay_23_fu_1449_p2 = (16'd256 - dt_ratio_23_fu_1445_p1);

assign exp_decay_24_fu_1532_p2 = (dt_ratio_24_fu_1529_p1 + 16'd256);

assign exp_decay_25_fu_1459_p2 = (16'd256 - dt_ratio_25_fu_1455_p1);

assign exp_decay_26_fu_1552_p2 = (dt_ratio_26_fu_1549_p1 + 16'd256);

assign exp_decay_27_fu_1573_p2 = (16'd256 - dt_ratio_27_fu_1569_p1);

assign exp_decay_28_fu_1712_p2 = (dt_ratio_28_fu_1709_p1 + 16'd256);

assign exp_decay_29_fu_1583_p2 = (16'd256 - dt_ratio_29_fu_1579_p1);

assign exp_decay_30_fu_1732_p2 = (dt_ratio_30_fu_1729_p1 + 16'd256);

assign exp_decay_fu_1239_p2 = (16'd256 - dt_ratio_fu_1235_p1);

assign grp_fu_1098_p0 = {{trunc_ln55_19_reg_3102}, {16'd0}};

assign grp_fu_1098_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_1110_p0 = {{trunc_ln48_19_reg_3107}, {16'd0}};

assign grp_fu_1110_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_1122_p0 = {{trunc_ln55_21_reg_3124}, {16'd0}};

assign grp_fu_1122_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_1134_p0 = {{trunc_ln48_21_reg_3129}, {16'd0}};

assign grp_fu_1134_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_1146_p0 = {{trunc_ln55_23_reg_3146}, {16'd0}};

assign grp_fu_1146_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_1158_p0 = {{trunc_ln48_23_reg_3151}, {16'd0}};

assign grp_fu_1158_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_1170_p0 = {{trunc_ln55_25_reg_3168}, {16'd0}};

assign grp_fu_1170_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_1182_p0 = {{trunc_ln48_25_reg_3173}, {16'd0}};

assign grp_fu_1182_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_1194_p0 = {{trunc_ln55_27_reg_3190}, {16'd0}};

assign grp_fu_1194_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_1206_p0 = {{trunc_ln48_27_reg_3195}, {16'd0}};

assign grp_fu_1206_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_1218_p0 = {{trunc_ln55_29_reg_3212}, {16'd0}};

assign grp_fu_1218_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_1230_p0 = {{trunc_ln48_29_reg_3217}, {16'd0}};

assign grp_fu_1230_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_2679_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2679_p1 = grp_fu_2679_p10;

assign grp_fu_2679_p10 = exp_decay_16_fu_1248_p2;

assign grp_fu_2679_p2 = 31'd0;

assign grp_fu_2689_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2689_p1 = grp_fu_2689_p10;

assign grp_fu_2689_p10 = exp_decay_18_reg_3333;

assign grp_fu_2689_p2 = 31'd0;

assign grp_fu_2699_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2699_p1 = grp_fu_2699_p10;

assign grp_fu_2699_p10 = exp_decay_20_reg_3399;

assign grp_fu_2699_p2 = 31'd0;

assign grp_fu_2709_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2709_p1 = grp_fu_2709_p10;

assign grp_fu_2709_p10 = exp_decay_22_reg_3417;

assign grp_fu_2709_p2 = 31'd0;

assign grp_fu_2719_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2719_p1 = grp_fu_2719_p10;

assign grp_fu_2719_p10 = exp_decay_24_reg_3479;

assign grp_fu_2719_p2 = 31'd0;

assign grp_fu_2729_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2729_p1 = grp_fu_2729_p10;

assign grp_fu_2729_p10 = exp_decay_26_reg_3492;

assign grp_fu_2729_p2 = 31'd0;

assign grp_fu_2739_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2739_p1 = grp_fu_2739_p10;

assign grp_fu_2739_p10 = exp_decay_28_reg_3554;

assign grp_fu_2739_p2 = 31'd0;

assign grp_fu_2749_p0 = sext_ln134_cast_reg_2798;

assign grp_fu_2749_p1 = grp_fu_2749_p10;

assign grp_fu_2749_p10 = exp_decay_30_reg_3567;

assign grp_fu_2749_p2 = 31'd0;

assign grp_fu_527_p4 = {{pre_id_2_reg_2874_pp0_iter4_reg[5:2]}};

assign grp_fu_750_p0 = {{trunc_ln55_fu_739_p1}, {16'd0}};

assign grp_fu_750_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_766_p0 = {{trunc_ln48_fu_755_p1}, {16'd0}};

assign grp_fu_766_p1 = sext_ln55_cast_reg_2846;

assign grp_fu_818_p0 = {{trunc_ln55_17_fu_807_p1}, {16'd0}};

assign grp_fu_818_p1 = sext_ln58_cast_reg_2810;

assign grp_fu_834_p0 = {{trunc_ln48_17_fu_823_p1}, {16'd0}};

assign grp_fu_834_p1 = sext_ln55_cast_reg_2846;

assign grp_nbwritereq_fu_200_p3 = weight_update_fifo_full_n;

assign icmp_ln139_1_fu_626_p2 = ((p_ZL15pre_spike_times_1_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_2_fu_637_p2 = ((p_ZL15pre_spike_times_2_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_3_fu_648_p2 = ((p_ZL15pre_spike_times_3_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_4_fu_659_p2 = ((p_ZL15pre_spike_times_4_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_5_fu_670_p2 = ((p_ZL15pre_spike_times_5_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_6_fu_681_p2 = ((p_ZL15pre_spike_times_6_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_7_fu_692_p2 = ((p_ZL15pre_spike_times_7_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_615_p2 = ((p_ZL15pre_spike_times_0_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_1_fu_1893_p2 = ((delta_56_reg_345 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_2_fu_2051_p2 = ((delta_57_reg_371 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_3_fu_2200_p2 = ((delta_58_reg_397 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_4_fu_2349_p2 = ((delta_59_reg_423 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_5_fu_2472_p2 = ((delta_60_reg_449 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_6_fu_2567_p2 = ((delta_61_reg_475 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_7_fu_2651_p2 = ((delta_62_reg_501 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_1749_p2 = ((delta_55_reg_319 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_560_p2 = ((current_time == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_16_fu_708_p2 = (($signed(dt_reg_2938) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_17_fu_771_p2 = (($signed(dt_8_reg_2952) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_18_fu_776_p2 = (($signed(dt_8_reg_2952) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_19_fu_839_p2 = (($signed(dt_9_reg_2966) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_20_fu_844_p2 = (($signed(dt_9_reg_2966) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_21_fu_881_p2 = (($signed(dt_10_reg_2980) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_22_fu_886_p2 = (($signed(dt_10_reg_2980) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_23_fu_923_p2 = (($signed(dt_11_reg_2994) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_24_fu_928_p2 = (($signed(dt_11_reg_2994) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_25_fu_965_p2 = (($signed(dt_12_reg_3008) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_26_fu_970_p2 = (($signed(dt_12_reg_3008) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_27_fu_1007_p2 = (($signed(dt_13_reg_3022) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_28_fu_1012_p2 = (($signed(dt_13_reg_3022) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_29_fu_1049_p2 = (($signed(dt_14_reg_3036) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_30_fu_1054_p2 = (($signed(dt_14_reg_3036) < $signed(zext_ln46_cast_reg_2834)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_703_p2 = (($signed(dt_reg_2938) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_10_fu_1440_p2 = (($signed(exp_decay_21_reg_3366) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_11_fu_1544_p2 = (($signed(exp_decay_23_reg_3435) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_12_fu_1564_p2 = (($signed(exp_decay_25_reg_3446) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_13_fu_1724_p2 = (($signed(exp_decay_27_reg_3510) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_14_fu_1744_p2 = (($signed(exp_decay_29_reg_3521) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_8_fu_1315_p2 = (($signed(exp_decay_17_fu_1309_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_9_fu_1419_p2 = (($signed(exp_decay_19_fu_1413_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1264_p2 = (($signed(exp_decay_reg_3287) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_10_fu_1825_p2 = ((tmp_80_fu_1818_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_11_fu_1969_p2 = ((tmp_87_fu_1962_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_12_fu_2127_p2 = ((tmp_93_fu_2120_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_13_fu_2276_p2 = ((tmp_100_fu_2269_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_14_fu_2425_p2 = ((tmp_106_fu_2418_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_8_fu_1479_p2 = ((tmp_66_fu_1472_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_9_fu_1659_p2 = ((tmp_73_fu_1652_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1345_p2 = ((tmp_s_fu_1338_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_10_fu_912_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_10_fu_906_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_11_fu_954_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_11_fu_948_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_12_fu_996_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_12_fu_990_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_13_fu_1038_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_13_fu_1032_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_14_fu_1080_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_14_fu_1074_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_8_fu_802_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_8_fu_796_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_9_fu_870_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_9_fu_864_p2)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_734_p2 = (($signed(zext_ln53_reg_2858) > $signed(sub_ln53_fu_728_p2)) ? 1'b1 : 1'b0);

assign icmp_ln57_10_fu_1434_p2 = (($signed(exp_decay_22_fu_1428_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_11_fu_1538_p2 = (($signed(exp_decay_24_fu_1532_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_12_fu_1558_p2 = (($signed(exp_decay_26_fu_1552_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_13_fu_1718_p2 = (($signed(exp_decay_28_fu_1712_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_14_fu_1738_p2 = (($signed(exp_decay_30_fu_1732_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_8_fu_1300_p2 = (($signed(exp_decay_18_fu_1294_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_9_fu_1404_p2 = (($signed(exp_decay_20_fu_1398_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1254_p2 = (($signed(exp_decay_16_fu_1248_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln58_10_fu_2084_p2 = ((tmp_82_fu_2076_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_11_fu_2233_p2 = ((tmp_89_fu_2225_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_12_fu_2382_p2 = ((tmp_95_fu_2374_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_13_fu_2505_p2 = ((tmp_102_fu_2497_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_14_fu_2600_p2 = ((tmp_108_fu_2592_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_8_fu_1782_p2 = ((tmp_68_fu_1774_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_9_fu_1926_p2 = ((tmp_75_fu_1918_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1616_p2 = ((tmp_62_fu_1608_p3 != 16'd0) ? 1'b1 : 1'b0);

assign lshr_ln6_fu_582_p4 = {{ap_sig_allocacmp_pre_id_2[5:3]}};

assign mul_ln51_10_fu_1690_p0 = mul_ln51_10_fu_1690_p00;

assign mul_ln51_10_fu_1690_p00 = exp_decay_21_reg_3366;

assign mul_ln51_10_fu_1690_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_11_fu_1856_p0 = mul_ln51_11_fu_1856_p00;

assign mul_ln51_11_fu_1856_p00 = exp_decay_23_reg_3435;

assign mul_ln51_11_fu_1856_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_12_fu_2000_p0 = mul_ln51_12_fu_2000_p00;

assign mul_ln51_12_fu_2000_p00 = exp_decay_25_reg_3446;

assign mul_ln51_12_fu_2000_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_13_fu_2158_p0 = mul_ln51_13_fu_2158_p00;

assign mul_ln51_13_fu_2158_p00 = exp_decay_27_reg_3510;

assign mul_ln51_13_fu_2158_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_14_fu_2307_p0 = mul_ln51_14_fu_2307_p00;

assign mul_ln51_14_fu_2307_p00 = exp_decay_29_reg_3521;

assign mul_ln51_14_fu_2307_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_8_fu_1376_p0 = mul_ln51_8_fu_1376_p00;

assign mul_ln51_8_fu_1376_p00 = exp_decay_17_reg_3342;

assign mul_ln51_8_fu_1376_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_9_fu_1510_p0 = mul_ln51_9_fu_1510_p00;

assign mul_ln51_9_fu_1510_p00 = exp_decay_19_reg_3408;

assign mul_ln51_9_fu_1510_p1 = sext_ln151_cast_reg_2822;

assign mul_ln51_fu_1272_p0 = mul_ln51_fu_1272_p00;

assign mul_ln51_fu_1272_p00 = exp_decay_reg_3287;

assign mul_ln51_fu_1272_p1 = sext_ln151_cast_reg_2822;

assign or_ln151_1_fu_2177_p3 = {{grp_fu_527_p4}, {2'd2}};

assign or_ln151_2_fu_2657_p3 = {{lshr_ln6_reg_2886_pp0_iter5_reg}, {3'd7}};

assign or_ln151_3_fu_2326_p3 = {{grp_fu_527_p4}, {2'd3}};

assign or_ln151_4_fu_2450_p3 = {{lshr_ln6_reg_2886_pp0_iter4_reg}, {3'd4}};

assign or_ln151_7_fu_2541_p5 = {{{{lshr_ln6_reg_2886_pp0_iter4_reg}, {1'd1}}, {tmp_97_fu_2534_p3}}, {1'd1}};

assign or_ln151_s_fu_2629_p3 = {{lshr_ln6_reg_2886_pp0_iter5_reg}, {3'd6}};

assign or_ln_fu_2028_p3 = {{tmp_70_fu_2019_p4}, {1'd1}};

assign p_0_fu_2668_p5 = {{{{current_time}, {delta_62_reg_501}}, {post_id}}, {zext_ln151_6_fu_2664_p1}};

assign p_10_fu_2461_p5 = {{{{current_time}, {delta_59_reg_423}}, {post_id}}, {zext_ln151_3_fu_2457_p1}};

assign p_11_fu_2556_p5 = {{{{current_time}, {delta_60_reg_449}}, {post_id}}, {zext_ln151_4_fu_2552_p1}};

assign p_12_fu_2640_p5 = {{{{current_time}, {delta_61_reg_475}}, {post_id}}, {zext_ln151_5_fu_2636_p1}};

assign p_7_fu_2040_p5 = {{{{current_time}, {delta_56_reg_345}}, {post_id}}, {zext_ln151_fu_2036_p1}};

assign p_8_fu_2189_p5 = {{{{current_time}, {delta_57_reg_371}}, {post_id}}, {zext_ln151_1_fu_2185_p1}};

assign p_9_fu_2338_p5 = {{{{current_time}, {delta_58_reg_397}}, {post_id}}, {zext_ln151_2_fu_2334_p1}};

assign p_ZL15pre_spike_times_0_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_0_ce0 = p_ZL15pre_spike_times_0_ce0_local;

assign p_ZL15pre_spike_times_1_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_1_ce0 = p_ZL15pre_spike_times_1_ce0_local;

assign p_ZL15pre_spike_times_2_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_2_ce0 = p_ZL15pre_spike_times_2_ce0_local;

assign p_ZL15pre_spike_times_3_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_3_ce0 = p_ZL15pre_spike_times_3_ce0_local;

assign p_ZL15pre_spike_times_4_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_4_ce0 = p_ZL15pre_spike_times_4_ce0_local;

assign p_ZL15pre_spike_times_5_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_5_ce0 = p_ZL15pre_spike_times_5_ce0_local;

assign p_ZL15pre_spike_times_6_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_6_ce0 = p_ZL15pre_spike_times_6_ce0_local;

assign p_ZL15pre_spike_times_7_address0 = zext_ln134_fu_592_p1;

assign p_ZL15pre_spike_times_7_ce0 = p_ZL15pre_spike_times_7_ce0_local;

assign p_s_fu_1882_p5 = {{{{current_time}, {delta_55_reg_319}}, {post_id}}, {zext_ln145_fu_1878_p1}};

assign pre_id_3_fu_604_p2 = (ap_sig_allocacmp_pre_id_2 + 7'd8);

assign select_ln51_10_fu_1836_p3 = ((icmp_ln51_10_fu_1825_p2[0:0] == 1'b1) ? add_ln51_10_fu_1831_p2 : tmp_129_cast_reg_3542);

assign select_ln51_11_fu_1980_p3 = ((icmp_ln51_11_fu_1969_p2[0:0] == 1'b1) ? add_ln51_11_fu_1975_p2 : tmp_134_cast_reg_3599);

assign select_ln51_12_fu_2138_p3 = ((icmp_ln51_12_fu_2127_p2[0:0] == 1'b1) ? add_ln51_12_fu_2133_p2 : tmp_139_cast_reg_3633);

assign select_ln51_13_fu_2287_p3 = ((icmp_ln51_13_fu_2276_p2[0:0] == 1'b1) ? add_ln51_13_fu_2282_p2 : tmp_144_cast_reg_3667);

assign select_ln51_14_fu_2436_p3 = ((icmp_ln51_14_fu_2425_p2[0:0] == 1'b1) ? add_ln51_14_fu_2431_p2 : tmp_149_cast_reg_3701);

assign select_ln51_8_fu_1490_p3 = ((icmp_ln51_8_fu_1479_p2[0:0] == 1'b1) ? add_ln51_8_fu_1485_p2 : tmp_119_cast_reg_3387);

assign select_ln51_9_fu_1670_p3 = ((icmp_ln51_9_fu_1659_p2[0:0] == 1'b1) ? add_ln51_9_fu_1665_p2 : tmp_124_cast_reg_3467);

assign select_ln51_fu_1356_p3 = ((icmp_ln51_fu_1345_p2[0:0] == 1'b1) ? add_ln51_fu_1351_p2 : tmp_115_cast_reg_3321);

assign select_ln58_10_fu_2096_p3 = ((icmp_ln58_10_fu_2084_p2[0:0] == 1'b1) ? add_ln58_10_fu_2090_p2 : tmp_131_cast_fu_2057_p4);

assign select_ln58_11_fu_2245_p3 = ((icmp_ln58_11_fu_2233_p2[0:0] == 1'b1) ? add_ln58_11_fu_2239_p2 : tmp_136_cast_fu_2206_p4);

assign select_ln58_12_fu_2394_p3 = ((icmp_ln58_12_fu_2382_p2[0:0] == 1'b1) ? add_ln58_12_fu_2388_p2 : tmp_141_cast_fu_2355_p4);

assign select_ln58_13_fu_2517_p3 = ((icmp_ln58_13_fu_2505_p2[0:0] == 1'b1) ? add_ln58_13_fu_2511_p2 : tmp_146_cast_fu_2478_p4);

assign select_ln58_14_fu_2612_p3 = ((icmp_ln58_14_fu_2600_p2[0:0] == 1'b1) ? add_ln58_14_fu_2606_p2 : tmp_151_cast_fu_2573_p4);

assign select_ln58_8_fu_1794_p3 = ((icmp_ln58_8_fu_1782_p2[0:0] == 1'b1) ? add_ln58_8_fu_1788_p2 : tmp_121_cast_fu_1755_p4);

assign select_ln58_9_fu_1938_p3 = ((icmp_ln58_9_fu_1926_p2[0:0] == 1'b1) ? add_ln58_9_fu_1932_p2 : tmp_126_cast_fu_1899_p4);

assign select_ln58_fu_1628_p3 = ((icmp_ln58_fu_1616_p2[0:0] == 1'b1) ? add_ln58_fu_1622_p2 : tmp_116_cast_fu_1589_p4);

assign sext_ln134_cast_fu_536_p1 = $signed(sext_ln134);

assign sext_ln151_cast_fu_544_p1 = $signed(sext_ln151);

assign sext_ln53_10_fu_903_p1 = dt_10_reg_2980;

assign sext_ln53_11_fu_945_p1 = dt_11_reg_2994;

assign sext_ln53_12_fu_987_p1 = dt_12_reg_3008;

assign sext_ln53_13_fu_1029_p1 = dt_13_reg_3022;

assign sext_ln53_14_fu_1071_p1 = dt_14_reg_3036;

assign sext_ln53_8_fu_793_p1 = dt_8_reg_2952;

assign sext_ln53_9_fu_861_p1 = dt_9_reg_2966;

assign sext_ln53_fu_725_p1 = dt_reg_2938;

assign sext_ln55_cast_fu_552_p1 = $signed(sext_ln55);

assign sext_ln58_cast_fu_540_p1 = $signed(sext_ln58);

assign sub_ln53_10_fu_906_p2 = ($signed(33'd0) - $signed(sext_ln53_10_fu_903_p1));

assign sub_ln53_11_fu_948_p2 = ($signed(33'd0) - $signed(sext_ln53_11_fu_945_p1));

assign sub_ln53_12_fu_990_p2 = ($signed(33'd0) - $signed(sext_ln53_12_fu_987_p1));

assign sub_ln53_13_fu_1032_p2 = ($signed(33'd0) - $signed(sext_ln53_13_fu_1029_p1));

assign sub_ln53_14_fu_1074_p2 = ($signed(33'd0) - $signed(sext_ln53_14_fu_1071_p1));

assign sub_ln53_8_fu_796_p2 = ($signed(33'd0) - $signed(sext_ln53_8_fu_793_p1));

assign sub_ln53_9_fu_864_p2 = ($signed(33'd0) - $signed(sext_ln53_9_fu_861_p1));

assign sub_ln53_fu_728_p2 = ($signed(33'd0) - $signed(sext_ln53_fu_725_p1));

assign tmp_100_fu_2269_p3 = {{trunc_ln51_13_reg_3674}, {7'd0}};

assign tmp_101_fu_2487_p1 = grp_fu_2739_p3;

assign tmp_101_fu_2487_p3 = tmp_101_fu_2487_p1[32'd30];

assign tmp_102_fu_2497_p3 = {{trunc_ln58_13_fu_2494_p1}, {7'd0}};

assign tmp_104_fu_1064_p3 = dt_14_reg_3036[32'd31];

assign tmp_105_fu_2411_p3 = mul_ln51_14_reg_3696[32'd30];

assign tmp_106_fu_2418_p3 = {{trunc_ln51_14_reg_3708}, {7'd0}};

assign tmp_107_fu_2582_p1 = grp_fu_2749_p3;

assign tmp_107_fu_2582_p3 = tmp_107_fu_2582_p1[32'd30];

assign tmp_108_fu_2592_p3 = {{trunc_ln58_14_fu_2589_p1}, {7'd0}};

assign tmp_116_cast_fu_1589_p1 = grp_fu_2679_p3;

assign tmp_116_cast_fu_1589_p4 = {{tmp_116_cast_fu_1589_p1[24:9]}};

assign tmp_121_cast_fu_1755_p1 = grp_fu_2689_p3;

assign tmp_121_cast_fu_1755_p4 = {{tmp_121_cast_fu_1755_p1[24:9]}};

assign tmp_126_cast_fu_1899_p1 = grp_fu_2699_p3;

assign tmp_126_cast_fu_1899_p4 = {{tmp_126_cast_fu_1899_p1[24:9]}};

assign tmp_131_cast_fu_2057_p1 = grp_fu_2709_p3;

assign tmp_131_cast_fu_2057_p4 = {{tmp_131_cast_fu_2057_p1[24:9]}};

assign tmp_136_cast_fu_2206_p1 = grp_fu_2719_p3;

assign tmp_136_cast_fu_2206_p4 = {{tmp_136_cast_fu_2206_p1[24:9]}};

assign tmp_141_cast_fu_2355_p1 = grp_fu_2729_p3;

assign tmp_141_cast_fu_2355_p4 = {{tmp_141_cast_fu_2355_p1[24:9]}};

assign tmp_146_cast_fu_2478_p1 = grp_fu_2739_p3;

assign tmp_146_cast_fu_2478_p4 = {{tmp_146_cast_fu_2478_p1[24:9]}};

assign tmp_151_cast_fu_2573_p1 = grp_fu_2749_p3;

assign tmp_151_cast_fu_2573_p4 = {{tmp_151_cast_fu_2573_p1[24:9]}};

assign tmp_59_fu_718_p3 = dt_reg_2938[32'd31];

assign tmp_60_fu_1331_p3 = mul_ln51_reg_3316[32'd30];

assign tmp_61_fu_1598_p1 = grp_fu_2679_p3;

assign tmp_61_fu_1598_p3 = tmp_61_fu_1598_p1[32'd30];

assign tmp_62_fu_1608_p3 = {{trunc_ln58_fu_1605_p1}, {7'd0}};

assign tmp_64_fu_786_p3 = dt_8_reg_2952[32'd31];

assign tmp_65_fu_1465_p3 = mul_ln51_8_reg_3382[32'd30];

assign tmp_66_fu_1472_p3 = {{trunc_ln51_8_reg_3394}, {7'd0}};

assign tmp_67_fu_1764_p1 = grp_fu_2689_p3;

assign tmp_67_fu_1764_p3 = tmp_67_fu_1764_p1[32'd30];

assign tmp_68_fu_1774_p3 = {{trunc_ln58_8_fu_1771_p1}, {7'd0}};

assign tmp_70_fu_2019_p4 = {{pre_id_2_reg_2874_pp0_iter4_reg[5:1]}};

assign tmp_71_fu_854_p3 = dt_9_reg_2966[32'd31];

assign tmp_72_fu_1645_p3 = mul_ln51_9_reg_3462[32'd30];

assign tmp_73_fu_1652_p3 = {{trunc_ln51_9_reg_3474}, {7'd0}};

assign tmp_74_fu_1908_p1 = grp_fu_2699_p3;

assign tmp_74_fu_1908_p3 = tmp_74_fu_1908_p1[32'd30];

assign tmp_75_fu_1918_p3 = {{trunc_ln58_9_fu_1915_p1}, {7'd0}};

assign tmp_78_fu_896_p3 = dt_10_reg_2980[32'd31];

assign tmp_79_fu_1811_p3 = mul_ln51_10_reg_3537[32'd30];

assign tmp_80_fu_1818_p3 = {{trunc_ln51_10_reg_3549}, {7'd0}};

assign tmp_81_fu_2066_p1 = grp_fu_2709_p3;

assign tmp_81_fu_2066_p3 = tmp_81_fu_2066_p1[32'd30];

assign tmp_82_fu_2076_p3 = {{trunc_ln58_10_fu_2073_p1}, {7'd0}};

assign tmp_85_fu_938_p3 = dt_11_reg_2994[32'd31];

assign tmp_86_fu_1955_p3 = mul_ln51_11_reg_3594[32'd30];

assign tmp_87_fu_1962_p3 = {{trunc_ln51_11_reg_3606}, {7'd0}};

assign tmp_88_fu_2215_p1 = grp_fu_2719_p3;

assign tmp_88_fu_2215_p3 = tmp_88_fu_2215_p1[32'd30];

assign tmp_89_fu_2225_p3 = {{trunc_ln58_11_fu_2222_p1}, {7'd0}};

assign tmp_91_fu_980_p3 = dt_12_reg_3008[32'd31];

assign tmp_92_fu_2113_p3 = mul_ln51_12_reg_3628[32'd30];

assign tmp_93_fu_2120_p3 = {{trunc_ln51_12_reg_3640}, {7'd0}};

assign tmp_94_fu_2364_p1 = grp_fu_2729_p3;

assign tmp_94_fu_2364_p3 = tmp_94_fu_2364_p1[32'd30];

assign tmp_95_fu_2374_p3 = {{trunc_ln58_12_fu_2371_p1}, {7'd0}};

assign tmp_97_fu_2534_p3 = pre_id_2_reg_2874_pp0_iter4_reg[32'd1];

assign tmp_98_fu_1022_p3 = dt_13_reg_3022[32'd31];

assign tmp_99_fu_2262_p3 = mul_ln51_13_reg_3662[32'd30];

assign tmp_fu_574_p3 = ap_sig_allocacmp_pre_id_2[32'd6];

assign tmp_s_fu_1338_p3 = {{trunc_ln51_reg_3328}, {7'd0}};

assign trunc_ln48_17_fu_823_p1 = dt_8_reg_2952[7:0];

assign trunc_ln48_19_fu_878_p1 = dt_9_reg_2966[7:0];

assign trunc_ln48_21_fu_920_p1 = dt_10_reg_2980[7:0];

assign trunc_ln48_23_fu_962_p1 = dt_11_reg_2994[7:0];

assign trunc_ln48_25_fu_1004_p1 = dt_12_reg_3008[7:0];

assign trunc_ln48_27_fu_1046_p1 = dt_13_reg_3022[7:0];

assign trunc_ln48_29_fu_1088_p1 = dt_14_reg_3036[7:0];

assign trunc_ln48_fu_755_p1 = dt_reg_2938[7:0];

assign trunc_ln51_10_fu_1705_p1 = mul_ln51_10_fu_1690_p2[8:0];

assign trunc_ln51_11_fu_1871_p1 = mul_ln51_11_fu_1856_p2[8:0];

assign trunc_ln51_12_fu_2015_p1 = mul_ln51_12_fu_2000_p2[8:0];

assign trunc_ln51_13_fu_2173_p1 = mul_ln51_13_fu_2158_p2[8:0];

assign trunc_ln51_14_fu_2322_p1 = mul_ln51_14_fu_2307_p2[8:0];

assign trunc_ln51_8_fu_1391_p1 = mul_ln51_8_fu_1376_p2[8:0];

assign trunc_ln51_9_fu_1525_p1 = mul_ln51_9_fu_1510_p2[8:0];

assign trunc_ln51_fu_1287_p1 = mul_ln51_fu_1272_p2[8:0];

assign trunc_ln55_17_fu_807_p1 = dt_8_reg_2952[7:0];

assign trunc_ln55_19_fu_875_p1 = dt_9_reg_2966[7:0];

assign trunc_ln55_21_fu_917_p1 = dt_10_reg_2980[7:0];

assign trunc_ln55_23_fu_959_p1 = dt_11_reg_2994[7:0];

assign trunc_ln55_25_fu_1001_p1 = dt_12_reg_3008[7:0];

assign trunc_ln55_27_fu_1043_p1 = dt_13_reg_3022[7:0];

assign trunc_ln55_29_fu_1085_p1 = dt_14_reg_3036[7:0];

assign trunc_ln55_fu_739_p1 = dt_reg_2938[7:0];

assign trunc_ln58_10_fu_2073_p0 = grp_fu_2709_p3;

assign trunc_ln58_10_fu_2073_p1 = trunc_ln58_10_fu_2073_p0[8:0];

assign trunc_ln58_11_fu_2222_p0 = grp_fu_2719_p3;

assign trunc_ln58_11_fu_2222_p1 = trunc_ln58_11_fu_2222_p0[8:0];

assign trunc_ln58_12_fu_2371_p0 = grp_fu_2729_p3;

assign trunc_ln58_12_fu_2371_p1 = trunc_ln58_12_fu_2371_p0[8:0];

assign trunc_ln58_13_fu_2494_p0 = grp_fu_2739_p3;

assign trunc_ln58_13_fu_2494_p1 = trunc_ln58_13_fu_2494_p0[8:0];

assign trunc_ln58_14_fu_2589_p0 = grp_fu_2749_p3;

assign trunc_ln58_14_fu_2589_p1 = trunc_ln58_14_fu_2589_p0[8:0];

assign trunc_ln58_8_fu_1771_p0 = grp_fu_2689_p3;

assign trunc_ln58_8_fu_1771_p1 = trunc_ln58_8_fu_1771_p0[8:0];

assign trunc_ln58_9_fu_1915_p0 = grp_fu_2699_p3;

assign trunc_ln58_9_fu_1915_p1 = trunc_ln58_9_fu_1915_p0[8:0];

assign trunc_ln58_fu_1605_p0 = grp_fu_2679_p3;

assign trunc_ln58_fu_1605_p1 = trunc_ln58_fu_1605_p0[8:0];

assign update_pre_id_fu_1875_p1 = pre_id_2_reg_2874_pp0_iter4_reg[5:0];

assign zext_ln134_fu_592_p1 = lshr_ln6_fu_582_p4;

assign zext_ln145_fu_1878_p1 = update_pre_id_fu_1875_p1;

assign zext_ln151_1_fu_2185_p1 = or_ln151_1_fu_2177_p3;

assign zext_ln151_2_fu_2334_p1 = or_ln151_3_fu_2326_p3;

assign zext_ln151_3_fu_2457_p1 = or_ln151_4_fu_2450_p3;

assign zext_ln151_4_fu_2552_p1 = or_ln151_7_fu_2541_p5;

assign zext_ln151_5_fu_2636_p1 = or_ln151_s_fu_2629_p3;

assign zext_ln151_6_fu_2664_p1 = or_ln151_2_fu_2657_p3;

assign zext_ln151_fu_2036_p1 = or_ln_fu_2028_p3;

assign zext_ln46_cast_fu_548_p1 = zext_ln46;

assign zext_ln53_fu_556_p1 = params_stdp_window_val;

always @ (posedge ap_clk) begin
    zext_ln46_cast_reg_2834[31:16] <= 16'b0000000000000000;
    zext_ln53_reg_2858[32:16] <= 17'b00000000000000000;
    ap_phi_reg_pp0_iter3_delta_55_reg_319[15:0] <= 16'b0000000000000000;
    ap_phi_reg_pp0_iter3_delta_56_reg_345[15:0] <= 16'b0000000000000000;
end

endmodule //snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP
