
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016162                       # Number of seconds simulated
sim_ticks                                 16162409500                       # Number of ticks simulated
final_tick                                16162409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36927                       # Simulator instruction rate (inst/s)
host_op_rate                                    65151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11593137                       # Simulator tick rate (ticks/s)
host_mem_usage                                1764840                       # Number of bytes of host memory used
host_seconds                                  1394.14                       # Real time elapsed on the host
sim_insts                                    51480734                       # Number of instructions simulated
sim_ops                                      90829076                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10427200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10427200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      2209536                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2209536                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       162925                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             162925                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        34524                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             34524                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    645151331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            645151331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0    136708329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           136708329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    781859660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           781859660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     162925                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     34524                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   162925                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   34524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10426816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                2207808                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10427200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             2209536                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10273                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10098                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9841                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9646                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9525                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9739                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9774                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10057                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10037                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             2206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             2211                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             2280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             2385                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             2102                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             2210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             2334                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             2094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            2147                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            2111                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            2056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            2100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            2075                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16161468500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               162925                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               34524                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  89431                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  43125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  18627                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   7543                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2824                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    940                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    301                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     92                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  1468                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1933                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  2069                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  2130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  2108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  2118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  2105                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  2106                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  2119                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  2108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  2128                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  2110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  2119                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  2096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  2065                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  2049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    59                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       107657                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   117.353447                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    92.587188                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.164046                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        70151     65.16%     65.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        26273     24.40%     89.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         5398      5.01%     94.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2815      2.61%     97.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1612      1.50%     98.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          946      0.88%     99.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          127      0.12%     99.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          101      0.09%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          234      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       107657                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         2042                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     79.778159                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    34.590223                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   879.630306                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         2041     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38912-40959            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         2042                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         2042                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.893732                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.857365                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.128652                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1182     57.88%     57.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              74      3.62%     61.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             641     31.39%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             122      5.97%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              19      0.93%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         2042                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4390303750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7445035000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 814595000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    26947.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               45697.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      645.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      136.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   645.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   136.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        6.11                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     15.51                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   79618                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  10136                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                48.87                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               29.36                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     81851.36                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   45.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               374364480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               198979440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              570557400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              90660960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1279680480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1639298910                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            29816160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5394297600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      241645920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        13523340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9832824690                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           608.371910                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12489984500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     13990250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    541284250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     31035750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    629075000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   3117150500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11829873750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               394342200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               209578875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              592684260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              89413380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1279680480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1704387210                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            29816160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5363638440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      215293440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        11875245                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9890819280                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           611.964384                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12346764000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14042000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    541386000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     23799250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    560418500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3259370750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11763393000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10475136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10475136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      2232512                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        2232512                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       163674                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             163674                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        34883                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             34883                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    648117225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            648117225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1    138129900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           138129900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    786247125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           786247125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     163674                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     34883                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   163674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   34883                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10473664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                2231040                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10475136                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             2232512                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10165                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9897                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9699                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9612                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9783                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9807                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10169                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10907                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10653                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10568                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10107                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10048                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             2185                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             2001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             2244                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             2292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             2457                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             2131                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             2013                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             2219                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             2352                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             2074                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            2198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            2143                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            2226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            2060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            2160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            2105                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16161881000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               163674                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               34883                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  89407                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  43537                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  18876                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   7654                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   2779                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    953                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    307                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     96                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   747                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   833                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  1488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1967                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  2096                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  2126                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  2152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  2137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  2141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  2133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  2142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  2140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  2128                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  2149                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  2134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  2111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  2089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  2083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       108863                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.699485                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    92.197250                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   115.799581                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        71342     65.53%     65.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        26326     24.18%     89.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         5470      5.02%     94.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2740      2.52%     97.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1533      1.41%     98.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          962      0.88%     99.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          140      0.13%     99.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          100      0.09%     99.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          250      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       108863                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         2068                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     79.130077                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    34.259796                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   840.656126                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         2066     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36864-38911            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         2068                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         2068                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.856867                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.821148                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.119738                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1226     59.28%     59.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              81      3.92%     63.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             632     30.56%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             105      5.08%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              16      0.77%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         2068                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4429875250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7498331500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 818255000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    27069.04                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               45819.04                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      648.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      138.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   648.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   138.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        6.14                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     15.71                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   79313                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  10332                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                48.46                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               29.62                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     81396.68                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   45.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               378005880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               200914890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              573099240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              91569240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1279680480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1638336180                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            30030240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5377461510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      251307840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        17825325                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9838257765                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           608.712300                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12490147750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     14474750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    541410000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     44171250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    654261000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   3115131750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11792960750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               399297360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               212220195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              595368900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              90399960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1278451200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1700894250                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            29945280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5351423340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      231802080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    7505880.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9897308445                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           612.365881                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12354840500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     13586000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    540848000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     15164250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    603402750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3253026250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11736382250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10421376                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10421376                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      2213120                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        2213120                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       162834                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             162834                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        34580                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             34580                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    644790989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            644790989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2    136930078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total           136930078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    781721067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           781721067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     162834                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     34580                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   162834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   34580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10420672                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                2212096                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10421376                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             2213120                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10354                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10224                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10329                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10057                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9898                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9587                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9569                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9766                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9704                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10105                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10841                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10572                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11130                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10618                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10084                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9985                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             2194                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1989                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             2223                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             2261                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             2435                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             2141                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             2029                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             2239                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             2301                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             2037                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            2183                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            2087                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            2236                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            2064                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            2095                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            2050                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16161514000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               162834                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               34580                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  89321                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43294                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  18558                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   7474                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   2715                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    992                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    317                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    113                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     28                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   765                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   829                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                  1460                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1938                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  2068                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  2120                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  2120                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  2117                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  2122                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  2138                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  2111                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  2130                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  2111                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  2122                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  2135                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  2105                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  2063                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  2054                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    39                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       107023                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   118.034890                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    92.960623                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   117.138847                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        69448     64.89%     64.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        26312     24.59%     89.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         5452      5.09%     94.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2767      2.59%     97.16% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1598      1.49%     98.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          961      0.90%     99.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          130      0.12%     99.67% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          115      0.11%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          240      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       107023                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         2049                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     79.464129                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    34.700285                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev   861.451403                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         2047     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::36864-38911            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         2049                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         2049                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.868716                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.834758                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.085614                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16            1193     58.22%     58.22% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              74      3.61%     61.84% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             657     32.06%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19             113      5.51%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               9      0.44%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         2049                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4351835750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7404767000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 814115000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    26727.40                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               45477.40                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      644.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                      136.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   644.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                   136.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        6.11                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     15.82                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   79873                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                  10486                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                49.06                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.32                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     81866.10                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   45.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               371779800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               197601855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              569657760                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              91407420                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1279065840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1643885130                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            29818080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5368829430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      256477920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        15215640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9823738875                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           607.813988                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12479733750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     14494750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    541138000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     38085000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    667695000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   3127043000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11773953750                       # Time in different power states
system.mem_ctrls2_1.actEnergy               392400120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               208550430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              592898460                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              89016660                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1277221920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1712355240                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            30081600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5334547920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      236344320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         6327000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9879743670                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           611.279114                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12329406250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     13599000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    540328000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     14856500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    615244250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3279045750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11699336000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10504832                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10504832                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      2239616                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        2239616                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       164138                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             164138                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        34994                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             34994                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    649954575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            649954575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3    138569438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           138569438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    788524013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           788524013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     164138                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     34994                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   164138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   34994                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10503616                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1216                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                2238656                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10504832                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             2239616                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10473                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10273                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10387                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10157                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9889                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9716                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9607                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9830                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9823                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10214                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10913                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10668                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11194                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10645                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10250                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10080                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             2214                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             2015                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             2239                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             2262                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             2413                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             2178                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             2040                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             2241                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             2341                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             2081                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            2171                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            2164                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            2258                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            2098                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            2168                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            2096                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16162128000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               164138                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               34994                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  89816                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  43565                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  18811                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   7560                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   2916                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    993                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    303                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     94                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     40                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   734                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   808                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                  1429                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1945                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  2108                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  2160                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  2166                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  2158                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  2166                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  2160                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  2156                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  2150                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  2139                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  2147                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  2149                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  2143                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  2102                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  2089                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    47                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       109724                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   116.125551                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    91.923054                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   114.870343                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        72142     65.75%     65.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        26470     24.12%     89.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         5492      5.01%     94.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2695      2.46%     97.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1496      1.36%     98.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          956      0.87%     99.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          128      0.12%     99.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          100      0.09%     99.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          245      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       109724                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         2079                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     78.940837                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    34.242116                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev   868.196422                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         2077     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::38912-40959            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         2079                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         2079                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.824916                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.791158                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.083668                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16            1258     60.51%     60.51% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              74      3.56%     64.07% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             621     29.87%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19             111      5.34%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              11      0.53%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               2      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         2079                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4471264000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7548495250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 820595000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    27244.04                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               45994.04                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      649.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                      138.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   649.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                   138.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        6.16                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     15.49                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   79011                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                  10355                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                48.14                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               29.59                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     81162.89                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   44.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               381347400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               202671975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              573570480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              91882440                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1279065840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1653217170                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            29675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5371485630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      240351840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        20730960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9843998775                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           609.067508                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12459770750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14626750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    541156000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     54164250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    625791750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   3146856000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11779814750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               402139080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               213730605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              598239180                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              90707940                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1275992640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1715576310                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            29547360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5355202440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      208824480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        11846940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9901806975                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           612.644214                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12323588250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     12756250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    539796000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     35554500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    543575750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3286038250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11744688750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls               8203                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       21604847                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2909386                       # Number of instructions committed
system.cpu00.committedOps                     5165294                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5093475                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu00.num_func_calls                     50564                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       426280                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5093475                       # number of integer instructions
system.cpu00.num_fp_insts                       72354                       # number of float instructions
system.cpu00.num_int_register_reads          10150669                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4349279                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3028075                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2228017                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1011140                       # number of memory refs
system.cpu00.num_load_insts                    709284                       # Number of load instructions
system.cpu00.num_store_insts                   301856                       # Number of store instructions
system.cpu00.num_idle_cycles             7164877.085102                       # Number of idle cycles
system.cpu00.num_busy_cycles             14439969.914898                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.668367                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.331633                       # Percentage of idle cycles
system.cpu00.Branches                          521316                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22431      0.43%      0.43% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4025355     77.93%     78.37% # Class of executed instruction
system.cpu00.op_class::IntMult                  17687      0.34%     78.71% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36957      0.72%     79.42% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51724      1.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     80.42% # Class of executed instruction
system.cpu00.op_class::MemRead                 694267     13.44%     93.87% # Class of executed instruction
system.cpu00.op_class::MemWrite                300027      5.81%     99.67% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15017      0.29%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5165294                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls               9735                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       21844353                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2948514                       # Number of instructions committed
system.cpu01.committedOps                     5239389                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5167570                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu01.num_func_calls                     53628                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       432967                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5167570                       # number of integer instructions
system.cpu01.num_fp_insts                       72354                       # number of float instructions
system.cpu01.num_int_register_reads          10286747                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4408468                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3073673                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2245345                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1022526                       # number of memory refs
system.cpu01.num_load_insts                    717834                       # Number of load instructions
system.cpu01.num_store_insts                   304692                       # Number of store instructions
system.cpu01.num_idle_cycles             7082452.617539                       # Number of idle cycles
system.cpu01.num_busy_cycles             14761900.382461                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.675776                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.324224                       # Percentage of idle cycles
system.cpu01.Branches                          533386                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22431      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4086532     78.00%     78.42% # Class of executed instruction
system.cpu01.op_class::IntMult                  19219      0.37%     78.79% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36957      0.71%     79.50% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51724      0.99%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     80.48% # Class of executed instruction
system.cpu01.op_class::MemRead                 702817     13.41%     93.90% # Class of executed instruction
system.cpu01.op_class::MemWrite                302863      5.78%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15017      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5239389                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls              11421                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       30267666                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3653759                       # Number of instructions committed
system.cpu02.committedOps                     6374236                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6302288                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu02.num_func_calls                     57078                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       518480                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6302288                       # number of integer instructions
system.cpu02.num_fp_insts                       72492                       # number of float instructions
system.cpu02.num_int_register_reads          12501537                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5370412                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3554744                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2653840                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1423010                       # number of memory refs
system.cpu02.num_load_insts                   1037826                       # Number of load instructions
system.cpu02.num_store_insts                   385184                       # Number of store instructions
system.cpu02.num_idle_cycles             1926235.688174                       # Number of idle cycles
system.cpu02.num_busy_cycles             28341430.311826                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.936360                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.063640                       # Percentage of idle cycles
system.cpu02.Branches                          625707                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22452      0.35%      0.35% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4819053     75.60%     75.95% # Class of executed instruction
system.cpu02.op_class::IntMult                  20911      0.33%     76.28% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36978      0.58%     76.86% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51832      0.81%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.68% # Class of executed instruction
system.cpu02.op_class::MemRead                1022797     16.05%     93.72% # Class of executed instruction
system.cpu02.op_class::MemWrite                383355      6.01%     99.74% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15029      0.24%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6374236                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls              15159                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       31344917                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3809335                       # Number of instructions committed
system.cpu03.committedOps                     6651702                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6579711                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu03.num_func_calls                     64580                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       542086                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6579711                       # number of integer instructions
system.cpu03.num_fp_insts                       72538                       # number of float instructions
system.cpu03.num_int_register_reads          13023217                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5596857                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3706221                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2732555                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1486131                       # number of memory refs
system.cpu03.num_load_insts                   1086556                       # Number of load instructions
system.cpu03.num_store_insts                   399575                       # Number of store instructions
system.cpu03.num_idle_cycles             950197.027211                       # Number of idle cycles
system.cpu03.num_busy_cycles             30394719.972789                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.969686                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.030314                       # Percentage of idle cycles
system.cpu03.Branches                          662305                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22459      0.34%      0.34% # Class of executed instruction
system.cpu03.op_class::IntAlu                 5029610     75.61%     75.95% # Class of executed instruction
system.cpu03.op_class::IntMult                  24649      0.37%     76.32% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36985      0.56%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51868      0.78%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.66% # Class of executed instruction
system.cpu03.op_class::MemRead                1071523     16.11%     93.77% # Class of executed instruction
system.cpu03.op_class::MemWrite                397746      5.98%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15033      0.23%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6651702                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls              17227                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       32154474                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3940958                       # Number of instructions committed
system.cpu04.committedOps                     6877348                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6805357                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu04.num_func_calls                     68716                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       560477                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6805357                       # number of integer instructions
system.cpu04.num_fp_insts                       72538                       # number of float instructions
system.cpu04.num_int_register_reads          13453014                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5783653                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3819314                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2802693                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1547695                       # number of memory refs
system.cpu04.num_load_insts                   1135002                       # Number of load instructions
system.cpu04.num_store_insts                   412693                       # Number of store instructions
system.cpu04.num_idle_cycles             169447.319643                       # Number of idle cycles
system.cpu04.num_busy_cycles             31985026.680357                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.994730                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.005270                       # Percentage of idle cycles
system.cpu04.Branches                          688037                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22459      0.33%      0.33% # Class of executed instruction
system.cpu04.op_class::IntAlu                 5191624     75.49%     75.82% # Class of executed instruction
system.cpu04.op_class::IntMult                  26717      0.39%     76.20% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36985      0.54%     76.74% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51868      0.75%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     77.50% # Class of executed instruction
system.cpu04.op_class::MemRead                1119969     16.28%     93.78% # Class of executed instruction
system.cpu04.op_class::MemWrite                410864      5.97%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15033      0.22%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6877348                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls              19433                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       31503922                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3980706                       # Number of instructions committed
system.cpu05.committedOps                     6942074                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6870040                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu05.num_func_calls                     73154                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       565007                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6870040                       # number of integer instructions
system.cpu05.num_fp_insts                       72584                       # number of float instructions
system.cpu05.num_int_register_reads          13576614                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5837042                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3857137                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2801972                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1556334                       # number of memory refs
system.cpu05.num_load_insts                   1144641                       # Number of load instructions
system.cpu05.num_store_insts                   411693                       # Number of store instructions
system.cpu05.num_idle_cycles             800050.113798                       # Number of idle cycles
system.cpu05.num_busy_cycles             30703871.886202                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.974605                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.025395                       # Percentage of idle cycles
system.cpu05.Branches                          700342                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22466      0.32%      0.32% # Class of executed instruction
system.cpu05.op_class::IntAlu                 5245455     75.56%     75.88% # Class of executed instruction
system.cpu05.op_class::IntMult                  28923      0.42%     76.30% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36992      0.53%     76.83% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51904      0.75%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.58% # Class of executed instruction
system.cpu05.op_class::MemRead                1129604     16.27%     93.85% # Class of executed instruction
system.cpu05.op_class::MemWrite                409864      5.90%     99.76% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15037      0.22%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6942074                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls              21735                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       23511410                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3293779                       # Number of instructions committed
system.cpu06.committedOps                     5882389                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5810570                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu06.num_func_calls                     77628                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       490114                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5810570                       # number of integer instructions
system.cpu06.num_fp_insts                       72354                       # number of float instructions
system.cpu06.num_int_register_reads          11473956                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4925174                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3457242                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2404559                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1133910                       # number of memory refs
system.cpu06.num_load_insts                    802592                       # Number of load instructions
system.cpu06.num_store_insts                   331318                       # Number of store instructions
system.cpu06.num_idle_cycles             6410420.195420                       # Number of idle cycles
system.cpu06.num_busy_cycles             17100989.804580                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.727349                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.272651                       # Percentage of idle cycles
system.cpu06.Branches                          633054                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22431      0.38%      0.38% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4606148     78.30%     78.69% # Class of executed instruction
system.cpu06.op_class::IntMult                  31219      0.53%     79.22% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36957      0.63%     79.84% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51724      0.88%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     80.72% # Class of executed instruction
system.cpu06.op_class::MemRead                 787575     13.39%     94.11% # Class of executed instruction
system.cpu06.op_class::MemWrite                329489      5.60%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15017      0.26%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5882389                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls              74201                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       27555372                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   4986726                       # Number of instructions committed
system.cpu07.committedOps                     8986860                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             8914998                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu07.num_func_calls                    182586                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       761903                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    8914998                       # number of integer instructions
system.cpu07.num_fp_insts                       72400                       # number of float instructions
system.cpu07.num_int_register_reads          17244508                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          7433548                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            5254110                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           3212186                       # number of times the CC registers were written
system.cpu07.num_mem_refs                     1731102                       # number of memory refs
system.cpu07.num_load_insts                   1259414                       # Number of load instructions
system.cpu07.num_store_insts                   471688                       # Number of store instructions
system.cpu07.num_idle_cycles             4065726.906816                       # Number of idle cycles
system.cpu07.num_busy_cycles             23489645.093184                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.852452                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.147548                       # Percentage of idle cycles
system.cpu07.Branches                         1088755                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22438      0.25%      0.25% # Class of executed instruction
system.cpu07.op_class::IntAlu                 7060905     78.57%     78.82% # Class of executed instruction
system.cpu07.op_class::IntMult                  83691      0.93%     79.75% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.41%     80.16% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51760      0.58%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.74% # Class of executed instruction
system.cpu07.op_class::MemRead                1244393     13.85%     94.58% # Class of executed instruction
system.cpu07.op_class::MemWrite                469859      5.23%     99.81% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15021      0.17%     99.98% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  8986860                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls              33075                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       32324819                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   4314128                       # Number of instructions committed
system.cpu08.committedOps                     7579189                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             7507198                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu08.num_func_calls                    100412                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       623041                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    7507198                       # number of integer instructions
system.cpu08.num_fp_insts                       72538                       # number of float instructions
system.cpu08.num_int_register_reads          14743480                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          6344516                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            4254543                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2949111                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1649110                       # number of memory refs
system.cpu08.num_load_insts                   1213473                       # Number of load instructions
system.cpu08.num_store_insts                   435637                       # Number of store instructions
system.cpu08.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu08.num_busy_cycles             32324818.998000                       # Number of busy cycles
system.cpu08.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu08.Branches                          806071                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22459      0.30%      0.30% # Class of executed instruction
system.cpu08.op_class::IntAlu                 5776202     76.21%     76.51% # Class of executed instruction
system.cpu08.op_class::IntMult                  42565      0.56%     77.07% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.49%     77.56% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51868      0.68%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     78.24% # Class of executed instruction
system.cpu08.op_class::MemRead                1198440     15.81%     94.05% # Class of executed instruction
system.cpu08.op_class::MemWrite                433808      5.72%     99.78% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15033      0.20%     99.98% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  7579189                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls              13023                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       25635584                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3365538                       # Number of instructions committed
system.cpu09.committedOps                     5923939                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5852077                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu09.num_func_calls                     60230                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       485792                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5852077                       # number of integer instructions
system.cpu09.num_fp_insts                       72400                       # number of float instructions
system.cpu09.num_int_register_reads          11610677                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4984027                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3383749                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2473954                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1242176                       # number of memory refs
system.cpu09.num_load_insts                    893700                       # Number of load instructions
system.cpu09.num_store_insts                   348476                       # Number of store instructions
system.cpu09.num_idle_cycles             5304977.756531                       # Number of idle cycles
system.cpu09.num_busy_cycles             20330606.243469                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.793062                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.206938                       # Percentage of idle cycles
system.cpu09.Branches                          598567                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22438      0.38%      0.38% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4548088     76.77%     77.15% # Class of executed instruction
system.cpu09.op_class::IntMult                  22513      0.38%     77.53% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.62%     78.16% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51760      0.87%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.03% # Class of executed instruction
system.cpu09.op_class::MemRead                 878679     14.83%     93.86% # Class of executed instruction
system.cpu09.op_class::MemWrite                346647      5.85%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15021      0.25%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5923939                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls              15809                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       26436730                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3463627                       # Number of instructions committed
system.cpu10.committedOps                     6110700                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             6038838                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu10.num_func_calls                     65802                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       502968                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    6038838                       # number of integer instructions
system.cpu10.num_fp_insts                       72400                       # number of float instructions
system.cpu10.num_int_register_reads          11954486                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          5133634                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3494232                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2530552                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1277562                       # number of memory refs
system.cpu10.num_load_insts                    918880                       # Number of load instructions
system.cpu10.num_store_insts                   358682                       # Number of store instructions
system.cpu10.num_idle_cycles             4815551.145150                       # Number of idle cycles
system.cpu10.num_busy_cycles             21621178.854850                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.817846                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.182154                       # Percentage of idle cycles
system.cpu10.Branches                          625509                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22438      0.37%      0.37% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4696683     76.86%     77.23% # Class of executed instruction
system.cpu10.op_class::IntMult                  25293      0.41%     77.64% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.60%     78.25% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51760      0.85%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.09% # Class of executed instruction
system.cpu10.op_class::MemRead                 903859     14.79%     93.88% # Class of executed instruction
system.cpu10.op_class::MemWrite                356853      5.84%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15021      0.25%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  6110700                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls              17913                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       23756940                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3331718                       # Number of instructions committed
system.cpu11.committedOps                     5912331                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5840512                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu11.num_func_calls                     69984                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       489279                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5840512                       # number of integer instructions
system.cpu11.num_fp_insts                       72354                       # number of float instructions
system.cpu11.num_int_register_reads          11556282                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4960608                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3430672                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2440517                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1185242                       # number of memory refs
system.cpu11.num_load_insts                    845202                       # Number of load instructions
system.cpu11.num_store_insts                   340040                       # Number of store instructions
system.cpu11.num_idle_cycles             6296913.444904                       # Number of idle cycles
system.cpu11.num_busy_cycles             17460026.555096                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.734944                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.265056                       # Percentage of idle cycles
system.cpu11.Branches                          618840                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22431      0.38%      0.38% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4588580     77.61%     77.99% # Class of executed instruction
system.cpu11.op_class::IntMult                  27397      0.46%     78.45% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36957      0.63%     79.08% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51724      0.87%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     79.95% # Class of executed instruction
system.cpu11.op_class::MemRead                 830185     14.04%     93.99% # Class of executed instruction
system.cpu11.op_class::MemWrite                338211      5.72%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15017      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5912331                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls              20169                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       28353064                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3654261                       # Number of instructions committed
system.cpu12.committedOps                     6443447                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6371542                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu12.num_func_calls                     74548                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       530496                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6371542                       # number of integer instructions
system.cpu12.num_fp_insts                       72446                       # number of float instructions
system.cpu12.num_int_register_reads          12584806                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5406912                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3670757                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2622583                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1357554                       # number of memory refs
system.cpu12.num_load_insts                    981902                       # Number of load instructions
system.cpu12.num_store_insts                   375652                       # Number of store instructions
system.cpu12.num_idle_cycles             3483744.913067                       # Number of idle cycles
system.cpu12.num_busy_cycles             24869319.086933                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.877130                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.122870                       # Percentage of idle cycles
system.cpu12.Branches                          667982                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22445      0.35%      0.35% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4945022     76.74%     77.09% # Class of executed instruction
system.cpu12.op_class::IntMult                  29659      0.46%     77.55% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.57%     78.13% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51796      0.80%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.93% # Class of executed instruction
system.cpu12.op_class::MemRead                 966877     15.01%     93.94% # Class of executed instruction
system.cpu12.op_class::MemWrite                373823      5.80%     99.74% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15025      0.23%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6443447                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls              22553                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       29441643                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3828299                       # Number of instructions committed
system.cpu13.committedOps                     6740178                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             6668230                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu13.num_func_calls                     79342                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       554534                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    6668230                       # number of integer instructions
system.cpu13.num_fp_insts                       72492                       # number of float instructions
system.cpu13.num_int_register_reads          13150879                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5653114                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3817075                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2717174                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1441054                       # number of memory refs
system.cpu13.num_load_insts                   1047696                       # Number of load instructions
system.cpu13.num_store_insts                   393358                       # Number of store instructions
system.cpu13.num_idle_cycles             2626014.349896                       # Number of idle cycles
system.cpu13.num_busy_cycles             26815628.650104                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.910806                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.089194                       # Percentage of idle cycles
system.cpu13.Branches                          700773                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22452      0.33%      0.33% # Class of executed instruction
system.cpu13.op_class::IntAlu                 5155819     76.49%     76.83% # Class of executed instruction
system.cpu13.op_class::IntMult                  32043      0.48%     77.30% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36978      0.55%     77.85% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51832      0.77%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.62% # Class of executed instruction
system.cpu13.op_class::MemRead                1032667     15.32%     93.94% # Class of executed instruction
system.cpu13.op_class::MemWrite                391529      5.81%     99.75% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15029      0.22%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  6740178                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4728010                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16162409500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4605950                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              495965                       # Transaction distribution
system.piobus.trans_dist::ReadResp             495965                       # Transaction distribution
system.piobus.trans_dist::WriteReq                448                       # Transaction distribution
system.piobus.trans_dist::WriteResp               448                       # Transaction distribution
system.piobus.pkt_count_system.ruby.network.ext_links00.ext_node.sequencer.mem-master-port::system.fpga0.control_port        21726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.network.ext_links00.ext_node.sequencer.mem-master-port::total        21726                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.network.ext_links01.ext_node.sequencer.mem-master-port::system.fpga1.control_port        21540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.network.ext_links01.ext_node.sequencer.mem-master-port::total        21540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        99832                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        99832                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       106352                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       106352                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       115540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       115540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       110024                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       110024                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        25208                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        25208                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        60986                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        60986                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       106790                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       106790                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        60222                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        60222                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        64898                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        64898                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        41570                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        41570                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        72296                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        72296                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        85842                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        85842                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 992826                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.network.ext_links00.ext_node.sequencer.mem-master-port::system.fpga0.control_port        86904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.network.ext_links00.ext_node.sequencer.mem-master-port::total        86904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.network.ext_links01.ext_node.sequencer.mem-master-port::system.fpga1.control_port        86160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.network.ext_links01.ext_node.sequencer.mem-master-port::total        86160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       399328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       399328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       425408                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       425408                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       462160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       462160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       440096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       440096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       100832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       100832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port       243944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total       243944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       427160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       427160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       240888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       240888                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       259592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       259592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       166280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       166280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       289184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       289184                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       343368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       343368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3971304                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           311276000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           300391500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           24063500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           23850000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          111756000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          119205000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         128599500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         121363500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          27393000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer16.occupancy          65522500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         114378000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          66574000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          71689000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          45437000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          80040000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          95273500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     86491919                      
system.ruby.outstanding_req_hist_seqr::mean     1.000019                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000013                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004407                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    86490239    100.00%    100.00% |        1680      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     86491919                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       86491919                      
system.ruby.latency_hist_seqr::mean          3.413217                      
system.ruby.latency_hist_seqr::gmean         1.766354                      
system.ruby.latency_hist_seqr::stdev        15.625692                      
system.ruby.latency_hist_seqr            |    86015974     99.45%     99.45% |      449133      0.52%     99.97% |       13060      0.02%     99.98% |        3745      0.00%     99.99% |        5513      0.01%     99.99% |        4144      0.00%    100.00% |         313      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |          13      0.00%    100.00%
system.ruby.latency_hist_seqr::total         86491919                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     85835478                      
system.ruby.hit_latency_hist_seqr::mean      2.170280                      
system.ruby.hit_latency_hist_seqr::gmean     1.706729                      
system.ruby.hit_latency_hist_seqr::stdev     1.535217                      
system.ruby.hit_latency_hist_seqr        |    52896060     61.62%     61.62% |           0      0.00%     61.62% |    32737142     38.14%     99.76% |           0      0.00%     99.76% |           0      0.00%     99.76% |      129820      0.15%     99.92% |           2      0.00%     99.92% |       72454      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     85835478                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       656441                      
system.ruby.miss_latency_hist_seqr::mean   165.938247                      
system.ruby.miss_latency_hist_seqr::gmean   157.434214                      
system.ruby.miss_latency_hist_seqr::stdev    72.429066                      
system.ruby.miss_latency_hist_seqr       |      180496     27.50%     27.50% |      449133     68.42%     95.92% |       13060      1.99%     97.91% |        3745      0.57%     98.48% |        5513      0.84%     99.32% |        4144      0.63%     99.95% |         313      0.05%     99.99% |          20      0.00%    100.00% |           4      0.00%    100.00% |          13      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       656441                      
system.ruby.Directory.incomplete_times_seqr            8                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            8                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1192094                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        53139                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1245233                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4586832                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4588497                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits        14035                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        40769                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        54804                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles          137                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1121916                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        42661                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1164577                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4419831                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2476                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4422307                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits        15616                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        29521                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        45137                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles           30                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1261921                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        59605                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1321526                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4821337                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4822998                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits        16293                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        44973                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        61266                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          289                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1331293                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        66960                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1398253                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      5039005                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1681                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      5040686                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits        17188                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        51453                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        68641                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          424                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1303432                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        69782                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1373214                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4814315                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1656                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4815971                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits        12795                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        58643                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        71438                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           462                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1359188                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        73887                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1433075                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      5010004                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1667                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      5011671                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits        14556                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        60998                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        75554                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles           361                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1410708                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        79337                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1490045                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      5173504                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2484                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      5175988                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits        18129                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        63692                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        81821                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           629                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1423318                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        78124                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1501442                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      5209501                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1714                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      5211215                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits        19673                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        60165                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        79838                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           910                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1084752                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        36674                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1121426                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4376771                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1664                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4378435                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits         8140                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        30198                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        38338                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles            45                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits      1619992                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        80737                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      1700729                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      6508276                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1673                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      6509949                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits        14771                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        67639                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        82410                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles           942                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1512322                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        83513                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1595835                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5631738                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5633397                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits        26214                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        58958                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        85172                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           576                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1162821                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        49364                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1212185                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4454859                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1693                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4456552                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits        12411                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        38646                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        51057                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           146                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.ext_node.L1Dcache.demand_hits       971898                       # Number of cache demand hits
system.ruby.network.ext_links00.ext_node.L1Dcache.demand_misses        28499                       # Number of cache demand misses
system.ruby.network.ext_links00.ext_node.L1Dcache.demand_accesses      1000397                       # Number of cache demand accesses
system.ruby.network.ext_links00.ext_node.L1Icache.demand_hits      3892501                       # Number of cache demand hits
system.ruby.network.ext_links00.ext_node.L1Icache.demand_misses         1657                       # Number of cache demand misses
system.ruby.network.ext_links00.ext_node.L1Icache.demand_accesses      3894158                       # Number of cache demand accesses
system.ruby.network.ext_links00.ext_node.L2cache.demand_hits         5978                       # Number of cache demand hits
system.ruby.network.ext_links00.ext_node.L2cache.demand_misses        24178                       # Number of cache demand misses
system.ruby.network.ext_links00.ext_node.L2cache.demand_accesses        30156                       # Number of cache demand accesses
system.ruby.network.ext_links00.ext_node.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.ext_node.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.ext_node.fully_busy_cycles            9                       # cycles for which number of transistions == max transitions
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2433698                      
system.ruby.network.routers00.buffer_writes      2433698                      
system.ruby.network.routers00.sw_input_arbiter_activity      2467216                      
system.ruby.network.routers00.sw_output_arbiter_activity      2433698                      
system.ruby.network.routers00.crossbar_activity      2433698                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.ext_node.L1Dcache.demand_hits       982237                       # Number of cache demand hits
system.ruby.network.ext_links01.ext_node.L1Dcache.demand_misses        29639                       # Number of cache demand misses
system.ruby.network.ext_links01.ext_node.L1Dcache.demand_accesses      1011876                       # Number of cache demand accesses
system.ruby.network.ext_links01.ext_node.L1Icache.demand_hits      3941814                       # Number of cache demand hits
system.ruby.network.ext_links01.ext_node.L1Icache.demand_misses         1668                       # Number of cache demand misses
system.ruby.network.ext_links01.ext_node.L1Icache.demand_accesses      3943482                       # Number of cache demand accesses
system.ruby.network.ext_links01.ext_node.L2cache.demand_hits         6477                       # Number of cache demand hits
system.ruby.network.ext_links01.ext_node.L2cache.demand_misses        24830                       # Number of cache demand misses
system.ruby.network.ext_links01.ext_node.L2cache.demand_accesses        31307                       # Number of cache demand accesses
system.ruby.network.ext_links01.ext_node.sequencer.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.ext_node.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.ext_node.fully_busy_cycles           16                       # cycles for which number of transistions == max transitions
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3094054                      
system.ruby.network.routers01.buffer_writes      3094054                      
system.ruby.network.routers01.sw_input_arbiter_activity      3160330                      
system.ruby.network.routers01.sw_output_arbiter_activity      3094054                      
system.ruby.network.routers01.crossbar_activity      3094054                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3852140                      
system.ruby.network.routers02.buffer_writes      3852140                      
system.ruby.network.routers02.sw_input_arbiter_activity      3979305                      
system.ruby.network.routers02.sw_output_arbiter_activity      3852140                      
system.ruby.network.routers02.crossbar_activity      3852140                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      3152875                      
system.ruby.network.routers03.buffer_writes      3152875                      
system.ruby.network.routers03.sw_input_arbiter_activity      3228388                      
system.ruby.network.routers03.sw_output_arbiter_activity      3152875                      
system.ruby.network.routers03.crossbar_activity      3152875                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      4730095                      
system.ruby.network.routers04.buffer_writes      4730095                      
system.ruby.network.routers04.sw_input_arbiter_activity      5353702                      
system.ruby.network.routers04.sw_output_arbiter_activity      4730095                      
system.ruby.network.routers04.crossbar_activity      4730095                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4225748                      
system.ruby.network.routers05.buffer_writes      4225748                      
system.ruby.network.routers05.sw_input_arbiter_activity      4528741                      
system.ruby.network.routers05.sw_output_arbiter_activity      4225748                      
system.ruby.network.routers05.crossbar_activity      4225748                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      4792915                      
system.ruby.network.routers06.buffer_writes      4792915                      
system.ruby.network.routers06.sw_input_arbiter_activity      5192347                      
system.ruby.network.routers06.sw_output_arbiter_activity      4792915                      
system.ruby.network.routers06.crossbar_activity      4792915                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      5098612                      
system.ruby.network.routers07.buffer_writes      5098612                      
system.ruby.network.routers07.sw_input_arbiter_activity      5644858                      
system.ruby.network.routers07.sw_output_arbiter_activity      5098612                      
system.ruby.network.routers07.crossbar_activity      5098612                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      6217614                      
system.ruby.network.routers08.buffer_writes      6217614                      
system.ruby.network.routers08.sw_input_arbiter_activity      7143136                      
system.ruby.network.routers08.sw_output_arbiter_activity      6217614                      
system.ruby.network.routers08.crossbar_activity      6217614                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      9554351                      
system.ruby.network.routers09.buffer_writes      9554351                      
system.ruby.network.routers09.sw_input_arbiter_activity     10497222                      
system.ruby.network.routers09.sw_output_arbiter_activity      9554351                      
system.ruby.network.routers09.crossbar_activity      9554351                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      9963234                      
system.ruby.network.routers10.buffer_writes      9963234                      
system.ruby.network.routers10.sw_input_arbiter_activity     11184624                      
system.ruby.network.routers10.sw_output_arbiter_activity      9963234                      
system.ruby.network.routers10.crossbar_activity      9963234                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      5815584                      
system.ruby.network.routers11.buffer_writes      5815584                      
system.ruby.network.routers11.sw_input_arbiter_activity      6624685                      
system.ruby.network.routers11.sw_output_arbiter_activity      5815584                      
system.ruby.network.routers11.crossbar_activity      5815584                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      7025339                      
system.ruby.network.routers12.buffer_writes      7025339                      
system.ruby.network.routers12.sw_input_arbiter_activity      7442640                      
system.ruby.network.routers12.sw_output_arbiter_activity      7025339                      
system.ruby.network.routers12.crossbar_activity      7025339                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      7293964                      
system.ruby.network.routers13.buffer_writes      7293964                      
system.ruby.network.routers13.sw_input_arbiter_activity      7690181                      
system.ruby.network.routers13.sw_output_arbiter_activity      7293964                      
system.ruby.network.routers13.crossbar_activity      7293964                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      7568632                      
system.ruby.network.routers14.buffer_writes      7568632                      
system.ruby.network.routers14.sw_input_arbiter_activity      8067732                      
system.ruby.network.routers14.sw_output_arbiter_activity      7568632                      
system.ruby.network.routers14.crossbar_activity      7568632                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      6769105                      
system.ruby.network.routers15.buffer_writes      6769105                      
system.ruby.network.routers15.sw_input_arbiter_activity      7052444                      
system.ruby.network.routers15.sw_output_arbiter_activity      6769105                      
system.ruby.network.routers15.crossbar_activity      6769105                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      862990      3.87%      3.87% |    10053164     45.12%     49.00% |    10500186     47.13%     96.13% |      862989      3.87%    100.00%
system.ruby.network.packets_received::total     22279329                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      862990      3.87%      3.87% |    10053164     45.12%     49.00% |    10500186     47.13%     96.13% |      862989      3.87%    100.00%
system.ruby.network.packets_injected::total     22279329                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     7918348                       |    95228116                       |   114790102                       |    10762032                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1912877                       |   131062628                       |    99941596                       |     8629890                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      862990     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      862989     50.00%    100.00%
system.ruby.network.memory_received::total      1725979                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     7918348                       |           0                       |           0                       |    10762032                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1912877                       |           0                       |           0                       |     8629890                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.175481                       |    9.472452                       |   10.932197                       |   12.470648                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.216569                       |   13.036953                       |    9.518079                       |          10                      
system.ruby.network.average_packet_network_latency    10.265058                      
system.ruby.network.average_packet_queueing_latency    10.841753                      
system.ruby.network.average_packet_latency    21.106811                      
system.ruby.network.average_memory_network_latency    10.823063                      
system.ruby.network.average_memory_queueing_latency     6.108282                      
system.ruby.network.average_memory_latency    16.931346                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      862990      3.39%      3.39% |    10053164     39.48%     42.87% |    13125950     51.55%     94.43% |     1418913      5.57%    100.00%
system.ruby.network.flits_received::total     25461017                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      862990      3.39%      3.39% |    10053164     39.48%     42.87% |    13125950     51.55%     94.43% |     1418913      5.57%    100.00%
system.ruby.network.flits_injected::total     25461017                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     7918348                       |    95228116                       |   143973320                       |    20236768                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1912877                       |   131062628                       |   105958180                       |    14189130                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.175481                       |    9.472452                       |   10.968602                       |   14.262163                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.216569                       |   13.036953                       |    8.072420                       |          10                      
system.ruby.network.average_flit_network_latency    10.500623                      
system.ruby.network.average_flit_queueing_latency     9.941583                      
system.ruby.network.average_flit_latency    20.442206                      
system.ruby.network.ext_in_link_utilization     25461017                      
system.ruby.network.ext_out_link_utilization     25461017                      
system.ruby.network.int_link_utilization     66126943                      
system.ruby.network.avg_link_utilization     3.621025                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.079061      2.18%      2.18% |    0.028169      0.78%      2.96% |    0.006984      0.19%      3.15% |    0.006785      0.19%      3.34% |    0.923593     25.51%     28.85% |    0.266997      7.37%     36.22% |    0.131879      3.64%     39.86% |    0.078119      2.16%     42.02% |    1.030225     28.45%     70.47% |    0.418866     11.57%     82.04% |    0.261260      7.22%     89.25% |    0.187939      5.19%     94.44% |    0.163003      4.50%     98.95% |    0.016155      0.45%     99.39% |    0.010519      0.29%     99.68% |    0.011471      0.32%    100.00%
system.ruby.network.avg_vc_load::total       3.621025                      
system.ruby.network.average_hops             2.597184                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16162409500                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     12537293                      
system.ruby.LD.latency_hist_seqr::mean       7.004694                      
system.ruby.LD.latency_hist_seqr::gmean      1.991465                      
system.ruby.LD.latency_hist_seqr::stdev     30.089065                      
system.ruby.LD.latency_hist_seqr         |    12267040     97.84%     97.84% |      255625      2.04%     99.88% |        7415      0.06%     99.94% |        1801      0.01%     99.96% |        3021      0.02%     99.98% |        2213      0.02%    100.00% |         166      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      12537293                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     12180191                      
system.ruby.LD.hit_latency_hist_seqr::mean     2.296257                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.751382                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.884366                      
system.ruby.LD.hit_latency_hist_seqr     |     7397624     60.73%     60.73% |           0      0.00%     60.73% |     4604436     37.80%     98.54% |           0      0.00%     98.54% |           0      0.00%     98.54% |      113449      0.93%     99.47% |           1      0.00%     99.47% |       64681      0.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     12180191                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       357102                      
system.ruby.LD.miss_latency_hist_seqr::mean   167.602094                      
system.ruby.LD.miss_latency_hist_seqr::gmean   159.273407                      
system.ruby.LD.miss_latency_hist_seqr::stdev    71.531107                      
system.ruby.LD.miss_latency_hist_seqr    |       86849     24.32%     24.32% |      255625     71.58%     95.90% |        7415      2.08%     97.98% |        1801      0.50%     98.48% |        3021      0.85%     99.33% |        2213      0.62%     99.95% |         166      0.05%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       357102                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      5279728                      
system.ruby.ST.latency_hist_seqr::mean      10.598272                      
system.ruby.ST.latency_hist_seqr::gmean      2.137799                      
system.ruby.ST.latency_hist_seqr::stdev     39.732932                      
system.ruby.ST.latency_hist_seqr         |     5093608     96.47%     96.47% |      174628      3.31%     99.78% |        5337      0.10%     99.88% |        1856      0.04%     99.92% |        2328      0.04%     99.96% |        1809      0.03%    100.00% |         137      0.00%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       5279728                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      5002825                      
system.ruby.ST.hit_latency_hist_seqr::mean     2.153863                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.686952                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.576707                      
system.ruby.ST.hit_latency_hist_seqr     |     3131224     62.59%     62.59% |           0      0.00%     62.59% |     1851953     37.02%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |       12902      0.26%     99.87% |           1      0.00%     99.87% |        6745      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      5002825                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       276903                      
system.ruby.ST.miss_latency_hist_seqr::mean   163.163967                      
system.ruby.ST.miss_latency_hist_seqr::gmean   154.320572                      
system.ruby.ST.miss_latency_hist_seqr::stdev    74.106492                      
system.ruby.ST.miss_latency_hist_seqr    |       90783     32.79%     32.79% |      174628     63.06%     95.85% |        5337      1.93%     97.78% |        1856      0.67%     98.45% |        2328      0.84%     99.29% |        1809      0.65%     99.94% |         137      0.05%     99.99% |          14      0.01%    100.00% |           4      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       276903                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     67905306                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.204204                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.704707                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.525819                      
system.ruby.IFETCH.latency_hist_seqr     |    67887149     99.97%     99.97% |       17505      0.03%    100.00% |         293      0.00%    100.00% |          80      0.00%    100.00% |         154      0.00%    100.00% |         115      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     67905306                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     67884485                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     2.151571                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.702310                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.460725                      
system.ruby.IFETCH.hit_latency_hist_seqr |    41837250     61.63%     61.63% |           0      0.00%     61.63% |    26043038     38.36%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        3300      0.00%    100.00% |           0      0.00%    100.00% |         897      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     67884485                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20821                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   173.809903                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   167.499942                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    64.261152                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2664     12.79%     12.79% |       17505     84.07%     96.87% |         293      1.41%     98.28% |          80      0.38%     98.66% |         154      0.74%     99.40% |         115      0.55%     99.95% |          10      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20821                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       769592                      
system.ruby.RMW_Read.latency_hist_seqr::mean     2.290373                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.552580                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     8.345280                      
system.ruby.RMW_Read.latency_hist_seqr   |      768177     99.82%     99.82% |        1375      0.18%     99.99% |          15      0.00%    100.00% |           8      0.00%    100.00% |          10      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       769592                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       767977                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.933020                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.537385                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     1.402182                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      529962     69.01%     69.01% |           0      0.00%     69.01% |      237715     30.95%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |         169      0.02%     99.98% |           0      0.00%     99.98% |         131      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       767977                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1615                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   172.221672                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   166.799888                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    57.592018                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         200     12.38%     12.38% |        1375     85.14%     97.52% |          15      0.93%     98.45% |           8      0.50%     98.95% |          10      0.62%     99.57% |           7      0.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1615                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     85633202                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     2.146885                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.698887                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.457844                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    52896060     61.77%     61.77% |           0      0.00%     61.77% |           0      0.00%     61.77% |    32737142     38.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     85633202                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    63.533798                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    63.014811                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     8.487627                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      0.07%      0.07% |        1544     53.80%     53.87% |        1200     41.81%     95.68% |          99      3.45%     99.13% |          22      0.77%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean     1.451568                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.232037                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::stdev     1.072936                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2438     84.95%     84.95% |           0      0.00%     84.95% |           0      0.00%     84.95% |         432     15.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    12.220209                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    11.926443                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.679774                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          90      3.14%      3.14% |        1257     43.80%     46.93% |        1296     45.16%     92.09% |         213      7.42%     99.51% |          13      0.45%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    34.629617                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    34.152739                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     6.567325                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |         830     28.92%     28.92% |        1875     65.33%     94.25% |         140      4.88%     99.13% |          22      0.77%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    15.232404                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::gmean    14.519937                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     4.492897                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |           7      0.24%      0.24% |          87      3.03%      3.28% |         485     16.90%     20.17% |         982     34.22%     54.39% |         835     29.09%     83.48% |         352     12.26%     95.75% |         102      3.55%     99.30% |          19      0.66%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples       202276                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    12.074591                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.992469                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.438408                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |      129820     64.18%     64.18% |           2      0.00%     64.18% |       72454     35.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total       202276                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       653571                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   166.387932                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   158.068500                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    72.266436                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      177626     27.18%     27.18% |      449133     68.72%     95.90% |       13060      2.00%     97.90% |        3745      0.57%     98.47% |        5513      0.84%     99.31% |        4144      0.63%     99.95% |         313      0.05%     99.99% |          20      0.00%    100.00% |           4      0.00%    100.00% |          13      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       653571                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       653563                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.923255                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.530831                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     1.406431                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      653500     99.99%     99.99% |           3      0.00%     99.99% |          29      0.00%    100.00% |          14      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       653563                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       653563                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    12.421424                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.061974                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     3.035481                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |       32384      4.95%      4.95% |      521636     79.81%     84.77% |       99032     15.15%     99.92% |         454      0.07%     99.99% |           8      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          29      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       653563                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       653563                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    36.276723                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    35.637569                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev     7.906514                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      113168     17.32%     17.32% |      529676     81.04%     98.36% |       10132      1.55%     99.91% |         530      0.08%     99.99% |          42      0.01%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       653563                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       653563                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   115.767150                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   105.444912                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    71.574066                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      458402     70.14%     70.14% |      176861     27.06%     97.20% |        6068      0.93%     98.13% |        4204      0.64%     98.77% |        6037      0.92%     99.70% |        1857      0.28%     99.98% |         106      0.02%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% |          10      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       653563                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples     12002060                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     2.150911                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.702051                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.458814                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7397624     61.64%     61.64% |           0      0.00%     61.64% |           0      0.00%     61.64% |     4604436     38.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total     12002060                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    63.479353                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    62.954666                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     8.529819                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.06%      0.06% |         979     54.63%     54.69% |         729     40.68%     95.37% |          66      3.68%     99.05% |          16      0.89%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples       178131                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    12.089333                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    12.006689                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.442690                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |      113449     63.69%     63.69% |           1      0.00%     63.69% |       64681     36.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total       178131                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       355310                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   168.127235                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   160.020777                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    71.324494                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       85057     23.94%     23.94% |      255625     71.94%     95.88% |        7415      2.09%     97.97% |        1801      0.51%     98.48% |        3021      0.85%     99.33% |        2213      0.62%     99.95% |         166      0.05%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       355310                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4983177                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     2.114923                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.673980                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.449730                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3131224     62.84%     62.84% |           0      0.00%     62.84% |           0      0.00%     62.84% |     1851953     37.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4983177                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    63.624304                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    63.114919                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     8.420189                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.09%      0.09% |         565     52.41%     52.50% |         471     43.69%     96.20% |          33      3.06%     99.26% |           6      0.56%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        19648                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    12.029927                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.949491                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.424441                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       12902     65.67%     65.67% |           1      0.01%     65.67% |        6745     34.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        19648                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       275825                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   163.552996                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   154.860756                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    73.987049                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       89705     32.52%     32.52% |      174628     63.31%     95.83% |        5337      1.93%     97.77% |        1856      0.67%     98.44% |        2328      0.84%     99.29% |        1809      0.66%     99.94% |         137      0.05%     99.99% |          14      0.01%    100.00% |           4      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       275825                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     67880288                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     2.150984                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.702108                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.458831                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    41837250     61.63%     61.63% |           0      0.00%     61.63% |           0      0.00%     61.63% |    26043038     38.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     67880288                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         4197                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.641172                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.581829                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.229949                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        3300     78.63%     78.63% |           0      0.00%     78.63% |         897     21.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         4197                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20821                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   173.809903                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   167.499942                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    64.261152                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2664     12.79%     12.79% |       17505     84.07%     96.87% |         293      1.41%     98.28% |          80      0.38%     98.66% |         154      0.74%     99.40% |         115      0.55%     99.95% |          10      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20821                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       767677                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.928965                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.536140                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.387055                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      529962     69.03%     69.03% |           0      0.00%     69.03% |           0      0.00%     69.03% |      237715     30.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       767677                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          300                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    12.310000                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    12.221573                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.490404                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         169     56.33%     56.33% |           0      0.00%     56.33% |         131     43.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          300                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1615                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   172.221672                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   166.799888                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    57.592018                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         200     12.38%     12.38% |        1375     85.14%     97.52% |          15      0.93%     98.45% |           8      0.50%     98.95% |          10      0.62%     99.57% |           7      0.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1615                      
system.ruby.Directory_Controller.GETX    |       69530     24.96%     24.96% |       69637     25.00%     49.97% |       69714     25.03%     75.00% |       69645     25.00%    100.00%
system.ruby.Directory_Controller.GETX::total       278526                      
system.ruby.Directory_Controller.GETS    |       94073     24.89%     24.89% |       94809     25.08%     49.97% |       93876     24.84%     74.81% |       95228     25.19%    100.00%
system.ruby.Directory_Controller.GETS::total       377986                      
system.ruby.Directory_Controller.PUT     |       51392     24.88%     24.88% |       51737     25.05%     49.93% |       51393     24.88%     74.81% |       52027     25.19%    100.00%
system.ruby.Directory_Controller.PUT::total       206549                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      163597     24.92%     24.92% |      164416     25.05%     49.97% |      163561     24.92%     74.89% |      164852     25.11%    100.00%
system.ruby.Directory_Controller.UnblockM::total       656426                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       16868     24.96%     24.96% |       16854     24.94%     49.91% |       16813     24.88%     74.79% |       17033     25.21%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        67568                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       34524     24.84%     24.84% |       34883     25.10%     49.94% |       34580     24.88%     74.82% |       34994     25.18%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total       138981                      
system.ruby.Directory_Controller.Memory_Data |      162925     24.93%     24.93% |      163674     25.04%     49.97% |      162834     24.91%     74.89% |      164138     25.11%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       653571                      
system.ruby.Directory_Controller.Memory_Ack |       34524     24.84%     24.84% |       34883     25.10%     49.94% |       34580     24.88%     74.82% |       34994     25.18%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total       138981                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       51392     24.88%     24.88% |       51737     25.05%     49.93% |       51393     24.88%     74.81% |       52027     25.19%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       206549                      
system.ruby.Directory_Controller.E.GETX  |       69278     24.97%     24.97% |       69354     25.00%     49.97% |       69432     25.03%     74.99% |       69376     25.01%    100.00%
system.ruby.Directory_Controller.E.GETX::total       277440                      
system.ruby.Directory_Controller.E.GETS  |       93647     24.90%     24.90% |       94320     25.08%     49.97% |       93402     24.83%     74.81% |       94762     25.19%    100.00%
system.ruby.Directory_Controller.E.GETS::total       376131                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      163597     24.92%     24.92% |      164416     25.05%     49.97% |      163561     24.92%     74.89% |      164852     25.11%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       656426                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      162925     24.93%     24.93% |      163674     25.04%     49.97% |      162834     24.91%     74.89% |      164138     25.11%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       653571                      
system.ruby.Directory_Controller.WB.GETX |           0      0.00%      0.00% |           3     37.50%     37.50% |           2     25.00%     62.50% |           3     37.50%    100.00%
system.ruby.Directory_Controller.WB.GETX::total            8                      
system.ruby.Directory_Controller.WB.GETS |           6      9.52%      9.52% |          27     42.86%     52.38% |          12     19.05%     71.43% |          18     28.57%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           63                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       16868     24.96%     24.96% |       16854     24.94%     49.91% |       16813     24.88%     74.79% |       17033     25.21%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        67568                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       34524     24.84%     24.84% |       34883     25.10%     49.94% |       34580     24.88%     74.82% |       34994     25.18%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total       138981                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       34524     24.84%     24.84% |       34883     25.10%     49.94% |       34580     24.88%     74.82% |       34994     25.18%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total       138981                      
system.ruby.L1Cache_Controller.Load      |      674081      5.38%      5.38% |      682071      5.44%     10.82% |      923730      7.37%     18.18% |      963940      7.69%     25.87% |     1002267      7.99%     33.87% |        4200      0.03%     33.90% |        4200      0.03%     33.93% |     1016338      8.11%     42.04% |      757683      6.04%     48.08% |     1152741      9.19%     57.28% |     1081566      8.63%     65.91% |      818426      6.53%     72.43% |      837551      6.68%     79.11% |      785839      6.27%     85.38% |      890642      7.10%     92.49% |      942078      7.51%    100.00%
system.ruby.L1Cache_Controller.Load::total     12537353                      
system.ruby.L1Cache_Controller.Ifetch    |     3894158      5.73%      5.73% |     3943482      5.81%     11.54% |     4815971      7.09%     18.63% |     5011671      7.38%     26.01% |     5175988      7.62%     33.64% |           0      0.00%     33.64% |           0      0.00%     33.64% |     5211217      7.67%     41.31% |     4378435      6.45%     47.76% |     6509949      9.59%     57.35% |     5633397      8.30%     65.64% |     4456553      6.56%     72.20% |     4588497      6.76%     78.96% |     4422307      6.51%     85.47% |     4822998      7.10%     92.58% |     5040686      7.42%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     67905309                      
system.ruby.L1Cache_Controller.Store     |      326317      5.39%      5.39% |      329805      5.45%     10.85% |      449491      7.43%     18.28% |      469142      7.76%     26.03% |      487784      8.06%     34.10% |        4200      0.07%     34.16% |        4200      0.07%     34.23% |      485113      8.02%     42.25% |      363745      6.01%     48.27% |      547993      9.06%     57.33% |      514275      8.50%     65.83% |      393764      6.51%     72.34% |      407685      6.74%     79.08% |      378739      6.26%     85.34% |      430887      7.12%     92.46% |      456188      7.54%    100.00%
system.ruby.L1Cache_Controller.Store::total      6049328                      
system.ruby.L1Cache_Controller.L2_Replacement |         174      0.08%      0.08% |         187      0.09%      0.17% |       24331     11.78%     11.95% |       26682     12.92%     24.87% |       29383     14.23%     39.10% |           0      0.00%     39.10% |           0      0.00%     39.10% |       25964     12.57%     51.67% |         742      0.36%     52.03% |       33338     16.14%     68.17% |       24756     11.99%     80.15% |        5272      2.55%     82.71% |        6814      3.30%     86.01% |         877      0.42%     86.43% |       10840      5.25%     91.68% |       17189      8.32%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       206549                      
system.ruby.L1Cache_Controller.L1_to_L2  |       28525      3.42%      3.42% |       29673      3.56%      6.98% |       69804      8.37%     15.35% |       73916      8.86%     24.21% |       80187      9.61%     33.82% |           0      0.00%     33.82% |           0      0.00%     33.82% |       78203      9.38%     43.20% |       36699      4.40%     47.60% |       80774      9.68%     57.28% |       83552     10.02%     67.30% |       49419      5.93%     73.23% |       53168      6.37%     79.60% |       43498      5.22%     84.82% |       59627      7.15%     91.97% |       67003      8.03%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       834048                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        5791      2.92%      2.92% |        6279      3.17%      6.09% |       12637      6.38%     12.47% |       14391      7.27%     19.74% |       17148      8.66%     28.40% |           0      0.00%     28.40% |           0      0.00%     28.40% |       19465      9.83%     38.22% |        7947      4.01%     42.23% |       14603      7.37%     49.61% |       26053     13.15%     62.76% |       12192      6.16%     68.91% |       13847      6.99%     75.91% |       14610      7.38%     83.28% |       16116      8.14%     91.42% |       17000      8.58%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total       198079                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         187      4.46%      4.46% |         198      4.72%      9.17% |         158      3.76%     12.94% |         165      3.93%     16.87% |         981     23.37%     40.24% |           0      0.00%     40.24% |           0      0.00%     40.24% |         208      4.96%     45.20% |         193      4.60%     49.80% |         168      4.00%     53.80% |         161      3.84%     57.64% |         219      5.22%     62.85% |         188      4.48%     67.33% |        1006     23.97%     91.30% |         177      4.22%     95.52% |         188      4.48%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         4197                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        5978      2.96%      2.96% |        6477      3.20%      6.16% |       12795      6.33%     12.48% |       14556      7.20%     19.68% |       18129      8.96%     28.64% |           0      0.00%     28.64% |           0      0.00%     28.64% |       19673      9.73%     38.37% |        8140      4.02%     42.39% |       14771      7.30%     49.69% |       26214     12.96%     62.65% |       12411      6.14%     68.79% |       14035      6.94%     75.73% |       15616      7.72%     83.45% |       16293      8.05%     91.50% |       17188      8.50%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total       202276                      
system.ruby.L1Cache_Controller.Other_GETX |      263823      6.31%      6.31% |      263164      6.30%     12.61% |      262460      6.28%     18.90% |      260537      6.24%     25.13% |      259442      6.21%     31.34% |      277993      6.65%     38.00% |      277993      6.65%     44.65% |      266387      6.38%     51.03% |      257740      6.17%     57.20% |      231515      5.54%     62.74% |      259575      6.21%     68.95% |      264363      6.33%     75.28% |      258132      6.18%     81.46% |      259674      6.22%     87.67% |      258268      6.18%     93.86% |      256704      6.14%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      4177770                      
system.ruby.L1Cache_Controller.Other_GETS |      368440      6.50%      6.50% |      368447      6.50%     13.00% |      335338      5.92%     18.91% |      334906      5.91%     24.82% |      333307      5.88%     30.70% |      377559      6.66%     37.36% |      377559      6.66%     44.02% |      329889      5.82%     49.84% |      368503      6.50%     56.34% |      357287      6.30%     62.64% |      337908      5.96%     68.61% |      353432      6.23%     74.84% |      357540      6.31%     81.15% |      367246      6.48%     87.63% |      353200      6.23%     93.86% |      348284      6.14%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      5668845                      
system.ruby.L1Cache_Controller.Ack       |      362567      3.68%      3.68% |      372347      3.78%      7.47% |      879542      8.94%     16.40% |      914867      9.29%     25.69% |      955277      9.70%     35.40% |       12621      0.13%     35.53% |       12621      0.13%     35.66% |      902372      9.17%     44.82% |      452867      4.60%     49.42% |     1014482     10.31%     59.73% |      884267      8.98%     68.71% |      579587      5.89%     74.60% |      611432      6.21%     80.81% |      442712      4.50%     85.31% |      674492      6.85%     92.16% |      771692      7.84%    100.00%
system.ruby.L1Cache_Controller.Ack::total      9843745                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       24176      3.68%      3.68% |       24828      3.78%      7.47% |       58641      8.93%     16.40% |       60996      9.29%     25.69% |       63690      9.70%     35.39% |         889      0.14%     35.53% |         889      0.14%     35.66% |       60163      9.17%     44.83% |       30196      4.60%     49.43% |       67637     10.30%     59.73% |       58956      8.98%     68.72% |       38644      5.89%     74.60% |       40767      6.21%     80.81% |       29519      4.50%     85.31% |       44971      6.85%     92.16% |       51451      7.84%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       656413                      
system.ruby.L1Cache_Controller.Writeback_Ack |         174      0.08%      0.08% |         187      0.09%      0.17% |       24331     11.78%     11.95% |       26682     12.92%     24.87% |       29383     14.23%     39.10% |           0      0.00%     39.10% |           0      0.00%     39.10% |       25964     12.57%     51.67% |         742      0.36%     52.03% |       33338     16.14%     68.17% |       24756     11.99%     80.15% |        5272      2.55%     82.71% |        6814      3.30%     86.01% |         877      0.42%     86.43% |       10840      5.25%     91.68% |       17189      8.32%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       206549                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       24177      3.68%      3.68% |       24829      3.78%      7.47% |       58642      8.93%     16.40% |       60997      9.29%     25.69% |       63691      9.70%     35.39% |         889      0.14%     35.53% |         889      0.14%     35.66% |       60164      9.17%     44.83% |       30197      4.60%     49.43% |       67638     10.30%     59.73% |       58957      8.98%     68.72% |       38645      5.89%     74.60% |       40768      6.21%     80.81% |       29520      4.50%     85.31% |       44972      6.85%     92.16% |       51452      7.84%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       656427                      
system.ruby.L1Cache_Controller.I.Load    |        8013      2.24%      2.24% |        8006      2.24%      4.49% |       41087     11.51%     15.99% |       41515     11.63%     27.62% |       43113     12.07%     39.69% |         364      0.10%     39.79% |         364      0.10%     39.89% |       46528     13.03%     52.92% |        7949      2.23%     55.15% |       19131      5.36%     60.51% |       38517     10.79%     71.29% |       23017      6.45%     77.74% |       18906      5.29%     83.03% |        9207      2.58%     85.61% |       23239      6.51%     92.12% |       28146      7.88%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       357102                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1470      7.06%      7.06% |        1470      7.06%     14.12% |        1498      7.19%     21.32% |        1502      7.21%     28.53% |        1503      7.22%     35.75% |           0      0.00%     35.75% |           0      0.00%     35.75% |        1506      7.23%     42.98% |        1471      7.06%     50.05% |        1505      7.23%     57.27% |        1498      7.19%     64.47% |        1474      7.08%     71.55% |        1477      7.09%     78.64% |        1470      7.06%     85.70% |        1484      7.13%     92.83% |        1493      7.17%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20821                      
system.ruby.L1Cache_Controller.I.Store   |       14694      5.28%      5.28% |       15353      5.51%     10.79% |       16057      5.77%     16.55% |       17980      6.46%     23.01% |       19075      6.85%     29.86% |         525      0.19%     30.05% |         525      0.19%     30.24% |       12130      4.36%     34.59% |       20777      7.46%     42.05% |       47002     16.88%     58.93% |       18942      6.80%     65.73% |       14154      5.08%     70.81% |       20385      7.32%     78.13% |       18843      6.77%     84.90% |       20249      7.27%     92.17% |       21813      7.83%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       278504                      
system.ruby.L1Cache_Controller.I.Other_GETX |      263773      6.32%      6.32% |      263114      6.30%     12.61% |      262410      6.28%     18.90% |      260487      6.24%     25.13% |      259392      6.21%     31.34% |      277804      6.65%     38.00% |      277804      6.65%     44.65% |      266337      6.38%     51.02% |      257690      6.17%     57.19% |      231465      5.54%     62.74% |      259525      6.21%     68.95% |      264313      6.33%     75.28% |      258082      6.18%     81.46% |      259624      6.22%     87.67% |      258218      6.18%     93.86% |      256654      6.14%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      4176692                      
system.ruby.L1Cache_Controller.I.Other_GETS |      368388      6.50%      6.50% |      368395      6.50%     13.00% |      335286      5.92%     18.92% |      334854      5.91%     24.83% |      333255      5.88%     30.71% |      377027      6.65%     37.36% |      377027      6.65%     44.01% |      329837      5.82%     49.83% |      368451      6.50%     56.33% |      357235      6.30%     62.64% |      337856      5.96%     68.60% |      353380      6.24%     74.84% |      357488      6.31%     81.14% |      367194      6.48%     87.62% |      353148      6.23%     93.86% |      348232      6.14%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      5667053                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192702      7.10%      7.10% |      192499      7.09%     14.19% |      192250      7.08%     21.27% |      192904      7.10%     28.37% |      193068      7.11%     35.48% |        3836      0.14%     35.62% |        3836      0.14%     35.76% |      193313      7.12%     42.88% |      192642      7.09%     49.98% |      201151      7.41%     57.38% |      193318      7.12%     64.50% |      192826      7.10%     71.61% |      192680      7.10%     78.70% |      192693      7.10%     85.80% |      192735      7.10%     92.90% |      192902      7.10%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2715355                      
system.ruby.L1Cache_Controller.M.Ifetch  |     3892501      5.73%      5.73% |     3941814      5.81%     11.54% |     4814315      7.09%     18.63% |     5010004      7.38%     26.01% |     5173504      7.62%     33.64% |           0      0.00%     33.64% |           0      0.00%     33.64% |     5209501      7.67%     41.31% |     4376771      6.45%     47.76% |     6508276      9.59%     57.35% |     5631738      8.30%     65.64% |     4454858      6.56%     72.21% |     4586832      6.76%     78.96% |     4419831      6.51%     85.47% |     4821337      7.10%     92.58% |     5039005      7.42%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     67880287                      
system.ruby.L1Cache_Controller.M.Store   |         536      0.21%      0.21% |         528      0.21%      0.42% |       33468     13.37%     13.79% |       33885     13.53%     27.32% |       35467     14.16%     41.49% |           0      0.00%     41.49% |           0      0.00%     41.49% |       38879     15.53%     57.01% |         467      0.19%     57.20% |       11462      4.58%     61.77% |       30861     12.32%     74.10% |       15494      6.19%     80.29% |       11384      4.55%     84.83% |        1728      0.69%     85.52% |       15690      6.27%     91.79% |       20563      8.21%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       250412                      
system.ruby.L1Cache_Controller.M.L2_Replacement |         123      0.18%      0.18% |         116      0.17%      0.35% |        7885     11.67%     12.02% |        8096     11.98%     24.01% |        8121     12.02%     36.02% |           0      0.00%     36.02% |           0      0.00%     36.02% |        7643     11.31%     47.34% |         467      0.69%     48.03% |        8091     11.97%     60.00% |        7727     11.44%     71.44% |        2860      4.23%     75.67% |        3568      5.28%     80.95% |         625      0.92%     81.88% |        5429      8.03%     89.91% |        6817     10.09%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        67568                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       11906      6.99%      6.99% |       12121      7.11%     14.10% |       12647      7.42%     21.53% |       12029      7.06%     28.59% |       12867      7.55%     36.14% |           0      0.00%     36.14% |           0      0.00%     36.14% |       12061      7.08%     43.22% |       12002      7.04%     50.26% |       12126      7.12%     57.38% |       11888      6.98%     64.36% |       11935      7.01%     71.36% |       12029      7.06%     78.42% |       12732      7.47%     85.90% |       12033      7.06%     92.96% |       11997      7.04%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       170373                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3409      6.94%      6.94% |        3612      7.36%     14.30% |        4093      8.34%     22.63% |        3464      7.05%     29.69% |        3476      7.08%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |        3452      7.03%     43.80% |        3503      7.13%     50.93% |        3523      7.17%     58.10% |        3325      6.77%     64.88% |        3383      6.89%     71.76% |        3510      7.15%     78.91% |        3419      6.96%     85.88% |        3506      7.14%     93.01% |        3430      6.99%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        49105                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         187      4.46%      4.46% |         198      4.72%      9.17% |         158      3.76%     12.94% |         165      3.93%     16.87% |         981     23.37%     40.24% |           0      0.00%     40.24% |           0      0.00%     40.24% |         208      4.96%     45.20% |         193      4.60%     49.80% |         168      4.00%     53.80% |         161      3.84%     57.64% |         219      5.22%     62.85% |         188      4.48%     67.33% |        1006     23.97%     91.30% |         177      4.22%     95.52% |         188      4.48%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         4197                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      469076      5.05%      5.05% |      476852      5.13%     10.19% |      679544      7.32%     17.50% |      716705      7.72%     25.22% |      750422      8.08%     33.30% |           0      0.00%     33.30% |           0      0.00%     33.30% |      757877      8.16%     41.46% |      550714      5.93%     47.39% |      919257      9.90%     57.29% |      824726      8.88%     66.17% |      591711      6.37%     72.54% |      613622      6.61%     79.15% |      570784      6.15%     85.30% |      660048      7.11%     92.40% |      705367      7.60%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      9286705                      
system.ruby.L1Cache_Controller.MM.Store  |      309584      5.63%      5.63% |      312358      5.68%     11.31% |      398170      7.24%     18.55% |      415691      7.56%     26.10% |      431749      7.85%     33.95% |        3675      0.07%     34.02% |        3675      0.07%     34.09% |      433246      7.88%     41.96% |      340929      6.20%     48.16% |      488122      8.87%     57.04% |      463416      8.43%     65.46% |      362790      6.60%     72.06% |      374408      6.81%     78.86% |      356711      6.49%     85.35% |      393448      7.15%     92.50% |      412460      7.50%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      5500432                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |          51      0.04%      0.04% |          71      0.05%      0.09% |       16446     11.83%     11.92% |       18586     13.37%     25.29% |       21262     15.30%     40.59% |           0      0.00%     40.59% |           0      0.00%     40.59% |       18321     13.18%     53.77% |         275      0.20%     53.97% |       25247     18.17%     72.14% |       17029     12.25%     84.39% |        2412      1.74%     86.13% |        3246      2.34%     88.46% |         252      0.18%     88.64% |        5411      3.89%     92.54% |       10372      7.46%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total       138981                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       16619      2.50%      2.50% |       17552      2.64%      5.15% |       57157      8.61%     13.76% |       61887      9.32%     23.09% |       67320     10.14%     33.23% |           0      0.00%     33.23% |           0      0.00%     33.23% |       66142      9.97%     43.20% |       24697      3.72%     46.92% |       68648     10.34%     57.26% |       71664     10.80%     68.06% |       37484      5.65%     73.71% |       41139      6.20%     79.90% |       30766      4.64%     84.54% |       47594      7.17%     91.71% |       55006      8.29%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       663675                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2382      1.60%      1.60% |        2667      1.79%      3.39% |        8544      5.74%      9.12% |       10927      7.33%     16.46% |       13672      9.18%     25.64% |           0      0.00%     25.64% |           0      0.00%     25.64% |       16013     10.75%     36.39% |        4444      2.98%     39.37% |       11080      7.44%     46.81% |       22728     15.26%     62.06% |        8809      5.91%     67.98% |       10337      6.94%     74.91% |       11191      7.51%     82.43% |       12610      8.46%     90.89% |       13570      9.11%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total       148974                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3401      6.94%      6.94% |        3603      7.36%     14.30% |        4084      8.34%     22.64% |        3455      7.05%     29.69% |        3467      7.08%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |        3443      7.03%     43.80% |        3493      7.13%     50.93% |        3520      7.19%     58.11% |        3312      6.76%     64.88% |        3375      6.89%     71.77% |        3501      7.15%     78.91% |        3410      6.96%     85.87% |        3497      7.14%     93.01% |        3422      6.99%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        48983                      
system.ruby.L1Cache_Controller.MR.Ifetch |         187      4.46%      4.46% |         198      4.72%      9.17% |         158      3.76%     12.94% |         165      3.93%     16.87% |         981     23.37%     40.24% |           0      0.00%     40.24% |           0      0.00%     40.24% |         208      4.96%     45.20% |         193      4.60%     49.80% |         168      4.00%     53.80% |         161      3.84%     57.64% |         219      5.22%     62.85% |         188      4.48%     67.33% |        1006     23.97%     91.30% |         177      4.22%     95.52% |         188      4.48%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         4197                      
system.ruby.L1Cache_Controller.MR.Store  |           8      6.56%      6.56% |           9      7.38%     13.93% |           9      7.38%     21.31% |           9      7.38%     28.69% |           9      7.38%     36.07% |           0      0.00%     36.07% |           0      0.00%     36.07% |           9      7.38%     43.44% |          10      8.20%     51.64% |           3      2.46%     54.10% |          13     10.66%     64.75% |           8      6.56%     71.31% |           9      7.38%     78.69% |           9      7.38%     86.07% |           9      7.38%     93.44% |           8      6.56%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          122                      
system.ruby.L1Cache_Controller.MMR.Load  |         888      0.69%      0.69% |        1111      0.86%      1.55% |        6758      5.23%      6.78% |        9356      7.24%     14.02% |       12192      9.44%     23.47% |           0      0.00%     23.47% |           0      0.00%     23.47% |       15169     11.75%     35.21% |        2884      2.23%     37.44% |        9677      7.49%     44.94% |       21687     16.79%     61.73% |        7492      5.80%     67.53% |        8839      6.84%     74.37% |        9745      7.55%     81.92% |       11120      8.61%     90.53% |       12230      9.47%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total       129148                      
system.ruby.L1Cache_Controller.MMR.Store |        1494      7.54%      7.54% |        1556      7.85%     15.38% |        1786      9.01%     24.39% |        1571      7.92%     32.32% |        1480      7.46%     39.78% |           0      0.00%     39.78% |           0      0.00%     39.78% |         844      4.26%     44.04% |        1560      7.87%     51.91% |        1403      7.08%     58.98% |        1041      5.25%     64.23% |        1317      6.64%     70.88% |        1498      7.56%     78.43% |        1446      7.29%     85.73% |        1490      7.52%     93.24% |        1340      6.76%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        19826                      
system.ruby.L1Cache_Controller.IM.Ack    |      220148      5.28%      5.28% |      230067      5.52%     10.79% |      240626      5.77%     16.56% |      269446      6.46%     23.02% |      285854      6.85%     29.87% |        6161      0.15%     30.02% |        6135      0.15%     30.17% |      181768      4.36%     34.52% |      311525      7.47%     41.99% |      704799     16.90%     58.89% |      283986      6.81%     65.70% |      212209      5.09%     70.78% |      305635      7.33%     78.11% |      282478      6.77%     84.88% |      303627      7.28%     92.16% |      327086      7.84%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      4171550                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       14694      5.28%      5.28% |       15353      5.51%     10.79% |       16057      5.77%     16.55% |       17980      6.46%     23.01% |       19075      6.85%     29.86% |         525      0.19%     30.05% |         525      0.19%     30.24% |       12130      4.36%     34.59% |       20777      7.46%     42.05% |       47002     16.88%     58.93% |       18942      6.80%     65.73% |       14154      5.08%     70.81% |       20385      7.32%     78.13% |       18843      6.77%     84.90% |       20249      7.27%     92.17% |       21813      7.83%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       278504                      
system.ruby.L1Cache_Controller.SM.Ack    |           6      5.94%      5.94% |           9      8.91%     14.85% |           6      5.94%     20.79% |           5      4.95%     25.74% |           5      4.95%     30.69% |           0      0.00%     30.69% |           0      0.00%     30.69% |           5      4.95%     35.64% |           7      6.93%     42.57% |           5      4.95%     47.52% |           9      8.91%     56.44% |           7      6.93%     63.37% |          14     13.86%     77.23% |           5      4.95%     82.18% |           6      5.94%     88.12% |          12     11.88%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          101                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           8      8.42%      8.42% |           5      5.26%     13.68% |           8      8.42%     22.11% |           9      9.47%     31.58% |           9      9.47%     41.05% |           0      0.00%     41.05% |           0      0.00%     41.05% |           9      9.47%     50.53% |           7      7.37%     57.89% |           9      9.47%     67.37% |           5      5.26%     72.63% |           7      7.37%     80.00% |           0      0.00%     80.00% |           9      9.47%     89.47% |           8      8.42%     97.89% |           2      2.11%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           95                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total            1                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           3     50.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            6                      
system.ruby.L1Cache_Controller.M_W.Ack   |         671      7.15%      7.15% |         587      6.26%     13.41% |         640      6.82%     20.23% |         589      6.28%     26.51% |         742      7.91%     34.42% |        1345     14.34%     48.76% |        1513     16.13%     64.89% |         488      5.20%     70.09% |         261      2.78%     72.87% |         605      6.45%     79.32% |         381      4.06%     83.38% |         306      3.26%     86.64% |         379      4.04%     90.68% |         305      3.25%     93.93% |         295      3.14%     97.08% |         274      2.92%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total         9381                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |        9482      2.51%      2.51% |        9475      2.51%      5.02% |       42584     11.27%     16.28% |       43015     11.38%     27.67% |       44615     11.81%     39.47% |         364      0.10%     39.57% |         364      0.10%     39.67% |       48030     12.71%     52.38% |        9419      2.49%     54.87% |       20635      5.46%     60.33% |       40013     10.59%     70.92% |       24490      6.48%     77.40% |       20382      5.39%     82.79% |       10676      2.83%     85.62% |       24722      6.54%     92.16% |       29637      7.84%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       377903                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            4                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         236      4.77%      4.77% |         202      4.08%      8.85% |         203      4.10%     12.95% |         229      4.63%     17.58% |         245      4.95%     22.53% |        1364     27.57%     50.10% |        1390     28.09%     78.19% |         157      3.17%     81.37% |         104      2.10%     83.47% |         205      4.14%     87.61% |         118      2.38%     90.00% |          75      1.52%     91.51% |         114      2.30%     93.82% |         141      2.85%     96.67% |          82      1.66%     98.32% |          83      1.68%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         4948                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       14694      5.28%      5.28% |       15353      5.51%     10.79% |       16057      5.77%     16.55% |       17981      6.46%     23.01% |       19075      6.85%     29.86% |         525      0.19%     30.05% |         525      0.19%     30.24% |       12133      4.36%     34.59% |       20777      7.46%     42.05% |       47002     16.88%     58.93% |       18943      6.80%     65.73% |       14154      5.08%     70.81% |       20385      7.32%     78.13% |       18843      6.77%     84.90% |       20249      7.27%     92.17% |       21814      7.83%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       278510                      
system.ruby.L1Cache_Controller.IS.Ack    |      141490      2.50%      2.50% |      141469      2.50%      5.00% |      638050     11.28%     16.28% |      644581     11.39%     27.67% |      668411     11.81%     39.49% |        3751      0.07%     39.55% |        3583      0.06%     39.62% |      719934     12.73%     52.34% |      140960      2.49%     54.83% |      308850      5.46%     60.29% |      599765     10.60%     70.89% |      366975      6.49%     77.38% |      305288      5.40%     82.78% |      159766      2.82%     85.60% |      370472      6.55%     92.15% |      444233      7.85%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      5657578                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |        9482      2.51%      2.51% |        9475      2.51%      5.02% |       42584     11.27%     16.28% |       43016     11.38%     27.67% |       44615     11.81%     39.47% |         364      0.10%     39.57% |         364      0.10%     39.67% |       48033     12.71%     52.38% |        9419      2.49%     54.87% |       20635      5.46%     60.33% |       40014     10.59%     70.92% |       24490      6.48%     77.40% |       20382      5.39%     82.79% |       10676      2.83%     85.62% |       24722      6.54%     92.16% |       29638      7.84%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       377909                      
system.ruby.L1Cache_Controller.SS.Ack    |           8      8.70%      8.70% |           8      8.70%     17.39% |           9      9.78%     27.17% |           8      8.70%     35.87% |          11     11.96%     47.83% |           0      0.00%     47.83% |           0      0.00%     47.83% |          11     11.96%     59.78% |           3      3.26%     63.04% |           9      9.78%     72.83% |           3      3.26%     76.09% |           8      8.70%     84.78% |           2      2.17%     86.96% |           8      8.70%     95.65% |           2      2.17%     97.83% |           2      2.17%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           92                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           1      1.67%      1.67% |           0      0.00%      1.67% |           7     11.67%     13.33% |           5      8.33%     21.67% |           5      8.33%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           8     13.33%     43.33% |           1      1.67%     45.00% |           5      8.33%     53.33% |           6     10.00%     63.33% |           5      8.33%     71.67% |           3      5.00%     76.67% |           0      0.00%     76.67% |           3      5.00%     81.67% |          11     18.33%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           60                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            3                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     25.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            8                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |         174      0.08%      0.08% |         187      0.09%      0.17% |       24331     11.78%     11.95% |       26682     12.92%     24.87% |       29383     14.23%     39.10% |           0      0.00%     39.10% |           0      0.00%     39.10% |       25964     12.57%     51.67% |         742      0.36%     52.03% |       33338     16.14%     68.17% |       24756     11.99%     80.15% |        5272      2.55%     82.71% |        6814      3.30%     86.01% |         877      0.42%     86.43% |       10840      5.25%     91.68% |       17189      8.32%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       206549                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        3596      6.75%      6.75% |        3810      7.15%     13.89% |        4251      7.98%     21.87% |        3629      6.81%     28.68% |        4457      8.36%     37.04% |           0      0.00%     37.04% |           0      0.00%     37.04% |        3660      6.87%     43.91% |        3696      6.93%     50.84% |        3691      6.92%     57.77% |        3486      6.54%     64.31% |        3602      6.76%     71.06% |        3698      6.94%     78.00% |        4425      8.30%     86.30% |        3683      6.91%     93.21% |        3618      6.79%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        53302                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2382      1.60%      1.60% |        2667      1.79%      3.39% |        8544      5.74%      9.12% |       10927      7.33%     16.46% |       13672      9.18%     25.64% |           0      0.00%     25.64% |           0      0.00%     25.64% |       16013     10.75%     36.39% |        4444      2.98%     39.37% |       11080      7.44%     46.81% |       22728     15.26%     62.06% |        8809      5.91%     67.98% |       10337      6.94%     74.91% |       11191      7.51%     82.43% |       12610      8.46%     90.89% |       13570      9.11%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total       148974                      

---------- End Simulation Statistics   ----------
