[N
20
12
16 adder_subtractor
15
8 iInstExt
5
10 ADDR_WIDTH
8
1 N
18
5 mixed
7
8 behavior
3
3 rtl
14
9 structure
10
4 regn
20
12 OUTPUT_TRACE
17
2 tb
13
15 riscv_processor
4
10 DATA_WIDTH
1
84 /home/jwk0425/cpre381/ProjectPart2/cpre3810-toolflow/containers/sim_container_0/work
11
10 structural
2
3 mem
6
6 pc_reg
19
9 gCLK_HPER
9
11 fetch_logic
16
9 iInstAddr
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
20
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
17
18
1
19
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
17
18
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
8
1
0
32
0
0 0
0
0
]
[P
1
13
14
15
16
1
0
0
]
