==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvc1802-viva1596-1MP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1802-viva1596-1MP-e-S 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] Analyzing design file 'dct.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.86 seconds. CPU system time: 0.84 seconds. Elapsed time: 5.12 seconds; current allocated memory: 279.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (dct.cpp:40:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.27 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.84 seconds; current allocated memory: 279.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 279.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 281.965 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (dct.cpp:38)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.48 seconds; current allocated memory: 306.105 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.cpp:43:16) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.cpp:43:16) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block' (dct.cpp:66:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (dct.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 394.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 394.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 396.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 396.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 396.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 397.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 397.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 398.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 398.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 399.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 399.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 399.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 399.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 399.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 399.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_1', dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_3', dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_5', dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 400.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 400.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 400.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 400.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 400.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 400.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 401.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 402.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 404.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 406.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 408.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 410.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 413.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 415.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 416.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 419.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 421.668 MB.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dct_dct_2d_row_outbuf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO dct_buf_2d_in_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_in_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO dct_buf_2d_out_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_out_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvc1802-viva1596-1MP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1802-viva1596-1MP-e-S 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 748.281 MB.
INFO: [HLS 200-10] Analyzing design file 'dct.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.29 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.48 seconds; current allocated memory: 279.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (dct.cpp:40:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dct.cpp:87:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.68 seconds. CPU system time: 0.55 seconds. Elapsed time: 6.77 seconds; current allocated memory: 279.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 279.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 280.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.965 MB.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (dct.cpp:43) in function 'dct_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.cpp:21) in function 'dct_2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:21) in function 'dct_2d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_2d' (dct.cpp:38)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 306.102 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.cpp:43:16) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (dct.cpp:43:13) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.cpp:43:16) in function 'dct_2d'.
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out_block' (dct.cpp:66:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (dct.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 394.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 394.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 396.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 396.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 396.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 396.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 397.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 397.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 398.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 398.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 399.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 399.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.62 seconds; current allocated memory: 399.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 399.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 399.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 399.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_1', dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_3', dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'write_data_Pipeline_WR_Loop_Row' (loop 'WR_Loop_Row'): Unable to schedule 'load' operation ('buf_load_5', dct.cpp:90) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 400.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 400.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 400.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 400.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 400.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 401.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 402.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 404.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 406.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.87 seconds; current allocated memory: 408.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 410.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 413.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 415.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 416.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 419.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 421.672 MB.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dct_dct_2d_row_outbuf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO dct_buf_2d_in_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_in_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO dct_buf_2d_out_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_out_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
