verilog work "../OR/OR.v"
verilog work "../AND_control/AND_control.v"
verilog work "../controller/controller.v"
