// Seed: 2870172646
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wand id_6,
    output supply0 id_7,
    input wand id_8
);
  logic id_10[1 : 'b0];
  assign id_1 = -1'b0;
  logic id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    output supply0 id_6
    , id_15,
    output wor id_7,
    input wire id_8,
    output tri0 id_9,
    input wire id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wor id_13
);
  logic id_16 = id_2 - id_1, id_17;
  tri0 id_18, id_19, id_20 = 1, id_21;
  wire id_22, id_23;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_10,
      id_3,
      id_12,
      id_4,
      id_11,
      id_2
  );
  wire id_24;
endmodule
