###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Sep 20 11:29:33 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.182
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.256
- Arrival Time                 10.146
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.110 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    0.143 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    0.180 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.220 | 0.248 |   0.318 |    0.428 | 
     | REF_SCAN_CLK__L1_I1                     | A ^ -> Y ^   | CLKBUFX40M  | 0.247 | 0.259 |   0.577 |    0.686 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    1.041 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.271 | 0.218 |   1.150 |    1.259 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.094 | 0.104 |   1.253 |    1.363 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.184 | 0.137 |   1.391 |    1.500 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.163 | 0.184 |   1.575 |    1.684 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.061 |   1.635 |    1.745 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.131 | 0.110 |   1.746 |    1.855 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.156 | 0.100 |   1.846 |    1.955 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.114 | 0.308 |   2.154 |    2.264 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.100 | 0.195 |   2.349 |    2.459 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.061 | 0.066 |   2.415 |    2.524 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.090 |   2.505 |    2.615 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.080 | 0.072 |   2.577 |    2.687 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.096 | 0.076 |   2.653 |    2.763 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.254 | 0.171 |   2.824 |    2.934 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.186 | 0.179 |   3.003 |    3.113 | 
     | U0_ALU/div_52/FE_RC_162_0               | B v -> Y ^   | NOR2BX2M    | 0.291 | 0.228 |   3.231 |    3.341 | 
     | U0_ALU/div_52/FE_RC_161_0               | A ^ -> Y v   | NOR2X2M     | 0.090 | 0.077 |   3.308 |    3.418 | 
     | U0_ALU/div_52/FE_RC_182_0               | A v -> Y ^   | INVX2M      | 0.063 | 0.065 |   3.373 |    3.482 | 
     | U0_ALU/div_52/FE_RC_193_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.049 |   3.422 |    3.531 | 
     | U0_ALU/div_52/FE_RC_192_0               | A v -> Y ^   | NAND2X4M    | 0.093 | 0.066 |   3.488 |    3.597 | 
     | U0_ALU/div_52/FE_RC_195_0               | A ^ -> Y v   | CLKNAND2X2M | 0.157 | 0.125 |   3.613 |    3.722 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND3X4M    | 0.118 | 0.118 |   3.731 |    3.841 | 
     | U0_ALU/div_52/FE_RC_202_0               | A ^ -> Y ^   | AND2X8M     | 0.106 | 0.162 |   3.893 |    4.003 | 
     | U0_ALU/div_52/U44                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.215 | 0.310 |   4.203 |    4.312 | 
     | U0_ALU/div_52/FE_RC_291_0               | A v -> Y ^   | NAND2X2M    | 0.203 | 0.164 |   4.367 |    4.476 | 
     | U0_ALU/div_52/FE_RC_290_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.062 |   4.429 |    4.539 | 
     | U0_ALU/div_52/FE_RC_287_0               | B v -> Y ^   | CLKNAND2X2M | 0.069 | 0.063 |   4.492 |    4.601 | 
     | U0_ALU/div_52/FE_RC_286_0               | A ^ -> Y v   | CLKNAND2X2M | 0.146 | 0.112 |   4.604 |    4.713 | 
     | U0_ALU/div_52/FE_RC_285_0               | A v -> Y ^   | NAND3X4M    | 0.150 | 0.121 |   4.725 |    4.835 | 
     | U0_ALU/div_52/FE_RC_315_0               | B0 ^ -> Y v  | OAI211X2M   | 0.254 | 0.159 |   4.885 |    4.994 | 
     | U0_ALU/div_52/FE_RC_325_0               | A v -> Y ^   | NAND3X4M    | 0.153 | 0.153 |   5.038 |    5.147 | 
     | U0_ALU/div_52/FE_RC_324_0               | A ^ -> Y v   | CLKNAND2X2M | 0.132 | 0.123 |   5.161 |    5.271 | 
     | U0_ALU/div_52/FE_RC_323_0               | A v -> Y ^   | CLKNAND2X4M | 0.123 | 0.110 |   5.272 |    5.381 | 
     | U0_ALU/div_52/FE_RC_361_0               | B ^ -> Y v   | CLKNAND2X4M | 0.102 | 0.105 |   5.376 |    5.486 | 
     | U0_ALU/div_52/FE_RC_360_0               | A v -> Y ^   | NAND2X4M    | 0.092 | 0.081 |   5.458 |    5.567 | 
     | U0_ALU/div_52/FE_RC_382_0               | A ^ -> Y v   | NAND2X2M    | 0.098 | 0.087 |   5.544 |    5.654 | 
     | U0_ALU/div_52/FE_RC_434_0               | A v -> Y ^   | NAND2X2M    | 0.083 | 0.074 |   5.619 |    5.728 | 
     | U0_ALU/div_52/FE_RC_431_0               | B ^ -> Y v   | NAND2X2M    | 0.094 | 0.082 |   5.701 |    5.810 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.111 | 0.084 |   5.785 |    5.894 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.166 | 0.117 |   5.901 |    6.011 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.128 | 0.124 |   6.026 |    6.135 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.217 | 0.317 |   6.342 |    6.452 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.149 | 0.146 |   6.489 |    6.598 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.070 |   6.559 |    6.669 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.152 | 0.110 |   6.669 |    6.778 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.093 |   6.762 |    6.871 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.083 | 0.059 |   6.821 |    6.931 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.149 | 0.139 |   6.960 |    7.069 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.296 |   7.256 |    7.365 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.096 | 0.197 |   7.453 |    7.562 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.197 |   7.650 |    7.759 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.123 | 0.420 |   8.070 |    8.180 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.255 |   8.325 |    8.434 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.237 |   8.562 |    8.671 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.238 |   8.800 |    8.910 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.106 | 0.255 |   9.056 |    9.165 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.243 |   9.298 |    9.408 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.122 | 0.272 |   9.571 |    9.680 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X4M   | 0.443 | 0.382 |   9.952 |   10.062 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.188 | 0.194 |  10.146 |   10.256 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.188 | 0.000 |  10.146 |   10.256 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.109 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -0.076 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -0.039 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |    0.209 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |    0.527 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.638 |    0.529 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.303 | 0.002 |   0.638 |    0.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.640
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  7.953
= Slack Time                    2.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    2.139 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    2.176 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.220 | 0.248 |   0.318 |    2.424 | 
     | REF_SCAN_CLK__L1_I1                     | A ^ -> Y ^   | CLKBUFX40M  | 0.247 | 0.259 |   0.576 |    2.683 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    3.038 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.271 | 0.218 |   1.150 |    3.256 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.094 | 0.104 |   1.253 |    3.360 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.184 | 0.137 |   1.391 |    3.497 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.163 | 0.184 |   1.574 |    3.681 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.061 |   1.635 |    3.741 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.131 | 0.110 |   1.746 |    3.852 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.156 | 0.100 |   1.846 |    3.952 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.114 | 0.308 |   2.154 |    4.260 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.100 | 0.195 |   2.349 |    4.455 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.061 | 0.066 |   2.415 |    4.521 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.090 |   2.505 |    4.611 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.080 | 0.072 |   2.577 |    4.683 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.096 | 0.076 |   2.653 |    4.759 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.254 | 0.171 |   2.824 |    4.930 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.186 | 0.179 |   3.003 |    5.109 | 
     | U0_ALU/div_52/FE_RC_162_0               | B v -> Y ^   | NOR2BX2M    | 0.291 | 0.228 |   3.231 |    5.337 | 
     | U0_ALU/div_52/FE_RC_161_0               | A ^ -> Y v   | NOR2X2M     | 0.090 | 0.077 |   3.308 |    5.414 | 
     | U0_ALU/div_52/FE_RC_182_0               | A v -> Y ^   | INVX2M      | 0.063 | 0.065 |   3.373 |    5.479 | 
     | U0_ALU/div_52/FE_RC_193_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.049 |   3.422 |    5.528 | 
     | U0_ALU/div_52/FE_RC_192_0               | A v -> Y ^   | NAND2X4M    | 0.093 | 0.066 |   3.488 |    5.594 | 
     | U0_ALU/div_52/FE_RC_195_0               | A ^ -> Y v   | CLKNAND2X2M | 0.157 | 0.125 |   3.613 |    5.719 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND3X4M    | 0.118 | 0.118 |   3.731 |    5.837 | 
     | U0_ALU/div_52/FE_RC_202_0               | A ^ -> Y ^   | AND2X8M     | 0.106 | 0.162 |   3.893 |    5.999 | 
     | U0_ALU/div_52/U44                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.215 | 0.310 |   4.203 |    6.309 | 
     | U0_ALU/div_52/FE_RC_291_0               | A v -> Y ^   | NAND2X2M    | 0.203 | 0.164 |   4.367 |    6.473 | 
     | U0_ALU/div_52/FE_RC_290_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.062 |   4.429 |    6.535 | 
     | U0_ALU/div_52/FE_RC_287_0               | B v -> Y ^   | CLKNAND2X2M | 0.069 | 0.063 |   4.492 |    6.598 | 
     | U0_ALU/div_52/FE_RC_286_0               | A ^ -> Y v   | CLKNAND2X2M | 0.146 | 0.112 |   4.604 |    6.710 | 
     | U0_ALU/div_52/FE_RC_285_0               | A v -> Y ^   | NAND3X4M    | 0.150 | 0.121 |   4.725 |    6.831 | 
     | U0_ALU/div_52/FE_RC_315_0               | B0 ^ -> Y v  | OAI211X2M   | 0.254 | 0.159 |   4.885 |    6.991 | 
     | U0_ALU/div_52/FE_RC_325_0               | A v -> Y ^   | NAND3X4M    | 0.153 | 0.153 |   5.038 |    7.144 | 
     | U0_ALU/div_52/FE_RC_324_0               | A ^ -> Y v   | CLKNAND2X2M | 0.132 | 0.123 |   5.161 |    7.267 | 
     | U0_ALU/div_52/FE_RC_323_0               | A v -> Y ^   | CLKNAND2X4M | 0.123 | 0.110 |   5.271 |    7.378 | 
     | U0_ALU/div_52/FE_RC_361_0               | B ^ -> Y v   | CLKNAND2X4M | 0.102 | 0.105 |   5.376 |    7.482 | 
     | U0_ALU/div_52/FE_RC_360_0               | A v -> Y ^   | NAND2X4M    | 0.092 | 0.081 |   5.458 |    7.564 | 
     | U0_ALU/div_52/FE_RC_382_0               | A ^ -> Y v   | NAND2X2M    | 0.098 | 0.087 |   5.544 |    7.651 | 
     | U0_ALU/div_52/FE_RC_434_0               | A v -> Y ^   | NAND2X2M    | 0.083 | 0.074 |   5.619 |    7.725 | 
     | U0_ALU/div_52/FE_RC_431_0               | B ^ -> Y v   | NAND2X2M    | 0.094 | 0.082 |   5.701 |    7.807 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.111 | 0.084 |   5.785 |    7.891 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.166 | 0.117 |   5.901 |    8.008 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.128 | 0.124 |   6.026 |    8.132 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.217 | 0.317 |   6.342 |    8.448 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.149 | 0.146 |   6.489 |    8.595 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.070 |   6.559 |    8.665 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.152 | 0.110 |   6.669 |    8.775 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.093 |   6.762 |    8.868 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.083 | 0.059 |   6.821 |    8.927 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.149 | 0.139 |   6.960 |    9.066 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.296 |   7.256 |    9.362 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.096 | 0.197 |   7.453 |    9.559 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.594 | 0.328 |   7.781 |    9.887 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.189 | 0.172 |   7.953 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.189 | 0.000 |   7.953 |   10.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.106 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.073 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.036 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -1.788 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -1.470 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.640 |   -1.466 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.303 | 0.004 |   0.640 |   -1.466 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.357
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  7.900
= Slack Time                    2.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.185 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    2.218 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    2.255 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    2.503 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    2.764 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    3.492 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    3.855 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.243 |   1.913 |    4.098 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.080 |    4.265 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.626 |    4.811 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.189 |    5.374 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.751 |    5.936 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.316 |    6.502 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.890 |    7.076 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.489 |    7.675 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.813 |    7.998 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.894 |    8.079 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   6.276 |    8.461 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.546 |    8.731 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.956 |    9.141 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.384 | 0.282 |   7.238 |    9.423 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.125 | 0.147 |   7.385 |    9.570 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.062 | 0.182 |   7.568 |    9.753 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.724 |    9.910 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.176 |   7.900 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.900 |   10.086 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.185 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.152 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.115 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -1.867 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -1.549 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.543 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -1.543 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.359
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  7.696
= Slack Time                    2.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.387 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    2.420 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    2.457 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    2.705 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    2.966 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    3.694 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    4.057 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.243 |   1.913 |    4.300 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.080 |    4.467 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.626 |    5.013 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.189 |    5.576 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.751 |    6.138 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.316 |    6.703 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.891 |    7.278 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.490 |    7.877 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.813 |    8.200 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.894 |    8.281 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   6.276 |    8.663 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.546 |    8.933 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.956 |    9.343 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.384 | 0.282 |   7.238 |    9.625 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.156 | 0.258 |   7.496 |    9.883 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.200 |   7.696 |   10.083 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.086 | 0.000 |   7.696 |   10.083 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.387 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.354 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.317 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -2.069 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -1.751 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.744 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -1.744 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.358
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  7.290
= Slack Time                    2.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.795 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    2.828 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    2.865 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.113 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    3.373 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    4.102 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    4.465 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.243 |   1.913 |    4.708 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.080 |    4.875 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.626 |    5.421 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.189 |    5.984 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.751 |    6.546 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.316 |    7.111 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.890 |    7.685 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.489 |    8.284 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.813 |    8.608 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.894 |    8.689 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   6.276 |    9.071 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.546 |    9.341 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.956 |    9.751 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.110 | 0.153 |   7.109 |    9.904 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.181 |   7.290 |   10.085 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.080 | 0.000 |   7.290 |   10.085 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.795 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.762 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.725 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -2.477 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.159 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.152 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -2.152 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.358
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  6.947
= Slack Time                    3.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.138 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.171 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.208 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.456 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    3.716 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    4.445 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    4.808 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.243 |   1.913 |    5.051 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.080 |    5.218 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.626 |    5.764 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.189 |    6.327 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.751 |    6.889 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.316 |    7.454 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.890 |    8.028 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.489 |    8.627 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.813 |    8.951 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.894 |    9.032 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   6.276 |    9.414 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.546 |    9.684 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.086 | 0.228 |   6.774 |    9.912 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.173 |   6.947 |   10.085 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.079 | 0.000 |   6.947 |   10.085 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.138 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.105 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.068 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -2.820 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.502 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.495 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -2.495 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  6.721
= Slack Time                    3.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.334 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    3.367 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    3.404 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.220 | 0.248 |   0.318 |    3.652 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.247 | 0.259 |   0.577 |    3.910 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    4.265 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.271 | 0.218 |   1.150 |    4.484 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   1.253 |    4.587 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.137 |   1.391 |    4.725 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   1.575 |    4.908 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   1.635 |    4.969 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.131 | 0.110 |   1.746 |    5.079 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.100 |   1.846 |    5.180 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   2.154 |    5.488 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   2.349 |    5.683 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.066 |   2.415 |    5.748 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   2.505 |    5.839 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   2.577 |    5.911 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   2.653 |    5.987 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.254 | 0.171 |   2.824 |    6.158 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.186 | 0.179 |   3.003 |    6.337 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.291 | 0.228 |   3.231 |    6.565 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.090 | 0.077 |   3.308 |    6.642 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.063 | 0.065 |   3.373 |    6.707 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   3.422 |    6.756 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.093 | 0.066 |   3.488 |    6.822 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.157 | 0.125 |   3.613 |    6.946 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.118 | 0.118 |   3.731 |    7.065 | 
     | U0_ALU/div_52/FE_RC_189_0        | A ^ -> Y v  | NAND3X2M    | 0.167 | 0.120 |   3.851 |    7.185 | 
     | U0_ALU/div_52/FE_RC_206_0        | B v -> Y ^  | NAND2X2M    | 0.153 | 0.142 |   3.993 |    7.327 | 
     | U0_ALU/div_52/FE_RC_205_0        | A ^ -> Y v  | NAND2X2M    | 0.073 | 0.077 |   4.070 |    7.404 | 
     | U0_ALU/div_52/FE_RC_204_0        | A v -> Y ^  | CLKNAND2X2M | 0.135 | 0.097 |   4.167 |    7.501 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | INVX2M      | 0.048 | 0.054 |   4.221 |    7.555 | 
     | U0_ALU/div_52/FE_RC_317_0        | B v -> Y v  | OR2X2M      | 0.105 | 0.220 |   4.441 |    7.775 | 
     | U0_ALU/div_52/FE_RC_319_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.111 |   4.552 |    7.885 | 
     | U0_ALU/div_52/FE_RC_321_0        | A ^ -> Y v  | INVX2M      | 0.073 | 0.081 |   4.632 |    7.966 | 
     | U0_ALU/div_52/FE_RC_320_0        | A0 v -> Y ^ | OAI21X6M    | 0.361 | 0.244 |   4.876 |    8.210 | 
     | U0_ALU/div_52/U43                | S0 ^ -> Y v | CLKMX2X2M   | 0.201 | 0.356 |   5.232 |    8.566 | 
     | U0_ALU/div_52/FE_RC_387_0        | AN v -> Y v | NOR2BX4M    | 0.100 | 0.177 |   5.410 |    8.744 | 
     | U0_ALU/div_52/FE_RC_386_0        | A v -> Y ^  | INVX2M      | 0.172 | 0.130 |   5.540 |    8.874 | 
     | U0_ALU/div_52/FE_RC_402_0        | A ^ -> Y v  | INVX2M      | 0.055 | 0.059 |   5.599 |    8.933 | 
     | U0_ALU/div_52/FE_RC_401_0        | B v -> Y ^  | NAND2X2M    | 0.126 | 0.095 |   5.694 |    9.027 | 
     | U0_ALU/div_52/FE_RC_430_0        | C ^ -> Y v  | NAND3X4M    | 0.103 | 0.108 |   5.801 |    9.135 | 
     | U0_ALU/div_52/FE_RC_429_0        | A v -> Y ^  | NAND2X5M    | 0.208 | 0.143 |   5.944 |    9.278 | 
     | U0_ALU/div_52/FE_RC_489_0        | A ^ -> Y v  | INVX6M      | 0.084 | 0.091 |   6.035 |    9.369 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.605 | 0.479 |   6.515 |    9.849 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.204 | 0.206 |   6.721 |   10.055 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.204 | 0.000 |   6.721 |   10.055 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.334 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.301 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.264 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.016 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.698 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.638 |   -2.696 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.303 | 0.002 |   0.638 |   -2.696 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  6.612
= Slack Time                    3.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.471 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.504 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.541 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.789 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.050 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    4.778 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    5.141 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.243 |   1.913 |    5.384 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.080 |    5.551 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.626 |    6.097 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.189 |    6.660 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.751 |    7.222 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.316 |    7.787 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.890 |    8.362 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.489 |    8.961 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.813 |    9.284 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.894 |    9.365 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   6.276 |    9.747 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.148 |   6.424 |    9.895 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.187 |   6.612 |   10.083 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.088 | 0.000 |   6.612 |   10.083 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.471 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.438 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.401 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.153 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.835 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -2.829 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.642 |   -2.829 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  6.468
= Slack Time                    3.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.614 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.647 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.684 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.932 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.192 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    4.921 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    5.284 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.913 |    5.527 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.176 |   2.089 |    5.703 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.653 |    6.267 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.561 |   3.214 |    6.828 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.777 |    7.391 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.341 |    7.955 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.569 |   4.910 |    8.524 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.499 |    9.113 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.115 | 0.266 |   5.766 |    9.380 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.174 | 0.148 |   5.913 |    9.527 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.157 |   6.071 |    9.685 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.090 | 0.215 |   6.285 |    9.899 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.089 | 0.183 |   6.468 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.089 | 0.000 |   6.468 |   10.082 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.614 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.581 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.544 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.296 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.978 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -2.972 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.642 |   -2.972 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.074
- Arrival Time                  6.168
= Slack Time                    3.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.906 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.939 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.976 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.224 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.484 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    5.212 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.361 | 0.363 |   1.670 |    5.575 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.272 | 0.250 |   1.920 |    5.826 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.085 | 0.174 |   2.094 |    6.000 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.553 |   2.648 |    6.553 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.211 |    7.117 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   3.779 |    7.684 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   4.339 |    8.245 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.566 |   4.905 |    8.811 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.601 |   5.506 |    9.412 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   5.589 |    9.494 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.685 |    9.590 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.068 | 0.072 |   5.757 |    9.663 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.035 | 0.042 |   5.799 |    9.705 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.398 | 0.257 |   6.056 |    9.961 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.125 | 0.113 |   6.168 |   10.074 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.125 | 0.000 |   6.168 |   10.074 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.906 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.872 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.836 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.588 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.269 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -3.264 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -3.264 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.111
= Slack Time                    3.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.969 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    4.002 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    4.039 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.287 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.548 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    5.276 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.361 | 0.363 |   1.670 |    5.639 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.243 |   1.913 |    5.882 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.080 |    6.049 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.626 |    6.595 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.189 |    7.158 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.751 |    7.720 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.316 |    8.286 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.890 |    8.860 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.489 |    9.459 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.141 | 0.289 |   5.778 |    9.748 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.104 | 0.140 |   5.919 |    9.888 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.096 | 0.192 |   6.111 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.096 | 0.000 |   6.111 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.969 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.936 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.899 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.651 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.333 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.327 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.642 |   -3.327 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  6.027
= Slack Time                    4.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.039 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    4.073 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    4.109 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.357 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.618 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    5.346 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.361 | 0.363 |   1.670 |    5.709 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.934 |    5.974 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.115 |    6.155 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.675 |    6.714 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.243 |    7.282 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.801 |    7.840 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.357 |    8.397 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.919 |    8.959 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.148 | 0.580 |   5.499 |    9.539 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.053 | 0.159 |   5.658 |    9.698 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.295 | 0.225 |   5.883 |    9.922 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.165 | 0.144 |   6.027 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.165 | 0.000 |   6.027 |   10.066 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.039 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.006 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.969 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.721 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.403 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -3.398 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -3.398 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.632
= Slack Time                    4.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.430 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    4.464 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    4.501 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.748 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.009 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    5.737 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.361 | 0.363 |   1.670 |    6.100 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.934 |    6.365 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.115 |    6.546 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.675 |    7.105 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.243 |    7.673 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.801 |    8.231 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.357 |    8.788 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.144 | 0.574 |   4.931 |    9.362 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.069 | 0.171 |   5.103 |    9.533 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.645 | 0.349 |   5.451 |    9.882 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.179 | 0.181 |   5.632 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.179 | 0.000 |   5.632 |   10.063 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.431 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.397 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -4.360 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -4.112 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.794 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -3.789 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -3.789 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  5.483
= Slack Time                    4.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.578 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    4.612 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    4.649 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.220 | 0.248 |   0.318 |    4.896 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.247 | 0.259 |   0.576 |    5.155 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    5.510 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.271 | 0.218 |   1.150 |    5.728 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   1.253 |    5.832 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.137 |   1.391 |    5.969 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   1.574 |    6.153 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   1.635 |    6.214 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.131 | 0.110 |   1.746 |    6.324 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.100 |   1.846 |    6.424 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   2.154 |    6.733 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   2.349 |    6.928 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.066 |   2.415 |    6.993 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   2.505 |    7.083 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   2.577 |    7.156 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   2.653 |    7.232 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.254 | 0.171 |   2.824 |    7.403 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.186 | 0.179 |   3.003 |    7.582 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.291 | 0.228 |   3.231 |    7.810 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.090 | 0.077 |   3.308 |    7.887 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.063 | 0.065 |   3.373 |    7.951 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   3.422 |    8.000 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.093 | 0.066 |   3.488 |    8.066 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.157 | 0.125 |   3.613 |    8.191 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.118 | 0.118 |   3.731 |    8.310 | 
     | U0_ALU/div_52/FE_RC_202_0        | A ^ -> Y ^  | AND2X8M     | 0.106 | 0.162 |   3.893 |    8.472 | 
     | U0_ALU/div_52/U44                | S0 ^ -> Y v | CLKMX2X2M   | 0.215 | 0.310 |   4.203 |    8.781 | 
     | U0_ALU/div_52/FE_RC_291_0        | A v -> Y ^  | NAND2X2M    | 0.203 | 0.164 |   4.367 |    8.945 | 
     | U0_ALU/div_52/FE_RC_290_0        | A ^ -> Y v  | INVX2M      | 0.061 | 0.062 |   4.429 |    9.008 | 
     | U0_ALU/div_52/FE_RC_287_0        | B v -> Y ^  | CLKNAND2X2M | 0.069 | 0.063 |   4.492 |    9.070 | 
     | U0_ALU/div_52/FE_RC_286_0        | A ^ -> Y v  | CLKNAND2X2M | 0.146 | 0.112 |   4.604 |    9.182 | 
     | U0_ALU/div_52/FE_RC_285_0        | A v -> Y ^  | NAND3X4M    | 0.150 | 0.121 |   4.725 |    9.304 | 
     | U0_ALU/div_52/FE_RC_320_0        | B0 ^ -> Y v | OAI21X6M    | 0.138 | 0.120 |   4.845 |    9.424 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.538 | 0.454 |   5.299 |    9.878 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.178 | 0.183 |   5.482 |   10.061 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.178 | 0.000 |   5.483 |   10.061 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.579 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.545 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -4.508 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -4.261 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.942 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.639 |   -3.940 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.303 | 0.003 |   0.639 |   -3.940 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.050
= Slack Time                    5.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.013 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.046 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.083 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.331 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.591 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.728 |   1.307 |    6.319 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.361 | 0.363 |   1.670 |    6.682 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.934 |    6.947 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.115 |    7.128 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.675 |    7.688 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.243 |    8.255 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.800 |    8.813 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.138 | 0.564 |   4.364 |    9.377 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.066 | 0.167 |   4.531 |    9.544 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.631 | 0.340 |   4.872 |    9.884 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.176 | 0.179 |   5.050 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.050 |   10.063 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.013 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.979 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -4.943 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -4.695 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -4.376 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -4.372 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.303 | 0.004 |   0.641 |   -4.372 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.814 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.013 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.013 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.014 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.303 | 0.004 |   0.004 |   -5.014 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.013 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.013 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.575 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.012 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.690 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.474 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.013 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.013 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.582
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.010
- Arrival Time                  4.962
= Slack Time                    5.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.047 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.081 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.118 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.365 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.626 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.208 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.499 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.699 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    6.922 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.037 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.374 | 0.196 |   2.186 |    7.233 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.282 | 0.837 |   3.023 |    8.070 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.208 |   3.231 |    8.278 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.566 |   3.797 |    8.844 | 
     | U0_RegFile/U274                   | S1 ^ -> Y v | MX4X1M     | 0.226 | 0.400 |   4.196 |    9.244 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.169 | 0.424 |   4.620 |    9.668 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.342 |   4.962 |   10.010 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.962 |   10.010 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.047 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.014 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -4.977 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.729 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.469 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.250 | 0.004 |   0.582 |   -4.465 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.584
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.010
- Arrival Time                  4.940
= Slack Time                    5.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.070 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.103 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.140 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.388 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.648 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.230 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.522 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.722 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    6.944 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.059 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.374 | 0.196 |   2.186 |    7.255 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.282 | 0.837 |   3.023 |    8.092 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.208 |   3.231 |    8.301 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.566 |   3.797 |    8.866 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.195 | 0.372 |   4.169 |    9.238 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.162 | 0.422 |   4.590 |    9.660 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.117 | 0.350 |   4.940 |   10.010 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.940 |   10.010 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.070 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.036 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.000 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.752 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.491 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.251 | 0.005 |   0.584 |   -4.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.584
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.938
= Slack Time                    5.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.071 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.104 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.141 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.389 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.649 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.231 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.523 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.723 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    6.945 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.060 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.374 | 0.196 |   2.186 |    7.256 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.282 | 0.837 |   3.023 |    8.093 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.208 |   3.231 |    8.302 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.566 |   3.797 |    8.867 | 
     | U0_RegFile/U270                   | S1 ^ -> Y v | MX4X1M     | 0.214 | 0.389 |   4.186 |    9.257 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.149 | 0.400 |   4.586 |    9.656 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.122 | 0.352 |   4.938 |   10.009 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.122 | 0.000 |   4.938 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.071 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.037 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.001 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.753 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.578 |   -4.492 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.251 | 0.006 |   0.584 |   -4.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.007
- Arrival Time                  4.916
= Slack Time                    5.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.091 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.124 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.161 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.409 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.670 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.252 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.543 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.743 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    6.965 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.081 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.374 | 0.196 |   2.185 |    7.277 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.282 | 0.837 |   3.023 |    8.114 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.208 |   3.231 |    8.322 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.566 |   3.797 |    8.888 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M     | 0.181 | 0.360 |   4.157 |    9.248 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M     | 0.157 | 0.412 |   4.569 |    9.660 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.347 |   4.916 |   10.007 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   4.916 |   10.007 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.091 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.058 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.021 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.773 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.513 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   0.581 |   -4.510 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.319
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  4.378
= Slack Time                    5.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.104 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.926 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.901 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.660 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.097 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    8.760 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.952 | 0.700 |   4.356 |    9.460 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 0.952 | 0.022 |   4.378 |    9.482 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.104 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -5.103 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.303 | 0.001 |   0.001 |   -5.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.584
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.904
= Slack Time                    5.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.105 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.138 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.175 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.423 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.684 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.266 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.557 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.757 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    6.979 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.095 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.374 | 0.196 |   2.186 |    7.291 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.282 | 0.837 |   3.023 |    8.128 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.208 |   3.231 |    8.336 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.566 |   3.797 |    8.902 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.169 | 0.348 |   4.144 |    9.250 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.155 | 0.407 |   4.551 |    9.656 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.121 | 0.352 |   4.904 |   10.009 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.121 | 0.000 |   4.904 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.105 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.072 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.035 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.787 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.527 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.251 | 0.005 |   0.584 |   -4.521 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.585
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.797
= Slack Time                    5.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.211 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.244 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.281 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.529 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.789 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.371 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.663 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.863 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.085 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.200 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.254 |    7.464 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    7.973 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.196 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    8.722 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.169 | 0.519 |   4.030 |    9.241 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.162 | 0.404 |   4.433 |    9.644 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.130 | 0.363 |   4.797 |   10.008 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.130 | 0.000 |   4.797 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.211 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.178 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.141 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.893 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.578 |   -4.632 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.251 | 0.006 |   0.585 |   -4.626 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.789
= Slack Time                    5.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.220 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.253 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.290 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.538 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.798 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.380 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.672 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.872 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.094 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.209 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    7.473 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    7.981 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.205 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    8.731 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M     | 0.204 | 0.552 |   4.063 |    9.283 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M     | 0.140 | 0.391 |   4.454 |    9.674 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   4.789 |   10.008 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.789 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.220 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.186 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.149 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.902 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.641 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   0.581 |   -4.639 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.783
= Slack Time                    5.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.225 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.258 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.295 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.543 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.803 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.385 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.677 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    6.877 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.099 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.214 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    7.478 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    7.986 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.210 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.862 | 0.539 |   3.524 |    8.749 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.195 | 0.544 |   4.067 |    9.292 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.135 | 0.378 |   4.446 |    9.670 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.112 | 0.337 |   4.783 |   10.008 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.112 | 0.000 |   4.783 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.225 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.191 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.155 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.907 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.646 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   0.581 |   -4.644 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                        -0.019
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.821
- Arrival Time                  4.377
= Slack Time                    5.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    5.443 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.146 | 0.822 |   0.822 |    6.265 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.313 | 0.976 |   1.798 |    7.241 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 1.026 | 0.758 |   2.556 |    7.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M     | 0.438 | 0.437 |   2.993 |    8.437 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M  | 1.011 | 0.663 |   3.656 |    9.099 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M     | 0.952 | 0.700 |   4.356 |    9.799 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.952 | 0.021 |   4.377 |    9.821 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.303 |       |   0.000 |   -5.443 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |   -5.442 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.303 | 0.002 |   0.002 |   -5.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.483
= Slack Time                    5.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    5.578 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    5.612 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    5.648 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.220 | 0.248 |   0.318 |    5.896 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.247 | 0.259 |   0.576 |    6.155 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    6.510 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.271 | 0.218 |   1.150 |    6.728 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   1.253 |    6.832 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.137 |   1.391 |    6.969 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   1.574 |    7.153 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   1.635 |    7.214 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.131 | 0.110 |   1.746 |    7.324 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.100 |   1.846 |    7.424 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   2.154 |    7.732 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   2.349 |    7.927 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.066 |   2.415 |    7.993 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   2.505 |    8.083 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   2.577 |    8.156 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   2.653 |    8.231 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.254 | 0.171 |   2.824 |    8.403 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.186 | 0.179 |   3.003 |    8.581 | 
     | U0_ALU/div_52/FE_RC_164_0        | B v -> Y v  | AND2X2M     | 0.095 | 0.235 |   3.238 |    8.816 | 
     | U0_ALU/div_52/FE_RC_165_0        | A1 v -> Y ^ | OAI21X2M    | 0.200 | 0.173 |   3.411 |    8.989 | 
     | U0_ALU/div_52/FE_RC_179_0        | A ^ -> Y v  | INVX2M      | 0.074 | 0.080 |   3.490 |    9.069 | 
     | U0_ALU/div_52/FE_RC_196_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.080 |   3.571 |    9.149 | 
     | U0_ALU/div_52/FE_RC_190_0        | C ^ -> Y v  | NAND3X4M    | 0.106 | 0.107 |   3.678 |    9.256 | 
     | U0_ALU/div_52/FE_RC_202_0        | A v -> Y v  | AND2X8M     | 0.072 | 0.172 |   3.850 |    9.429 | 
     | U0_ALU/U72                       | C0 v -> Y ^ | AOI222X1M   | 0.549 | 0.444 |   4.294 |    9.873 | 
     | U0_ALU/U69                       | A1 ^ -> Y v | AOI31X2M    | 0.184 | 0.189 |   4.483 |   10.061 | 
     | U0_ALU/\ALU_OUT_reg[4]           | D v         | SDFFRQX2M   | 0.184 | 0.000 |   4.483 |   10.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.578 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -5.545 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -5.508 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -5.260 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -4.942 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -4.938 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -4.938 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.000
- Arrival Time                  4.273
= Slack Time                    5.727
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.727 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.760 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.797 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.045 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    6.306 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.888 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.179 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.379 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.601 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.717 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    7.981 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.489 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.712 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.238 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.465 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.830 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.170 |   4.273 |   10.000 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.163 | 0.000 |   4.273 |   10.000 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.727 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.694 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.657 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.409 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.151 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.264 | 0.022 |   0.598 |   -5.129 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.014
- Arrival Time                  4.286
= Slack Time                    5.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.728 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.761 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.798 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.046 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.306 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.888 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.180 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.380 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.602 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.717 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    7.981 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.490 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.713 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.239 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.465 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.831 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.183 |   4.286 |   10.014 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.176 | 0.000 |   4.286 |   10.014 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.728 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.695 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.658 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.410 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.151 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.278 | 0.036 |   0.612 |   -5.115 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.286
= Slack Time                    5.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.743 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.777 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.813 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.061 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    6.322 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.904 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.195 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.395 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.618 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.733 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    7.997 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.505 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.729 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.254 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.481 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.846 | 
     | U0_RegFile/U363                   | B1 ^ -> Y v | OAI2BB2X1M | 0.183 | 0.183 |   4.286 |   10.029 | 
     | U0_RegFile/\regArr_reg[2][4]      | D v         | SDFFRQX2M  | 0.183 | 0.000 |   4.286 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.743 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.710 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.673 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.425 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.167 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.131 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.272
= Slack Time                    5.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.745 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.778 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.815 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.063 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    6.323 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.906 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.197 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.397 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.619 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.990 |    7.734 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    7.998 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.507 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.730 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.256 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.483 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.848 | 
     | U0_RegFile/U360                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.169 |   4.272 |   10.017 | 
     | U0_RegFile/\regArr_reg[2][1]      | D v         | SDFFRQX2M  | 0.160 | 0.000 |   4.272 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.745 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.712 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.675 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.427 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.168 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M  | 0.263 | 0.021 |   0.598 |   -5.147 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.028
- Arrival Time                  4.280
= Slack Time                    5.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.748 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.781 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.818 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.066 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.327 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.909 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.200 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.400 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.623 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.738 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.002 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.510 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.733 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.259 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.486 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.352 |   4.089 |    9.838 | 
     | U0_RegFile/U332                   | B1 ^ -> Y v | OAI2BB2X1M | 0.194 | 0.190 |   4.279 |   10.028 | 
     | U0_RegFile/\regArr_reg[4][4]      | D v         | SDFFRQX2M  | 0.194 | 0.000 |   4.280 |   10.028 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.748 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.715 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.678 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.430 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.172 | 
     | U0_RegFile/\regArr_reg[4][4] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.613 |   -5.135 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.269
= Slack Time                    5.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.748 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.782 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.066 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.327 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.909 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.200 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.400 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.623 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.738 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.002 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.510 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.734 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.260 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.486 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.851 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.166 |   4.269 |   10.017 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.269 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.748 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.715 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.678 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.430 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.172 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.263 | 0.021 |   0.598 |   -5.151 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.279
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.750 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.783 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.068 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.328 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.910 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.202 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.402 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.624 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.739 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.003 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.511 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.735 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.261 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.487 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.489 | 0.350 |   4.088 |    9.837 | 
     | U0_RegFile/U345                   | B1 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.192 |   4.279 |   10.029 | 
     | U0_RegFile/\regArr_reg[6][1]      | D v         | SDFFRQX2M  | 0.190 | 0.000 |   4.279 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.750 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.716 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.680 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.432 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.173 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.614 |   -5.136 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  4.276
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.755 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.788 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.825 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.073 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.333 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.915 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.207 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.406 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.629 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.744 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.008 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.516 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.740 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.266 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.492 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.858 | 
     | U0_RegFile/U362                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.173 |   4.276 |   10.031 | 
     | U0_RegFile/\regArr_reg[2][3]      | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.276 |   10.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.755 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.721 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.684 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.437 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.178 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M  | 0.277 | 0.035 |   0.612 |   -5.143 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  4.268
= Slack Time                    5.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.762 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.795 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.832 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.080 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.341 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.923 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.214 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.414 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.636 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.752 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.016 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.524 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.747 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.273 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.500 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.352 |   4.089 |    9.851 | 
     | U0_RegFile/U329                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.179 |   4.268 |   10.030 | 
     | U0_RegFile/\regArr_reg[4][1]      | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.268 |   10.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.762 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.729 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.692 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.444 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.186 | 
     | U0_RegFile/\regArr_reg[4][1] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.707
= Slack Time                    5.766
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.767 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.588 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.564 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.323 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.760 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    9.422 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 1.029 | 0.051 |   3.707 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.766 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.765 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.303 | 0.002 |   0.002 |   -5.765 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.622
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.272
= Slack Time                    5.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.767 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.800 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.837 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.085 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.346 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.928 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.219 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.419 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.642 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.757 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.021 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.529 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.752 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.278 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.505 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.489 | 0.350 |   4.088 |    9.855 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.184 |   4.272 |   10.039 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.185 | 0.000 |   4.272 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.767 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.734 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.697 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.449 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.191 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.281 | 0.046 |   0.622 |   -5.145 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  3.707
= Slack Time                    5.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.768 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.590 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.566 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.324 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.761 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    9.424 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.029 | 0.051 |   3.707 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.768 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.764 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.303 | 0.004 |   0.003 |   -5.764 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  3.713
= Slack Time                    5.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.768 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.590 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.566 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.324 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.761 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    9.439 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.046 | 0.042 |   3.713 |    9.482 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.768 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.762 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.762 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.035
- Arrival Time                  4.266
= Slack Time                    5.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.769 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.803 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.840 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.087 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.348 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.930 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.221 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.652 |    7.421 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.223 |   1.874 |    7.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.759 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.381 | 0.264 |   2.253 |    8.023 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.697 | 0.508 |   2.762 |    8.531 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.985 |    8.755 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.839 | 0.526 |   3.511 |    9.281 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.227 |   3.738 |    9.507 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.517 | 0.365 |   4.103 |    9.872 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.163 |   4.266 |   10.035 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.266 |   10.035 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.770 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.736 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.699 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.452 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.193 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.613 |   -5.157 | 
     +---------------------------------------------------------------------------------------------+ 

