$date
	Sat Oct 22 21:12:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#507727
b1 !
1"
#507730
b1 &
b1 %
1$
#507731
0"
#507734
1#
#507738
b0 &
b0 %
0#
0$
#1527028
b10101 !
1"
#1527030
b10101 &
b10101 %
1$
#1527031
0"
#1527034
b1000000 &
b1000000 %
#1527038
b100000 &
b100000 %
#1527042
b10000 &
b10000 %
#1527046
b1000 &
b1000 %
#1527050
b100 &
b100 %
#1527054
b10 &
b10 %
#1527058
b1 &
b1 %
1#
#1527062
b0 &
0#
b0 %
0$
#2593482
b1001 &
b1001 %
1$
b1001 !
1"
#2593483
0"
#2593486
b11100 &
b11100 %
#2593490
b1110 &
b1110 %
#2593494
b111 &
b111 %
#2593498
b10110 &
b10110 %
#2593502
b1011 &
b1011 %
#2593506
b100010 &
b100010 %
#2593510
b10001 &
b10001 %
#2593514
b110100 &
b110100 %
#2593518
b11010 &
b11010 %
#2593522
b1101 &
b1101 %
#2593526
b101000 &
b101000 %
#2593530
b10100 &
b10100 %
#2593534
b1010 &
b1010 %
#2593538
b101 &
b101 %
#2593542
b10000 &
b10000 %
#2593546
b1000 &
b1000 %
#2593550
b100 &
b100 %
#2593554
b10 &
b10 %
#2593558
b1 &
1#
b1 %
#2593562
b0 &
b0 %
0#
0$
#4500012
