Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 07 23:38:14 2017
| Host         : 2002-12 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file knightrider_timing_summary_routed.rpt -rpx knightrider_timing_summary_routed.rpx
| Design       : knightrider
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: step1 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: step2 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: step3 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: step4 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.606        0.000                      0                  160        0.186        0.000                      0                  160        3.750        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.606        0.000                      0                  160        0.186        0.000                      0                  160        3.750        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.368ns (35.070%)  route 2.533ns (64.930%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.952     9.233    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.606    15.029    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[20]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ratecounter/temp_reg[20]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.368ns (35.070%)  route 2.533ns (64.930%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.952     9.233    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.606    15.029    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ratecounter/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.368ns (35.070%)  route 2.533ns (64.930%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.952     9.233    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.606    15.029    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[22]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ratecounter/temp_reg[22]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.368ns (35.070%)  route 2.533ns (64.930%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.952     9.233    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.606    15.029    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  ratecounter/temp_reg[23]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ratecounter/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.368ns (36.361%)  route 2.394ns (63.639%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.813     9.095    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.607    15.030    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[16]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    ratecounter/temp_reg[16]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.368ns (36.361%)  route 2.394ns (63.639%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.813     9.095    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.607    15.030    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[17]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    ratecounter/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.368ns (36.361%)  route 2.394ns (63.639%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.813     9.095    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.607    15.030    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[18]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    ratecounter/temp_reg[18]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.368ns (36.361%)  route 2.394ns (63.639%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.813     9.095    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.607    15.030    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y64         FDRE                                         r  ratecounter/temp_reg[19]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.429    14.840    ratecounter/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 1.368ns (37.853%)  route 2.246ns (62.147%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.665     8.947    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y63         FDRE                                         r  ratecounter/temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.607    15.030    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y63         FDRE                                         r  ratecounter/temp_reg[12]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y63         FDRE (Setup_fdre_C_R)       -0.429    14.840    ratecounter/temp_reg[12]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 ratecounter/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 1.368ns (37.853%)  route 2.246ns (62.147%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.730     5.333    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y60         FDRE                                         r  ratecounter/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  ratecounter/temp_reg[3]/Q
                         net (fo=2, routed)           0.952     6.741    ratecounter/temp_reg[3]
    SLICE_X86Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.865 r  ratecounter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.865    ratecounter/eqOp_carry_i_3_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.415 r  ratecounter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.415    ratecounter/eqOp_carry_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ratecounter/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.629     8.158    ratecounter/eqOp
    SLICE_X85Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.282 r  ratecounter/temp[0]_i_1/O
                         net (fo=24, routed)          0.665     8.947    ratecounter/temp[0]_i_1_n_0
    SLICE_X87Y63         FDRE                                         r  ratecounter/temp_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.607    15.030    ratecounter/clk1_IBUF_BUFG
    SLICE_X87Y63         FDRE                                         r  ratecounter/temp_reg[13]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y63         FDRE (Setup_fdre_C_R)       -0.429    14.840    ratecounter/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.758%)  route 0.367ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  addrcounter/temp_reg[1]/Q
                         net (fo=21, routed)          0.367     2.029    mem/RAM_reg_0_31_0_0/A1
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    mem/RAM_reg_0_31_0_0/WCLK
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.843    mem/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_10_10/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.758%)  route 0.367ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  addrcounter/temp_reg[1]/Q
                         net (fo=21, routed)          0.367     2.029    mem/RAM_reg_0_31_10_10/A1
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_10_10/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    mem/RAM_reg_0_31_10_10/WCLK
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.843    mem/RAM_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_11_11/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.758%)  route 0.367ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  addrcounter/temp_reg[1]/Q
                         net (fo=21, routed)          0.367     2.029    mem/RAM_reg_0_31_11_11/A1
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_11_11/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    mem/RAM_reg_0_31_11_11/WCLK
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.843    mem/RAM_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_12_12/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.758%)  route 0.367ns (72.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  addrcounter/temp_reg[1]/Q
                         net (fo=21, routed)          0.367     2.029    mem/RAM_reg_0_31_12_12/A1
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_12_12/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    mem/RAM_reg_0_31_12_12/WCLK
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.843    mem/RAM_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_2_2/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.216%)  route 0.246ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  addrcounter/temp_reg[4]/Q
                         net (fo=18, routed)          0.246     1.895    mem/RAM_reg_0_31_2_2/A4
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_2_2/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     2.039    mem/RAM_reg_0_31_2_2/WCLK
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.706    mem/RAM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.216%)  route 0.246ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  addrcounter/temp_reg[4]/Q
                         net (fo=18, routed)          0.246     1.895    mem/RAM_reg_0_31_3_3/A4
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     2.039    mem/RAM_reg_0_31_3_3/WCLK
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.706    mem/RAM_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_4_4/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.216%)  route 0.246ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  addrcounter/temp_reg[4]/Q
                         net (fo=18, routed)          0.246     1.895    mem/RAM_reg_0_31_4_4/A4
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     2.039    mem/RAM_reg_0_31_4_4/WCLK
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.706    mem/RAM_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_5_5/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.216%)  route 0.246ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  addrcounter/temp_reg[4]/Q
                         net (fo=18, routed)          0.246     1.895    mem/RAM_reg_0_31_5_5/A4
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_5_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     2.039    mem/RAM_reg_0_31_5_5/WCLK
    SLICE_X88Y64         RAMS32                                       r  mem/RAM_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.479     1.559    
    SLICE_X88Y64         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     1.706    mem/RAM_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.394%)  route 0.374ns (72.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  addrcounter/temp_reg[0]/Q
                         net (fo=22, routed)          0.374     2.036    mem/RAM_reg_0_31_0_0/A0
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    mem/RAM_reg_0_31_0_0/WCLK
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.844    mem/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_31_10_10/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.394%)  route 0.374ns (72.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.521    addrcounter/clk1_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  addrcounter/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  addrcounter/temp_reg[0]/Q
                         net (fo=22, routed)          0.374     2.036    mem/RAM_reg_0_31_10_10/A0
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_10_10/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.036    mem/RAM_reg_0_31_10_10/WCLK
    SLICE_X84Y66         RAMS32                                       r  mem/RAM_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.844    mem/RAM_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk1_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y64    addrcounter/temp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y64    addrcounter/temp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y64    addrcounter/temp_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y64    addrcounter/temp_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y64    addrcounter/temp_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y66    mem/DO_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y66    mem/DO_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y66    mem/DO_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y66    mem/DO_reg[12]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y64    mem/RAM_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y64    mem/RAM_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y64    mem/RAM_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y64    mem/RAM_reg_0_31_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y66    mem/RAM_reg_0_31_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y66    mem/RAM_reg_0_31_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y66    mem/RAM_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y66    mem/RAM_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y66    mem/RAM_reg_0_31_13_13/SP/CLK



