{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552426894414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552426894424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:41:34 2019 " "Processing started: Tue Mar 12 15:41:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552426894424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426894424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426894424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552426906214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552426906214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922980 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922980 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922980 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922980 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552426922991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426922993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426922993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552426923011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552426923070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552426923071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923076 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552426923082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552426923083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923088 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426923494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426923494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426923495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GHRD " "Elaborating entity \"DE10_Standard_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552426924066 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_GHRD.v(87) " "Output port \"IRDA_TXD\" at DE10_Standard_GHRD.v(87) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924069 "|DE10_Standard_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_Standard_GHRD.v" "u0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552426924450 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924451 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924474 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426924476 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924540 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1552426924544 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426924545 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552426924555 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924555 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552426924669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552426924669 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924706 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924725 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924725 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924725 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552426924726 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426924766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426925283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426925499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426925583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426925796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426926132 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552426926132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426926248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426926248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926688 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1552426926689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426926706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426926753 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426926753 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426926753 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426926753 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426926753 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552426926754 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426927946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426928999 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552426932375 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552426932375 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552426932375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426932633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552426932633 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552426932633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovm1 " "Found entity 1: altsyncram_ovm1" {  } { { "db/altsyncram_ovm1.tdf" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/db/altsyncram_ovm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552426932833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426932833 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552426934045 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_BK~synth " "Node \"HPS_LCM_BK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_D_C~synth " "Node \"HPS_LCM_D_C~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_RST_N~synth " "Node \"HPS_LCM_RST_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552426934801 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1552426934801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552426934804 "|DE10_Standard_GHRD|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552426934804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426935217 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552426935733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552426936165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552426937390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552427149318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552427149318 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552427149862 "|DE10_Standard_GHRD|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552427149862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1390 " "Implemented 1390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552427149872 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552427149872 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "73 " "Implemented 73 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552427149872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "564 " "Implemented 564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552427149872 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552427149872 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1552427149872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552427149872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552427150089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 15:45:50 2019 " "Processing ended: Tue Mar 12 15:45:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552427150089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:16 " "Elapsed time: 00:04:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552427150089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552427150089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552427150089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1552427155065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552427155073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:45:51 2019 " "Processing started: Tue Mar 12 15:45:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552427155073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552427155073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552427155073 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552427155489 ""}
{ "Info" "0" "" "Project  = DE10_Standard_GHRD" {  } {  } 0 0 "Project  = DE10_Standard_GHRD" 0 0 "Fitter" 0 0 1552427155489 ""}
{ "Info" "0" "" "Revision = DE10_Standard_GHRD" {  } {  } 0 0 "Revision = DE10_Standard_GHRD" 0 0 "Fitter" 0 0 1552427155489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552427155739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552427155749 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_GHRD 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552427155785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552427155839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552427155839 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552427156879 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552427156909 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552427166422 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552427166580 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 164 " "No exact pin location assignment(s) for 72 pins of 164 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1552427167270 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1552427167307 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1552427167307 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1552427191497 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G10 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552427193898 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552427193898 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 340 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 340 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552427193898 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552427193898 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552427193899 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552427202388 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552427202444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552427202464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203096 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203099 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203099 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552427203102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203106 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203106 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203107 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203108 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203109 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203109 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203110 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203110 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203111 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203112 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203113 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203113 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203114 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203115 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203116 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203117 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203118 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203118 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203119 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203119 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203120 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203120 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203121 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203121 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203122 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203123 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203124 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203125 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203126 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203127 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203127 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203128 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203129 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203130 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203131 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203132 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203133 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203133 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203134 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203135 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203136 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203136 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203137 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203138 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203139 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203140 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203141 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203141 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203142 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203142 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203143 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203144 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203145 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203146 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203146 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203147 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203148 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203149 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203150 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203150 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203151 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203153 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203154 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203155 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203156 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203157 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203159 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203160 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203161 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203161 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203163 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203163 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203164 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203165 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203166 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203166 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203167 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203168 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203169 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203170 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203171 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203171 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203173 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203173 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203174 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203175 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203175 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203176 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203177 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203177 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203178 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203179 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203180 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203180 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203180 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552427203181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203185 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203186 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203187 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203188 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203189 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203190 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203191 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203193 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203194 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203195 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203196 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203197 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203198 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203199 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203200 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203201 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203202 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203204 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203205 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203206 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203207 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203208 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203209 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203210 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203211 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203213 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203214 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203215 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203216 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203217 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203218 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203219 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203220 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203221 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203223 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203224 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203225 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203226 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203227 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203228 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203229 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203230 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203231 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203232 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203233 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203234 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203235 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203236 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203237 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203238 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203239 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203241 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203242 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203243 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203244 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203245 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203246 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203247 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203248 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203249 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203251 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203252 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203254 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203256 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203257 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203259 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203260 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203261 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203262 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203263 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203264 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203265 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203266 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203267 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203268 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203269 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203270 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203271 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203272 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203273 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203274 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203275 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203275 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203276 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203277 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203279 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203280 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203281 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203282 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203283 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203284 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203285 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203287 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203287 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_GHRD.sdc " "Reading SDC File: 'DE10_Standard_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552427203287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 15 TD_CLK27 port " "Ignored filter at DE10_Standard_GHRD.sdc(15): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_GHRD.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_GHRD.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.0 MHz\" \[get_ports TD_CLK27\] " "create_clock -period \"27.0 MHz\" \[get_ports TD_CLK27\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203292 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 19 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_GHRD.sdc(19): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_GHRD.sdc 19 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_GHRD.sdc(19): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203293 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 20 altera_reserved_tdi port " "Ignored filter at DE10_Standard_GHRD.sdc(20): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 20 altera_reserved_tck clock " "Ignored filter at DE10_Standard_GHRD.sdc(20): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 20 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203295 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(20): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 21 altera_reserved_tms port " "Ignored filter at DE10_Standard_GHRD.sdc(21): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203296 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(21): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 22 altera_reserved_tdo port " "Ignored filter at DE10_Standard_GHRD.sdc(22): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203297 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 22 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(22): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_GHRD.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 38 DRAM_CLK port " "Ignored filter at DE10_Standard_GHRD.sdc(38): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203298 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 37 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203299 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(37): Argument -source is an empty collection" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_GHRD.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 42 VGA_CLK port " "Ignored filter at DE10_Standard_GHRD.sdc(42): VGA_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203300 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 41 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203301 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(41): Argument -source is an empty collection" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552427203301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 65 DRAM_DQ* port " "Ignored filter at DE10_Standard_GHRD.sdc(65): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_GHRD.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203303 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203304 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_GHRD.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_GHRD.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203305 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_GHRD.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <to> is an empty collection" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 77 TD_DATA* port " "Ignored filter at DE10_Standard_GHRD.sdc(77): TD_DATA* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 77 TD_HS port " "Ignored filter at DE10_Standard_GHRD.sdc(77): TD_HS could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 77 TD_VS port " "Ignored filter at DE10_Standard_GHRD.sdc(77): TD_VS could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203306 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203307 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 94 DRAM_*DQM port " "Ignored filter at DE10_Standard_GHRD.sdc(94): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 94 DRAM_DQ* port " "Ignored filter at DE10_Standard_GHRD.sdc(94): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203308 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203308 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(95): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_ADDR* port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_BA* port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_CAS_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_CKE port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_CS_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_RAS_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_WE_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203311 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(96): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203312 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(97): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_B* port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_B* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_G* port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_G* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_R* port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_R* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_GHRD.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552427203314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203314 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(101): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427203315 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(102): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552427203315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427203326 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552427203326 "|DE10_Standard_GHRD|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427203327 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552427203327 "|DE10_Standard_GHRD|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427203327 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552427203327 "|DE10_Standard_GHRD|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427203337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1552427203337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1552427203410 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1552427203410 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "tv_27m_ext " "Virtual clock tv_27m_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1552427203429 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427203434 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1552427203434 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552427203439 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037   tv_27m_ext " "  37.037   tv_27m_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552427203440 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552427203440 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552427203589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552427203589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552427203591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552427203593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552427203599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552427203603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552427203604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552427203606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552427203725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1552427203727 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552427203727 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552427204396 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1552427204396 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:38 " "Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552427204409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552427214785 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1552427217564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552427226041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552427234321 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552427235699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552427235699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552427244535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552427255210 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552427255210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552427256851 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1552427256851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552427256851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552427256857 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.91 " "Total time spent on timing analysis during the Fitter is 3.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552427260761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552427260912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552427263585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552427263586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552427266007 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552427283842 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1552427284507 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1552427284544 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_Standard_GHRD.v" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552427284544 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1552427284544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.fit.smsg " "Generated suppressed messages file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552427284869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 679 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 679 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6989 " "Peak virtual memory: 6989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552427287088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 15:48:07 2019 " "Processing ended: Tue Mar 12 15:48:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552427287088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552427287088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552427287088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552427287088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552427289586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552427289595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:48:09 2019 " "Processing started: Tue Mar 12 15:48:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552427289595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552427289595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552427289595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1552427294307 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552427302543 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1552427305577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552427305745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 15:48:25 2019 " "Processing ended: Tue Mar 12 15:48:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552427305745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552427305745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552427305745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552427305745 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1552427306626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552427312133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552427312146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:48:27 2019 " "Processing started: Tue Mar 12 15:48:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552427312146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1552427312146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_sta DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1552427312147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1552427312786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1552427316216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1552427316216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427316293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427316293 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552427318447 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552427318512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1552427318589 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1552427318590 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427319277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319507 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319509 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319509 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1552427319514 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552427319520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319524 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319525 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319526 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319527 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319528 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319529 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319529 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319530 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319531 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319532 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319533 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319534 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319534 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319535 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319536 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319538 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319538 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319539 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319539 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319540 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319540 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319542 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319542 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319543 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319544 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319545 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319546 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319547 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319548 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319549 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319550 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319551 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319553 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319555 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319556 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319557 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319558 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319559 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319562 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319563 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319564 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319565 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319566 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319566 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319567 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319567 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319568 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319569 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319570 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319571 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319572 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319572 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319573 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319575 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319576 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319576 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319577 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319578 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319579 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319595 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319605 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319618 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319633 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319645 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319650 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319662 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319666 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319667 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319668 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319669 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319672 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319672 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319678 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319679 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319680 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319680 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319682 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319688 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319707 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319710 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319714 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319715 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319716 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319732 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319756 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319773 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319776 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319777 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319780 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319790 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319818 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319836 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319844 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319845 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319845 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552427319858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319873 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319875 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319878 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319883 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319883 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319897 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319898 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319936 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319949 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319952 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319955 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319959 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319961 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319971 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319973 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319976 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319982 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427319994 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427319994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320010 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320034 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320040 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320044 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320057 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320061 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320069 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320070 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320097 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320103 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320105 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320106 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320114 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320120 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320123 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320124 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320125 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320126 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320128 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320130 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320131 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320133 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320134 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320135 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320136 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320141 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320145 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320149 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320151 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320152 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320154 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320155 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320157 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320160 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320164 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320168 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320172 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320177 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320190 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320191 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320193 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320195 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320197 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320199 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320201 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320202 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320203 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320208 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320209 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320241 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320257 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320262 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320274 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320279 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320282 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320285 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320287 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320290 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320291 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320294 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320295 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320297 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320298 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320299 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320301 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320302 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320304 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320305 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320307 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320308 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320309 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320310 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320312 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320314 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320315 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320316 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320316 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_GHRD.sdc " "Reading SDC File: 'DE10_Standard_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552427320321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 15 TD_CLK27 port " "Ignored filter at DE10_Standard_GHRD.sdc(15): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_GHRD.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_GHRD.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.0 MHz\" \[get_ports TD_CLK27\] " "create_clock -period \"27.0 MHz\" \[get_ports TD_CLK27\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320325 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 19 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_GHRD.sdc(19): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_GHRD.sdc 19 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_GHRD.sdc(19): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320327 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 20 altera_reserved_tdi port " "Ignored filter at DE10_Standard_GHRD.sdc(20): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 20 altera_reserved_tck clock " "Ignored filter at DE10_Standard_GHRD.sdc(20): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 20 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320328 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 20 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(20): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 21 altera_reserved_tms port " "Ignored filter at DE10_Standard_GHRD.sdc(21): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 21 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320330 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 21 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(21): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 22 altera_reserved_tdo port " "Ignored filter at DE10_Standard_GHRD.sdc(22): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320331 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 22 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(22): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_GHRD.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 38 DRAM_CLK port " "Ignored filter at DE10_Standard_GHRD.sdc(38): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320333 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 37 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320334 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(37): Argument -source is an empty collection" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_GHRD.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 42 VGA_CLK port " "Ignored filter at DE10_Standard_GHRD.sdc(42): VGA_CLK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320335 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 41 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320336 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(41): Argument -source is an empty collection" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1552427320336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 65 DRAM_DQ* port " "Ignored filter at DE10_Standard_GHRD.sdc(65): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_GHRD.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320338 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320339 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_GHRD.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_GHRD.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320340 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_GHRD.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <to> is an empty collection" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 77 TD_DATA* port " "Ignored filter at DE10_Standard_GHRD.sdc(77): TD_DATA* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 77 TD_HS port " "Ignored filter at DE10_Standard_GHRD.sdc(77): TD_HS could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 77 TD_VS port " "Ignored filter at DE10_Standard_GHRD.sdc(77): TD_VS could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320342 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320343 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 94 DRAM_*DQM port " "Ignored filter at DE10_Standard_GHRD.sdc(94): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 94 DRAM_DQ* port " "Ignored filter at DE10_Standard_GHRD.sdc(94): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320344 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320345 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(95): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_ADDR* port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_BA* port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_CAS_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_CKE port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_CS_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_RAS_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 96 DRAM_WE_N port " "Ignored filter at DE10_Standard_GHRD.sdc(96): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320349 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(96): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320350 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(97): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_B* port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_B* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_G* port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_G* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_R* port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_R* could not be matched with a port" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_GHRD.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320355 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(101): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552427320356 ""}  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(102): Argument -clock is not an object ID" {  } { { "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/HPS_FPGA_EXAMPLE/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552427320357 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427320373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427320373 "|DE10_Standard_GHRD|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427320373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427320373 "|DE10_Standard_GHRD|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427320374 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427320374 "|DE10_Standard_GHRD|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427320387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552427320387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427320433 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427320433 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "tv_27m_ext " "Virtual clock tv_27m_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1552427320470 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427320476 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427320476 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1552427320496 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1552427320544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.726               0.000 CLOCK_50  " "   12.726               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427320628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 CLOCK_50  " "    0.315               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427320644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.005               0.000 CLOCK_50  " "   17.005               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427320651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 CLOCK_50  " "    0.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427320660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.926               0.000 CLOCK_50  " "    8.926               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427320667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427320667 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427320759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427320759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427320759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427320759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.706 ns " "Worst Case Available Settling Time: 37.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427320759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427320759 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427320759 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1552427320965 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427321824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427323797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323870 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427323870 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427323956 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427323956 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427324045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427324045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427324045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427324045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427324045 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427324045 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427324231 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1552427324231 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.603  0.587" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.603  0.587" 0 0 "Timing Analyzer" 0 0 1552427324232 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "Timing Analyzer" 0 0 1552427324232 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1552427324232 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1552427324232 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" 0 0 "Timing Analyzer" 0 0 1552427324233 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Timing Analyzer" 0 0 1552427324233 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" 0 0 "Timing Analyzer" 0 0 1552427324233 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1552427324233 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1552427324521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552427324630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552427332277 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427332881 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427332881 "|DE10_Standard_GHRD|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427332881 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427332881 "|DE10_Standard_GHRD|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427332881 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427332881 "|DE10_Standard_GHRD|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427332890 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552427332890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427332897 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427332897 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "tv_27m_ext " "Virtual clock tv_27m_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1552427332916 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427332920 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427332920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.886               0.000 CLOCK_50  " "   12.886               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427333030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 CLOCK_50  " "    0.300               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427333084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.153               0.000 CLOCK_50  " "   17.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427333142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 CLOCK_50  " "    0.841               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427333190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.961               0.000 CLOCK_50  " "    8.961               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427333234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427333234 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427333317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427333317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427333317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427333317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.653 ns " "Worst Case Available Settling Time: 37.653 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427333317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427333317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427333317 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1552427333896 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427334461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427336322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336437 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427336437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427336550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427336663 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427336663 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427336806 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1552427336806 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|   0.59  0.585" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|   0.59  0.585" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" 0 0 "Timing Analyzer" 0 0 1552427336807 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1552427337135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552427337371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552427343979 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427344669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427344669 "|DE10_Standard_GHRD|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427344669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427344669 "|DE10_Standard_GHRD|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427344669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427344669 "|DE10_Standard_GHRD|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427344681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552427344681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427344688 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427344688 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "tv_27m_ext " "Virtual clock tv_27m_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1552427344704 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427344707 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427344707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.120               0.000 CLOCK_50  " "   15.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427344798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427344909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427344909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.932               0.000 CLOCK_50  " "   17.932               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427345007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 CLOCK_50  " "    0.530               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427345189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.506               0.000 CLOCK_50  " "    8.506               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427345299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427345299 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427345535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427345535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427345535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427345535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.662 ns " "Worst Case Available Settling Time: 38.662 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427345535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427345535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427345535 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1552427346071 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427346611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348445 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427348445 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348581 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427348581 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427348706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427348822 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427348822 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427348990 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1552427348990 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.629  0.642" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.629  0.642" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1552427348991 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" 0 0 "Timing Analyzer" 0 0 1552427348992 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1552427349445 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427350207 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427350207 "|DE10_Standard_GHRD|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427350207 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427350207 "|DE10_Standard_GHRD|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552427350207 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1552427350207 "|DE10_Standard_GHRD|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552427350216 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1552427350216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427350221 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427350221 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "tv_27m_ext " "Virtual clock tv_27m_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1552427350236 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552427350240 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1552427350240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.683               0.000 CLOCK_50  " "   15.683               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427350373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427350505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.194               0.000 CLOCK_50  " "   18.194               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427350633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 CLOCK_50  " "    0.479               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427350760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.462               0.000 CLOCK_50  " "    8.462               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552427350881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552427350881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427350956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427350956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427350956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427350956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.711 ns " "Worst Case Available Settling Time: 38.711 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427350956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552427350956 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427350956 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1552427351628 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427352165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354463 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427354463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354659 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427354659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427354843 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427354843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427355026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427355026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427355026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427355026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1552427355026 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1552427355026 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1552427355316 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1552427355316 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.676" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.676" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1552427355317 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552427360532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552427360535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 426 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 426 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5588 " "Peak virtual memory: 5588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552427362303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 15:49:22 2019 " "Processing ended: Tue Mar 12 15:49:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552427362303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552427362303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552427362303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1552427362303 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1224 s " "Quartus Prime Full Compilation was successful. 0 errors, 1224 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1552427365201 ""}
