<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dmi/rvjtag_tap.v</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dmi</a> - rvjtag_tap.v</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">28</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntryMed">84.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2019 Western Digital Corporation or it's affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : module rvjtag_tap #(</a>
<a name="17"><span class="lineNum">      17 </span>            : parameter AWIDTH = 7</a>
<a name="18"><span class="lineNum">      18 </span>            : )</a>
<a name="19"><span class="lineNum">      19 </span>            : (</a>
<a name="20"><span class="lineNum">      20 </span><span class="lineCov">    1005292 : input               trst,</span></a>
<a name="21"><span class="lineNum">      21 </span><span class="lineCov">    1007680 : input               tck,</span></a>
<a name="22"><span class="lineNum">      22 </span><span class="lineCov">    1005394 : input               tms,</span></a>
<a name="23"><span class="lineNum">      23 </span><span class="lineCov">    1005502 : input               tdi,</span></a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">        139 : output   reg        tdo,</span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineCov">         50 : output              tdoEnable,</span></a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">          2 : output [31:0]       wr_data,</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">          3 : output [AWIDTH-1:0] wr_addr,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">         16 : output              wr_en,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">         30 : output              rd_en,</span></a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">          2 : input   [31:0]      rd_data,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">    1005280 : input   [1:0]       rd_status,</span></a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 : output  reg         dmi_reset,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineNoCov">          0 : output  reg         dmi_hard_reset,</span></a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">    1005280 : input   [2:0]       idle,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">    1005280 : input   [1:0]       dmi_stat,</span></a>
<a name="40"><span class="lineNum">      40 </span>            : /*</a>
<a name="41"><span class="lineNum">      41 </span>            : --  revisionCode        : 4'h0;</a>
<a name="42"><span class="lineNum">      42 </span>            : --  manufacturersIdCode : 11'h45;</a>
<a name="43"><span class="lineNum">      43 </span>            : --  deviceIdCode        : 16'h0001;</a>
<a name="44"><span class="lineNum">      44 </span>            : --  order MSB .. LSB -&gt; [4 bit version or revision] [16 bit part number] [11 bit manufacturer id] [value of 1'b1 in LSB]</a>
<a name="45"><span class="lineNum">      45 </span>            : */</a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 : input   [31:1]      jtag_id,</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">        161 : input   [3:0]       version</span></a>
<a name="48"><span class="lineNum">      48 </span>            : );</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : localparam USER_DR_LENGTH = AWIDTH + 34;</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">          2 : reg [USER_DR_LENGTH-1:0] sr, nsr, dr;</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : ///////////////////////////////////////////////////////</a>
<a name="56"><span class="lineNum">      56 </span>            : //                      Tap controller</a>
<a name="57"><span class="lineNum">      57 </span>            : ///////////////////////////////////////////////////////</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">         50 : logic[3:0] state, nstate;</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">          7 : logic [4:0] ir;</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">        176 : wire jtag_reset;</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">         36 : wire shift_dr;</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 : wire pause_dr;</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">         36 : wire update_dr;</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">         36 : wire capture_dr;</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">         14 : wire shift_ir;</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 : wire pause_ir ;</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">         14 : wire update_ir ;</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">         14 : wire capture_ir;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">          2 : wire[1:0] dr_en;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">          9 : wire devid_sel;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">        161 : wire [5:0] abits;</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : assign abits = AWIDTH[5:0];</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : localparam TEST_LOGIC_RESET_STATE = 0;</a>
<a name="77"><span class="lineNum">      77 </span>            : localparam RUN_TEST_IDLE_STATE    = 1;</a>
<a name="78"><span class="lineNum">      78 </span>            : localparam SELECT_DR_SCAN_STATE   = 2;</a>
<a name="79"><span class="lineNum">      79 </span>            : localparam CAPTURE_DR_STATE       = 3;</a>
<a name="80"><span class="lineNum">      80 </span>            : localparam SHIFT_DR_STATE         = 4;</a>
<a name="81"><span class="lineNum">      81 </span>            : localparam EXIT1_DR_STATE         = 5;</a>
<a name="82"><span class="lineNum">      82 </span>            : localparam PAUSE_DR_STATE         = 6;</a>
<a name="83"><span class="lineNum">      83 </span>            : localparam EXIT2_DR_STATE         = 7;</a>
<a name="84"><span class="lineNum">      84 </span>            : localparam UPDATE_DR_STATE        = 8;</a>
<a name="85"><span class="lineNum">      85 </span>            : localparam SELECT_IR_SCAN_STATE   = 9;</a>
<a name="86"><span class="lineNum">      86 </span>            : localparam CAPTURE_IR_STATE       = 10;</a>
<a name="87"><span class="lineNum">      87 </span>            : localparam SHIFT_IR_STATE         = 11;</a>
<a name="88"><span class="lineNum">      88 </span>            : localparam EXIT1_IR_STATE         = 12;</a>
<a name="89"><span class="lineNum">      89 </span>            : localparam PAUSE_IR_STATE         = 13;</a>
<a name="90"><span class="lineNum">      90 </span>            : localparam EXIT2_IR_STATE         = 14;</a>
<a name="91"><span class="lineNum">      91 </span>            : localparam UPDATE_IR_STATE        = 15;</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            : always_comb  begin</a>
<a name="94"><span class="lineNum">      94 </span>            :     nstate = state;</a>
<a name="95"><span class="lineNum">      95 </span>            :     case(state)</a>
<a name="96"><span class="lineNum">      96 </span>            :     TEST_LOGIC_RESET_STATE: nstate = tms ? TEST_LOGIC_RESET_STATE : RUN_TEST_IDLE_STATE;</a>
<a name="97"><span class="lineNum">      97 </span>            :     RUN_TEST_IDLE_STATE:    nstate = tms ? SELECT_DR_SCAN_STATE   : RUN_TEST_IDLE_STATE;</a>
<a name="98"><span class="lineNum">      98 </span>            :     SELECT_DR_SCAN_STATE:   nstate = tms ? SELECT_IR_SCAN_STATE   : CAPTURE_DR_STATE;</a>
<a name="99"><span class="lineNum">      99 </span>            :     CAPTURE_DR_STATE:       nstate = tms ? EXIT1_DR_STATE         : SHIFT_DR_STATE;</a>
<a name="100"><span class="lineNum">     100 </span>            :     SHIFT_DR_STATE:         nstate = tms ? EXIT1_DR_STATE         : SHIFT_DR_STATE;</a>
<a name="101"><span class="lineNum">     101 </span>            :     EXIT1_DR_STATE:         nstate = tms ? UPDATE_DR_STATE        : PAUSE_DR_STATE;</a>
<a name="102"><span class="lineNum">     102 </span>            :     PAUSE_DR_STATE:         nstate = tms ? EXIT2_DR_STATE         : PAUSE_DR_STATE;</a>
<a name="103"><span class="lineNum">     103 </span>            :     EXIT2_DR_STATE:         nstate = tms ? UPDATE_DR_STATE        : SHIFT_DR_STATE;</a>
<a name="104"><span class="lineNum">     104 </span>            :     UPDATE_DR_STATE:        nstate = tms ? SELECT_DR_SCAN_STATE   : RUN_TEST_IDLE_STATE;</a>
<a name="105"><span class="lineNum">     105 </span>            :     SELECT_IR_SCAN_STATE:   nstate = tms ? TEST_LOGIC_RESET_STATE : CAPTURE_IR_STATE;</a>
<a name="106"><span class="lineNum">     106 </span>            :     CAPTURE_IR_STATE:       nstate = tms ? EXIT1_IR_STATE         : SHIFT_IR_STATE;</a>
<a name="107"><span class="lineNum">     107 </span>            :     SHIFT_IR_STATE:         nstate = tms ? EXIT1_IR_STATE         : SHIFT_IR_STATE;</a>
<a name="108"><span class="lineNum">     108 </span>            :     EXIT1_IR_STATE:         nstate = tms ? UPDATE_IR_STATE        : PAUSE_IR_STATE;</a>
<a name="109"><span class="lineNum">     109 </span>            :     PAUSE_IR_STATE:         nstate = tms ? EXIT2_IR_STATE         : PAUSE_IR_STATE;</a>
<a name="110"><span class="lineNum">     110 </span>            :     EXIT2_IR_STATE:         nstate = tms ? UPDATE_IR_STATE        : SHIFT_IR_STATE;</a>
<a name="111"><span class="lineNum">     111 </span>            :     UPDATE_IR_STATE:        nstate = tms ? SELECT_DR_SCAN_STATE   : RUN_TEST_IDLE_STATE;</a>
<a name="112"><span class="lineNum">     112 </span>            :     default:                nstate = TEST_LOGIC_RESET_STATE;</a>
<a name="113"><span class="lineNum">     113 </span>            :     endcase</a>
<a name="114"><span class="lineNum">     114 </span>            : end</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : always @ (posedge tck or negedge trst) begin</a>
<a name="117"><span class="lineNum">     117 </span>            :     if(!trst) state &lt;= TEST_LOGIC_RESET_STATE;</a>
<a name="118"><span class="lineNum">     118 </span>            :     else state &lt;= nstate;</a>
<a name="119"><span class="lineNum">     119 </span>            : end</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            : assign jtag_reset = state == TEST_LOGIC_RESET_STATE;</a>
<a name="122"><span class="lineNum">     122 </span>            : assign shift_dr   = state == SHIFT_DR_STATE;</a>
<a name="123"><span class="lineNum">     123 </span>            : assign pause_dr   = state == PAUSE_DR_STATE;</a>
<a name="124"><span class="lineNum">     124 </span>            : assign update_dr  = state == UPDATE_DR_STATE;</a>
<a name="125"><span class="lineNum">     125 </span>            : assign capture_dr = state == CAPTURE_DR_STATE;</a>
<a name="126"><span class="lineNum">     126 </span>            : assign shift_ir   = state == SHIFT_IR_STATE;</a>
<a name="127"><span class="lineNum">     127 </span>            : assign pause_ir   = state == PAUSE_IR_STATE;</a>
<a name="128"><span class="lineNum">     128 </span>            : assign update_ir  = state == UPDATE_IR_STATE;</a>
<a name="129"><span class="lineNum">     129 </span>            : assign capture_ir = state == CAPTURE_IR_STATE;</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            : assign tdoEnable = shift_dr | shift_ir;</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            : ///////////////////////////////////////////////////////</a>
<a name="134"><span class="lineNum">     134 </span>            : //                      IR register</a>
<a name="135"><span class="lineNum">     135 </span>            : ///////////////////////////////////////////////////////</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            : always @ (negedge tck or negedge trst) begin</a>
<a name="138"><span class="lineNum">     138 </span>            :    if (!trst) ir &lt;= 5'b1;</a>
<a name="139"><span class="lineNum">     139 </span>            :    else begin</a>
<a name="140"><span class="lineNum">     140 </span>            :       if (jtag_reset) ir &lt;= 5'b1;</a>
<a name="141"><span class="lineNum">     141 </span>            :       else if (update_ir) ir &lt;= (sr[4:0] == '0) ? 5'h1f :sr[4:0];</a>
<a name="142"><span class="lineNum">     142 </span>            :    end</a>
<a name="143"><span class="lineNum">     143 </span>            : end</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            : assign devid_sel  = ir == 5'b00001;</a>
<a name="147"><span class="lineNum">     147 </span>            : assign dr_en[0]   = ir == 5'b10000;</a>
<a name="148"><span class="lineNum">     148 </span>            : assign dr_en[1]   = ir == 5'b10001;</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            : ///////////////////////////////////////////////////////</a>
<a name="151"><span class="lineNum">     151 </span>            : //                      Shift register</a>
<a name="152"><span class="lineNum">     152 </span>            : ///////////////////////////////////////////////////////</a>
<a name="153"><span class="lineNum">     153 </span>            : always @ (posedge tck or negedge trst) begin</a>
<a name="154"><span class="lineNum">     154 </span>            :     if(!trst)begin</a>
<a name="155"><span class="lineNum">     155 </span>            :         sr &lt;= '0;</a>
<a name="156"><span class="lineNum">     156 </span>            :     end</a>
<a name="157"><span class="lineNum">     157 </span>            :     else begin</a>
<a name="158"><span class="lineNum">     158 </span>            :         sr &lt;= nsr;</a>
<a name="159"><span class="lineNum">     159 </span>            :     end</a>
<a name="160"><span class="lineNum">     160 </span>            : end</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : // SR next value</a>
<a name="163"><span class="lineNum">     163 </span>            : always_comb begin</a>
<a name="164"><span class="lineNum">     164 </span>            :     nsr = sr;</a>
<a name="165"><span class="lineNum">     165 </span>            :     case(1)</a>
<a name="166"><span class="lineNum">     166 </span>            :     shift_dr:   begin</a>
<a name="167"><span class="lineNum">     167 </span>            :                     case(1)</a>
<a name="168"><span class="lineNum">     168 </span>            :                     dr_en[1]:   nsr = {tdi, sr[USER_DR_LENGTH-1:1]};</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            :                     dr_en[0],</a>
<a name="171"><span class="lineNum">     171 </span>            :                     devid_sel:  nsr = {{USER_DR_LENGTH-32{1'b0}},tdi, sr[31:1]};</a>
<a name="172"><span class="lineNum">     172 </span>            :                     default:    nsr = {{USER_DR_LENGTH-1{1'b0}},tdi}; // bypass</a>
<a name="173"><span class="lineNum">     173 </span>            :                     endcase</a>
<a name="174"><span class="lineNum">     174 </span>            :                 end</a>
<a name="175"><span class="lineNum">     175 </span>            :     capture_dr: begin</a>
<a name="176"><span class="lineNum">     176 </span>            :                     nsr[0] = 1'b0;</a>
<a name="177"><span class="lineNum">     177 </span>            :                     case(1)</a>
<a name="178"><span class="lineNum">     178 </span>            :                     dr_en[0]:   nsr = {{USER_DR_LENGTH-15{1'b0}}, idle, dmi_stat, abits, version};</a>
<a name="179"><span class="lineNum">     179 </span>            :                     dr_en[1]:   nsr = {{AWIDTH{1'b0}}, rd_data, rd_status};</a>
<a name="180"><span class="lineNum">     180 </span>            :                     devid_sel:  nsr = {{USER_DR_LENGTH-32{1'b0}}, jtag_id, 1'b1};</a>
<a name="181"><span class="lineNum">     181 </span>            :                     endcase</a>
<a name="182"><span class="lineNum">     182 </span>            :                 end</a>
<a name="183"><span class="lineNum">     183 </span>            :     shift_ir:   nsr = {{USER_DR_LENGTH-5{1'b0}},tdi, sr[4:1]};</a>
<a name="184"><span class="lineNum">     184 </span>            :     capture_ir: nsr = {{USER_DR_LENGTH-1{1'b0}},1'b1};</a>
<a name="185"><span class="lineNum">     185 </span>            :     endcase</a>
<a name="186"><span class="lineNum">     186 </span>            : end</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            : // TDO retiming</a>
<a name="189"><span class="lineNum">     189 </span>            : always @ (negedge tck ) tdo &lt;= sr[0];</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : // DMI CS register</a>
<a name="192"><span class="lineNum">     192 </span>            : always @ (posedge tck or negedge trst) begin</a>
<a name="193"><span class="lineNum">     193 </span>            :     if(!trst) begin</a>
<a name="194"><span class="lineNum">     194 </span>            :         dmi_hard_reset &lt;= 1'b0;</a>
<a name="195"><span class="lineNum">     195 </span>            :         dmi_reset      &lt;= 1'b0;</a>
<a name="196"><span class="lineNum">     196 </span>            :     end</a>
<a name="197"><span class="lineNum">     197 </span>            :     else if (update_dr &amp; dr_en[0]) begin</a>
<a name="198"><span class="lineNum">     198 </span>            :         dmi_hard_reset &lt;= sr[17];</a>
<a name="199"><span class="lineNum">     199 </span>            :         dmi_reset      &lt;= sr[16];</a>
<a name="200"><span class="lineNum">     200 </span>            :     end</a>
<a name="201"><span class="lineNum">     201 </span>            :     else begin</a>
<a name="202"><span class="lineNum">     202 </span>            :         dmi_hard_reset &lt;= 1'b0;</a>
<a name="203"><span class="lineNum">     203 </span>            :         dmi_reset      &lt;= 1'b0;</a>
<a name="204"><span class="lineNum">     204 </span>            :     end</a>
<a name="205"><span class="lineNum">     205 </span>            : end</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            : // DR register</a>
<a name="208"><span class="lineNum">     208 </span>            : always @ (posedge tck or negedge trst) begin</a>
<a name="209"><span class="lineNum">     209 </span>            :     if(!trst)</a>
<a name="210"><span class="lineNum">     210 </span>            :         dr &lt;=  '0;</a>
<a name="211"><span class="lineNum">     211 </span>            :     else begin</a>
<a name="212"><span class="lineNum">     212 </span>            :         if (update_dr &amp; dr_en[1])</a>
<a name="213"><span class="lineNum">     213 </span>            :             dr &lt;= sr;</a>
<a name="214"><span class="lineNum">     214 </span>            :         else</a>
<a name="215"><span class="lineNum">     215 </span>            :             dr &lt;= {dr[USER_DR_LENGTH-1:2],2'b0};</a>
<a name="216"><span class="lineNum">     216 </span>            :     end</a>
<a name="217"><span class="lineNum">     217 </span>            : end</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            : assign {wr_addr, wr_data, wr_en, rd_en} = dr;</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
