Fitter report for My_First_NIOS_II
Thu Oct 24 16:00:20 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram|altsyncram:the_altsyncram|altsyncram_2qi1:auto_generated|ALTSYNCRAM
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Oct 24 16:00:20 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; My_First_NIOS_II                            ;
; Top-level Entity Name              ; My_First_NIOS_II                            ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YU256I7G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,615 / 24,624 ( 7 % )                      ;
;     Total combinational functions  ; 1,500 / 24,624 ( 6 % )                      ;
;     Dedicated logic registers      ; 881 / 24,624 ( 4 % )                        ;
; Total registers                    ; 881                                         ;
; Total pins                         ; 9 / 151 ( 6 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 44,032 / 608,256 ( 7 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL025YU256I7G                       ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processor 3            ;   3.7%      ;
;     Processor 4            ;   3.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; RESET      ; PIN_D9        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2571 ) ; 0.00 % ( 0 / 2571 )        ; 0.00 % ( 0 / 2571 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2571 ) ; 0.00 % ( 0 / 2571 )        ; 0.00 % ( 0 / 2571 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2327 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 234 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/output_files/My_First_NIOS_II.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,615 / 24,624 ( 7 % )    ;
;     -- Combinational with no register       ; 734                       ;
;     -- Register only                        ; 115                       ;
;     -- Combinational with a register        ; 766                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 775                       ;
;     -- 3 input functions                    ; 424                       ;
;     -- <=2 input functions                  ; 301                       ;
;     -- Register only                        ; 115                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1394                      ;
;     -- arithmetic mode                      ; 106                       ;
;                                             ;                           ;
; Total registers*                            ; 881 / 25,304 ( 3 % )      ;
;     -- Dedicated logic registers            ; 881 / 24,624 ( 4 % )      ;
;     -- I/O registers                        ; 0 / 680 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 125 / 1,539 ( 8 % )       ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 9 / 151 ( 6 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 9 / 66 ( 14 % )           ;
; Total block memory bits                     ; 44,032 / 608,256 ( 7 % )  ;
; Total block memory implementation bits      ; 82,944 / 608,256 ( 14 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2.6% / 2.5% / 2.8%        ;
; Peak interconnect usage (total/H/V)         ; 11.3% / 10.8% / 12.0%     ;
; Maximum fan-out                             ; 724                       ;
; Highest non-global fan-out                  ; 63                        ;
; Total fan-out                               ; 8372                      ;
; Average fan-out                             ; 3.32                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 1448 / 24624 ( 6 % ) ; 167 / 24624 ( < 1 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 650                  ; 84                    ; 0                              ;
;     -- Register only                        ; 99                   ; 16                    ; 0                              ;
;     -- Combinational with a register        ; 699                  ; 67                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 704                  ; 71                    ; 0                              ;
;     -- 3 input functions                    ; 386                  ; 38                    ; 0                              ;
;     -- <=2 input functions                  ; 259                  ; 42                    ; 0                              ;
;     -- Register only                        ; 99                   ; 16                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1251                 ; 143                   ; 0                              ;
;     -- arithmetic mode                      ; 98                   ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 798                  ; 83                    ; 0                              ;
;     -- Dedicated logic registers            ; 798 / 24624 ( 3 % )  ; 83 / 24624 ( < 1 % )  ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 110 / 1539 ( 7 % )   ; 17 / 1539 ( 1 % )     ; 0 / 1539 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 9                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 44032                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 82944                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 9 / 66 ( 13 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )      ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 276                  ; 121                   ; 0                              ;
;     -- Registered Input Connections         ; 129                  ; 92                    ; 0                              ;
;     -- Output Connections                   ; 216                  ; 181                   ; 0                              ;
;     -- Registered Output Connections        ; 4                    ; 181                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 7756                 ; 946                   ; 5                              ;
;     -- Registered Connections               ; 3157                 ; 666                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 192                  ; 300                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 300                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 38                   ; 62                    ; 0                              ;
;     -- Output Ports                         ; 14                   ; 79                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 40                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 47                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 59                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; E1    ; 1        ; 0            ; 16           ; 7            ; 724                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDG[0] ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1] ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2] ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3] ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4] ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[5] ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[6] ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[7] ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; D16      ;                             ; Use as regular IO        ; LEDG[5]                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 12 ( 42 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 4 / 18 ( 22 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 13 ( 15 % ) ; 2.5V          ; --           ;
; 7        ; 3 / 24 ( 13 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 23 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 25         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; LEDG[0]  ; Incomplete set of assignments ;
; LEDG[1]  ; Incomplete set of assignments ;
; LEDG[2]  ; Incomplete set of assignments ;
; LEDG[3]  ; Incomplete set of assignments ;
; LEDG[4]  ; Incomplete set of assignments ;
; LEDG[5]  ; Incomplete set of assignments ;
; LEDG[6]  ; Incomplete set of assignments ;
; LEDG[7]  ; Incomplete set of assignments ;
; LEDG[4]  ; Missing location assignment   ;
; LEDG[5]  ; Missing location assignment   ;
; LEDG[6]  ; Missing location assignment   ;
; LEDG[7]  ; Missing location assignment   ;
+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+
; Compilation Hierarchy Node                                                                                                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                                             ; Library Name                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+
; |My_First_NIOS_II                                                                                                                                               ; 1615 (0)    ; 881 (0)                   ; 0 (0)         ; 44032       ; 9    ; 0            ; 0       ; 0         ; 9    ; 0            ; 734 (0)      ; 115 (0)           ; 766 (0)          ; |My_First_NIOS_II                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; My_First_NIOS_II                                                        ; work                               ;
;    |My_First_NIOS_II_Platform_Designer:u0|                                                                                                                      ; 1448 (0)    ; 798 (0)                   ; 0 (0)         ; 44032       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 650 (0)      ; 99 (0)            ; 699 (0)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; My_First_NIOS_II_Platform_Designer                                      ; My_First_NIOS_II_Platform_Designer ;
;       |My_First_NIOS_II_Platform_Designer_DEBUG:debug|                                                                                                          ; 165 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (17)      ; 21 (2)            ; 94 (20)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; My_First_NIOS_II_Platform_Designer_DEBUG                                ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                               ; My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r                       ; My_First_NIOS_II_Platform_Designer ;
;             |scfifo:rfifo|                                                                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                  ; work                               ;
;                |scfifo_cr21:auto_generated|                                                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_cr21                                                             ; work                               ;
;                   |a_dpfifo_e011:dpfifo|                                                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_e011                                                           ; work                               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                  ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                          ; a_fefifo_7cf                                                            ; work                               ;
;                         |cntr_6o7:count_usedw|                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw                                                                                                                                                                                                                                                                                                                     ; cntr_6o7                                                                ; work                               ;
;                      |altsyncram_gio1:FIFOram|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram                                                                                                                                                                                                                                                                                                                                          ; altsyncram_gio1                                                         ; work                               ;
;                      |cntr_qnb:rd_ptr_count|                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                            ; cntr_qnb                                                                ; work                               ;
;                      |cntr_qnb:wr_ptr|                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr                                                                                                                                                                                                                                                                                                                                                  ; cntr_qnb                                                                ; work                               ;
;          |My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                               ; My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w                       ; My_First_NIOS_II_Platform_Designer ;
;             |scfifo:wfifo|                                                                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                  ; work                               ;
;                |scfifo_cr21:auto_generated|                                                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_cr21                                                             ; work                               ;
;                   |a_dpfifo_e011:dpfifo|                                                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_e011                                                           ; work                               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                  ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                          ; a_fefifo_7cf                                                            ; work                               ;
;                         |cntr_6o7:count_usedw|                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw                                                                                                                                                                                                                                                                                                                     ; cntr_6o7                                                                ; work                               ;
;                      |altsyncram_gio1:FIFOram|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram                                                                                                                                                                                                                                                                                                                                          ; altsyncram_gio1                                                         ; work                               ;
;                      |cntr_qnb:rd_ptr_count|                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                            ; cntr_qnb                                                                ; work                               ;
;                      |cntr_qnb:wr_ptr|                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr                                                                                                                                                                                                                                                                                                                                                  ; cntr_qnb                                                                ; work                               ;
;          |alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|                                                                         ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 19 (19)           ; 34 (34)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                                       ; work                               ;
;       |My_First_NIOS_II_Platform_Designer_GPIO:gpio|                                                                                                            ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 11 (11)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_GPIO:gpio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; My_First_NIOS_II_Platform_Designer_GPIO                                 ; My_First_NIOS_II_Platform_Designer ;
;       |My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|                                                                                                  ; 1079 (0)    ; 571 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 477 (0)      ; 60 (0)            ; 542 (0)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; My_First_NIOS_II_Platform_Designer_HelloNios                            ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|                                                                                                 ; 1079 (697)  ; 571 (302)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 477 (365)    ; 60 (15)           ; 542 (317)        ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu                        ; My_First_NIOS_II_Platform_Designer ;
;             |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|                         ; 382 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (4)      ; 45 (4)            ; 225 (76)         ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci              ; My_First_NIOS_II_Platform_Designer ;
;                |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|  ; 136 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 38 (0)            ; 59 (0)           ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper                                                                                                                                                                                                  ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper    ; My_First_NIOS_II_Platform_Designer ;
;                   |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk| ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 30 (27)           ; 19 (18)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk                                                      ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk     ; My_First_NIOS_II_Platform_Designer ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                                 ; work                               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                                 ; work                               ;
;                   |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck|       ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 8 (4)             ; 48 (48)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck                                                            ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck        ; My_First_NIOS_II_Platform_Designer ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                                 ; work                               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                                 ; work                               ;
;                   |sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy|                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy                                                                                                          ; sld_virtual_jtag_basic                                                  ; work                               ;
;                |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg|        ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg                                                                                                                                                                                                        ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg       ; My_First_NIOS_II_Platform_Designer ;
;                |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break|          ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break                                                                                                                                                                                                          ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break        ; My_First_NIOS_II_Platform_Designer ;
;                |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug|          ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 7 (7)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug                                                                                                                                                                                                          ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug        ; My_First_NIOS_II_Platform_Designer ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ; altera_std_synchronizer                                                 ; work                               ;
;                |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|                ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 55 (55)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem                                                                                                                                                                                                                ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem           ; My_First_NIOS_II_Platform_Designer ;
;                   |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram                                                                           ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module   ; My_First_NIOS_II_Platform_Designer ;
;                      |altsyncram:the_altsyncram|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                              ; work                               ;
;                         |altsyncram_3c71:auto_generated|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated                  ; altsyncram_3c71                                                         ; work                               ;
;             |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                 ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module ; My_First_NIOS_II_Platform_Designer ;
;                |altsyncram:the_altsyncram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                                              ; work                               ;
;                   |altsyncram_vlc1:auto_generated|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_vlc1                                                         ; work                               ;
;             |My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                 ; My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module ; My_First_NIOS_II_Platform_Designer ;
;                |altsyncram:the_altsyncram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                                              ; work                               ;
;                   |altsyncram_vlc1:auto_generated|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_vlc1                                                         ; work                               ;
;       |My_First_NIOS_II_Platform_Designer_SRAM:sram|                                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; My_First_NIOS_II_Platform_Designer_SRAM                                 ; My_First_NIOS_II_Platform_Designer ;
;          |altsyncram:the_altsyncram|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                              ; work                               ;
;             |altsyncram_2qi1:auto_generated|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram|altsyncram:the_altsyncram|altsyncram_2qi1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_2qi1                                                         ; work                               ;
;       |My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 267 (0)     ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (0)      ; 3 (0)             ; 145 (0)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0                    ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                      ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux          ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                              ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001      ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                              ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001      ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                              ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001      ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                  ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001        ; My_First_NIOS_II_Platform_Designer ;
;             |altera_merlin_arbitrator:arb|                                                                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                                ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 56 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (45)      ; 1 (1)             ; 8 (5)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                  ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001        ; My_First_NIOS_II_Platform_Designer ;
;             |altera_merlin_arbitrator:arb|                                                                                                                      ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                                ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router|                                                                                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                            ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router             ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001|                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                    ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001         ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                          ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux            ; My_First_NIOS_II_Platform_Designer ;
;          |My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                  ; My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001        ; My_First_NIOS_II_Platform_Designer ;
;          |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|                                                                                         ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; My_First_NIOS_II_Platform_Designer ;
;          |altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|                                                                                                         ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; My_First_NIOS_II_Platform_Designer ;
;          |altera_avalon_sc_fifo:hellonios_debug_mem_slave_agent_rsp_fifo|                                                                                       ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hellonios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; My_First_NIOS_II_Platform_Designer ;
;          |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                                         ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 5 (5)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_master_agent:hellonios_data_master_agent|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hellonios_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                                              ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_master_agent:hellonios_instruction_master_agent|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hellonios_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                                              ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_master_translator:hellonios_data_master_translator|                                                                                     ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hellonios_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                                         ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_master_translator:hellonios_instruction_master_translator|                                                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:hellonios_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                                         ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_slave_agent:hellonios_debug_mem_slave_agent|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hellonios_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                               ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|                                                                                    ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_slave_translator:gpio_s1_translator|                                                                                                    ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_slave_translator:hellonios_debug_mem_slave_translator|                                                                                  ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hellonios_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; My_First_NIOS_II_Platform_Designer ;
;          |altera_merlin_slave_translator:sram_s1_translator|                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; My_First_NIOS_II_Platform_Designer ;
;       |altera_reset_controller:rst_controller|                                                                                                                  ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                                 ; My_First_NIOS_II_Platform_Designer ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                               ; My_First_NIOS_II_Platform_Designer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                               ; My_First_NIOS_II_Platform_Designer ;
;    |sld_hub:auto_hub|                                                                                                                                           ; 167 (1)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (1)       ; 16 (0)            ; 67 (0)           ; |My_First_NIOS_II|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                                 ; altera_sld                         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                         ; 166 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 16 (0)            ; 67 (0)           ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                             ; altera_sld                         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                   ; 166 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 16 (0)            ; 67 (0)           ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab                                                             ; alt_sld_fab                        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                               ; 166 (7)     ; 83 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 16 (3)            ; 67 (0)           ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                                 ; alt_sld_fab                        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                    ; 162 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 13 (0)            ; 67 (0)           ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                       ; alt_sld_fab                        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                ; 162 (117)   ; 77 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (65)      ; 13 (11)           ; 67 (42)          ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                                           ; sld_jtag_hub                                                            ; work                               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                  ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                   ; sld_rom_sr                                                              ; work                               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |My_First_NIOS_II|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                 ; sld_shadow_jsm                                                          ; altera_sld                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_E1             ; 722     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y24_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y25_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y27_N4  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y26_N22 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|wdata[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y26_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y27_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y24_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X29_Y25_N15     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y24_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y27_N8  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X28_Y24_N3      ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y26_N22 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_GPIO:gpio|always0~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y24_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y22_N14 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X36_Y23_N21     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y20_N20 ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X34_Y17_N25     ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X36_Y20_N1      ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y23_N8  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|jxuir                  ; FF_X30_Y31_N9      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X34_Y26_N4  ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X30_Y30_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X30_Y30_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X30_Y31_N14 ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X37_Y27_N5      ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck|sr[10]~13                    ; LCCOMB_X37_Y27_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck|sr[33]~29                    ; LCCOMB_X36_Y30_N18 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X37_Y30_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy|virtual_state_sdr~0                                                        ; LCCOMB_X36_Y30_N22 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy|virtual_state_uir~0                                                        ; LCCOMB_X37_Y27_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                          ; LCCOMB_X34_Y26_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break|break_readreg[17]~1                                                                                                                                                        ; LCCOMB_X30_Y31_N4  ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug|resetrequest                                                                                                                                                               ; FF_X35_Y28_N27     ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                    ; LCCOMB_X31_Y27_N0  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                 ; LCCOMB_X31_Y27_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                   ; LCCOMB_X31_Y27_N4  ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                       ; FF_X30_Y23_N9      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X36_Y21_N21     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X27_Y18_N1      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|R_src1~41                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y21_N26 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|R_src2_hi~2                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X35_Y22_N22 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y21_N2  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X36_Y20_N13     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X37_Y24_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y21_N2  ; 25      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram|wren~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y24_N30 ; 4       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y25_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y25_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y23_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y23_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hellonios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y24_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y23_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X26_Y24_N1      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X26_Y24_N9      ; 478     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0     ; 169     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                     ; FF_X29_Y28_N25     ; 57      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y22_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y22_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y29_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                             ; LCCOMB_X29_Y22_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                                                                                                                                                                             ; LCCOMB_X31_Y28_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y29_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12                                                                                                                                                                                                                                               ; LCCOMB_X29_Y22_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19                                                                                                                                                                                                                                               ; LCCOMB_X28_Y22_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y26_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                                                                                                                                      ; LCCOMB_X31_Y28_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                                                                       ; LCCOMB_X37_Y27_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22                                                                                                                                                                                                                                  ; LCCOMB_X38_Y27_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23                                                                                                                                                                                                                                  ; LCCOMB_X37_Y27_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; FF_X29_Y30_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; FF_X30_Y28_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; FF_X30_Y26_N19     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; FF_X32_Y29_N17     ; 50      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y28_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ; FF_X34_Y29_N17     ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y22_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_E1         ; 722     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug|resetrequest ; FF_X35_Y28_N27 ; 3       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                        ; FF_X26_Y24_N9  ; 478     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y17_N0 ; 169     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                         ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                        ; M9K_X22_Y26_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_DEBUG:debug|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                        ; M9K_X22_Y27_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                        ; M9K_X33_Y27_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                        ; M9K_X33_Y19_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                        ; M9K_X33_Y22_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram|altsyncram:the_altsyncram|altsyncram_2qi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; My_First_NIOS_II_Platform_Designer_SRAM.hex ; M9K_X33_Y24_N0, M9K_X33_Y25_N0, M9K_X33_Y23_N0, M9K_X33_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_SRAM:sram|altsyncram:the_altsyncram|altsyncram_2qi1:auto_generated|ALTSYNCRAM                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,533 / 71,559 ( 4 % ) ;
; C16 interconnects     ; 6 / 2,597 ( < 1 % )    ;
; C4 interconnects      ; 1,384 / 46,848 ( 3 % ) ;
; Direct links          ; 293 / 71,559 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 730 / 24,624 ( 3 % )   ;
; R24 interconnects     ; 20 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 1,634 / 62,424 ( 3 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.92) ; Number of LABs  (Total = 125) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 2                             ;
; 3                                           ; 4                             ;
; 4                                           ; 3                             ;
; 5                                           ; 2                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 2                             ;
; 12                                          ; 3                             ;
; 13                                          ; 7                             ;
; 14                                          ; 14                            ;
; 15                                          ; 19                            ;
; 16                                          ; 54                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.26) ; Number of LABs  (Total = 125) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 81                            ;
; 1 Clock                            ; 109                           ;
; 1 Clock enable                     ; 38                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 25                            ;
; 2 Clock enables                    ; 14                            ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.73) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 3                             ;
; 4                                            ; 1                             ;
; 5                                            ; 2                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 4                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 2                             ;
; 16                                           ; 4                             ;
; 17                                           ; 2                             ;
; 18                                           ; 4                             ;
; 19                                           ; 12                            ;
; 20                                           ; 6                             ;
; 21                                           ; 10                            ;
; 22                                           ; 7                             ;
; 23                                           ; 8                             ;
; 24                                           ; 10                            ;
; 25                                           ; 7                             ;
; 26                                           ; 6                             ;
; 27                                           ; 6                             ;
; 28                                           ; 3                             ;
; 29                                           ; 3                             ;
; 30                                           ; 1                             ;
; 31                                           ; 3                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.44) ; Number of LABs  (Total = 125) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 7                             ;
; 2                                               ; 4                             ;
; 3                                               ; 9                             ;
; 4                                               ; 3                             ;
; 5                                               ; 0                             ;
; 6                                               ; 5                             ;
; 7                                               ; 9                             ;
; 8                                               ; 6                             ;
; 9                                               ; 12                            ;
; 10                                              ; 11                            ;
; 11                                              ; 17                            ;
; 12                                              ; 9                             ;
; 13                                              ; 13                            ;
; 14                                              ; 5                             ;
; 15                                              ; 2                             ;
; 16                                              ; 9                             ;
; 17                                              ; 0                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.81) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 5                             ;
; 7                                            ; 3                             ;
; 8                                            ; 6                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 4                             ;
; 15                                           ; 3                             ;
; 16                                           ; 3                             ;
; 17                                           ; 5                             ;
; 18                                           ; 2                             ;
; 19                                           ; 4                             ;
; 20                                           ; 8                             ;
; 21                                           ; 3                             ;
; 22                                           ; 8                             ;
; 23                                           ; 4                             ;
; 24                                           ; 4                             ;
; 25                                           ; 6                             ;
; 26                                           ; 6                             ;
; 27                                           ; 5                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
; 33                                           ; 5                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 5            ; 0            ; 5            ; 0            ; 0            ; 13        ; 5            ; 0            ; 13        ; 13        ; 0            ; 8            ; 0            ; 0            ; 1            ; 0            ; 8            ; 1            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 13        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 8            ; 13           ; 8            ; 13           ; 13           ; 0         ; 8            ; 13           ; 0         ; 0         ; 13           ; 5            ; 13           ; 13           ; 12           ; 13           ; 5            ; 12           ; 13           ; 13           ; 13           ; 5            ; 13           ; 13           ; 13           ; 13           ; 13           ; 0         ; 13           ; 13           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10CL025YU256I7G for design "My_First_NIOS_II"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256A7G is compatible
    Info (176445): Device 10CL006YU256I7G is compatible
    Info (176445): Device 10CL010YU256A7G is compatible
    Info (176445): Device 10CL010YU256I7G is compatible
    Info (176445): Device 10CL016YU256A7G is compatible
    Info (176445): Device 10CL016YU256I7G is compatible
    Info (176445): Device 10CL025YU256A7G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|hbreak_enabled is being clocked by CLOCK_50
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II.v Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node My_First_NIOS_II_Platform_Designer:u0|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|W_rf_wren File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v Line: 3451
        Info (176357): Destination node My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug|resetrequest  File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v Line: 186
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "RESET" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.24 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II.v Line: 6
Info (144001): Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/output_files/My_First_NIOS_II.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5464 megabytes
    Info: Processing ended: Thu Oct 24 16:00:20 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/output_files/My_First_NIOS_II.fit.smsg.


